Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:14:57 2020
| Host         : DESKTOP-6MI8UE8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file oscilloscope_timing_summary_routed.rpt -pb oscilloscope_timing_summary_routed.pb -rpx oscilloscope_timing_summary_routed.rpx -warn_on_violation
| Design       : oscilloscope
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: u_Driver_ADC/inst/Clk_Division_ADC/Clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_Driver_UART/inst/UART_Clk/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_Driver_UART/inst/UART_Clk/flag_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_Driver_UART/inst/UART_Tx0/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_Driver_UART/inst/UART_Tx0/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_UART_Send/Tx_En_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_UART_Send/Tx_En_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 123 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.363        0.000                      0                  221        0.081        0.000                      0                  221        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_100MHz             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5_10    {0.000 25.000}       50.000          20.000          
  clk_out2_clk_5_10    {0.000 5.000}        10.000          100.000         
  clk_out3_clk_5_10    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_5_10    {0.000 5.000}        10.000          100.000         
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5_10_1  {0.000 25.000}       50.000          20.000          
  clk_out2_clk_5_10_1  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_5_10_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_5_10_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_5_10         45.548        0.000                      0                   12        0.184        0.000                      0                   12       24.500        0.000                       0                    15  
  clk_out2_clk_5_10          2.363        0.000                      0                  197        0.182        0.000                      0                  197        4.500        0.000                       0                   106  
  clk_out3_clk_5_10         97.733        0.000                      0                    9        0.251        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_5_10                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5_10_1       45.551        0.000                      0                   12        0.184        0.000                      0                   12       24.500        0.000                       0                    15  
  clk_out2_clk_5_10_1        2.364        0.000                      0                  197        0.182        0.000                      0                  197        4.500        0.000                       0                   106  
  clk_out3_clk_5_10_1       97.737        0.000                      0                    9        0.251        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_5_10_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5_10_1  clk_out1_clk_5_10         45.548        0.000                      0                   12        0.081        0.000                      0                   12  
clk_out3_clk_5_10    clk_out2_clk_5_10          6.968        0.000                      0                    1        0.264        0.000                      0                    1  
clk_out2_clk_5_10_1  clk_out2_clk_5_10          2.363        0.000                      0                  197        0.105        0.000                      0                  197  
clk_out3_clk_5_10_1  clk_out2_clk_5_10          6.972        0.000                      0                    1        0.268        0.000                      0                    1  
clk_out3_clk_5_10_1  clk_out3_clk_5_10         97.733        0.000                      0                    9        0.136        0.000                      0                    9  
clk_out1_clk_5_10    clk_out1_clk_5_10_1       45.548        0.000                      0                   12        0.081        0.000                      0                   12  
clk_out2_clk_5_10    clk_out2_clk_5_10_1        2.363        0.000                      0                  197        0.105        0.000                      0                  197  
clk_out3_clk_5_10    clk_out2_clk_5_10_1        6.968        0.000                      0                    1        0.264        0.000                      0                    1  
clk_out3_clk_5_10_1  clk_out2_clk_5_10_1        6.972        0.000                      0                    1        0.268        0.000                      0                    1  
clk_out3_clk_5_10    clk_out3_clk_5_10_1       97.733        0.000                      0                    9        0.136        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out3_clk_5_10    clk_out3_clk_5_10         97.267        0.000                      0                    2        0.635        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10_1  clk_out3_clk_5_10         97.267        0.000                      0                    2        0.520        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10    clk_out3_clk_5_10_1       97.267        0.000                      0                    2        0.520        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10_1  clk_out3_clk_5_10_1       97.271        0.000                      0                    2        0.635        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       45.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.548ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.641ns (37.148%)  route 2.776ns (62.852%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    -1.376 r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.435     0.058    u_Driver_DAC/inst/DAC_Data_Sin[6]
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.124     0.182 r  u_Driver_DAC/inst/DAC_Din_i_9/O
                         net (fo=1, routed)           0.000     0.182    u_Driver_DAC/inst/data1
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     0.394 r  u_Driver_DAC/inst/DAC_Din_reg_i_5/O
                         net (fo=1, routed)           0.792     1.186    u_Driver_DAC/inst/DAC_Din_reg_i_5_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299     1.485 r  u_Driver_DAC/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.550     2.035    u_Driver_DAC/inst/DAC_Din_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.159 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     2.159    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.732    
                         clock uncertainty           -0.102    47.630    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.077    47.707    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.707    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 45.548    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.718ns (43.883%)  route 0.918ns (56.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.299    -0.593 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    47.700    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.700    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.308ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.746ns (44.800%)  route 0.919ns (55.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.919    -0.891    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.327    -0.564 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                 48.308    

Slack (MET) :             48.309ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.746ns (44.827%)  route 0.918ns (55.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.327    -0.565 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.565    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                 48.309    

Slack (MET) :             48.463ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.718ns (49.737%)  route 0.726ns (50.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.726    -1.084    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299    -0.785 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.785    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.402    47.749    
                         clock uncertainty           -0.102    47.647    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.031    47.678    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.678    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                 48.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.239    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.194    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.223    -0.469    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.092    -0.377    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.342%)  route 0.149ns (39.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.206    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X34Y7          LUT4 (Prop_lut4_I1_O)        0.098    -0.108 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120    -0.346    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.042    -0.098 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.375    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.192ns (50.311%)  route 0.190ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.190    -0.152    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.051    -0.101 r  u_Driver_DAC/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    u_Driver_DAC/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.102    -0.380    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT5 (Prop_lut5_I1_O)        0.043    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.375    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.091    -0.391    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.093 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.092    -0.390    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     u_Driver_DAC/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     u_Driver_DAC/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     u_Driver_DAC/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     u_Driver_DAC/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y7     u_Driver_DAC/inst/DAC_Din_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y7     u_Driver_DAC/inst/DAC_Sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y7     u_Driver_DAC/inst/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y7     u_Driver_DAC/inst/DAC_Sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.520    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.278    u_Driver_UART/inst/UART_Tx0/p_0_in[1]
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.232    -0.520    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.060    -0.460    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_Driver_UART/inst/UART_Clk/Clk_reg/Q
                         net (fo=2, routed)           0.174    -0.172    u_Driver_UART/inst/UART_Clk/Clk
    SLICE_X26Y42         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  u_Driver_UART/inst/UART_Clk/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.127    u_Driver_UART/inst/UART_Clk/Clk_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
                         clock pessimism             -0.235    -0.510    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.120    -0.390    u_Driver_UART/inst/UART_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_4
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.566    -0.508    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.199    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.835    -0.273    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.508    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091    -0.417    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_4
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_4
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.105    -0.378    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.105    -0.376    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_4
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.105    -0.378    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]_i_1_n_4
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.105    -0.376    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     u_Driver_ADC/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y42    u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45    u_Driver_UART/inst/UART_Clk/flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45    u_Driver_UART/inst/UART_Clk/flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    u_Driver_ADC/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    u_Driver_ADC/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3     u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3     u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.733ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.647%)  route 1.453ns (69.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.623    -0.220    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.406    97.659    
                         clock uncertainty           -0.115    97.544    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)       -0.031    97.513    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.513    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                 97.733    

Slack (MET) :             97.875ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.642ns (32.839%)  route 1.313ns (67.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.483    -0.360    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Setup_fdpe_C_D)       -0.031    97.515    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                 97.875    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDPE (Setup_fdpe_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.513ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.478    -1.837 f  u_UART_Send/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.674    -1.163    u_UART_Send/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.301    -0.862 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.862    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.081    97.651    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.651    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 98.513    

Slack (MET) :             98.732ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.773ns (62.839%)  route 0.457ns (37.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.295    -1.085 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.085    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.077    97.647    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.647    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                 98.732    

Slack (MET) :             98.781ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.765ns (62.596%)  route 0.457ns (37.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.287    -1.093 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.093    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.118    97.688    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.688    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                 98.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.043    -0.135 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.131    -0.386    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.397    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.121    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.076 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121    -0.396    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDPE (Hold_fdpe_C_CE)       -0.016    -0.533    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.652%)  route 0.331ns (57.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.176     0.059    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.219    -0.504    
    SLICE_X30Y28         FDPE (Hold_fdpe_C_D)         0.059    -0.445    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.070%)  route 0.384ns (60.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.229     0.112    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.059    -0.446    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.559    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_5_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   clk_division/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10
  To Clock:  clkfbout_clk_5_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       45.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.551ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.641ns (37.148%)  route 2.776ns (62.852%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    -1.376 r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.435     0.058    u_Driver_DAC/inst/DAC_Data_Sin[6]
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.124     0.182 r  u_Driver_DAC/inst/DAC_Din_i_9/O
                         net (fo=1, routed)           0.000     0.182    u_Driver_DAC/inst/data1
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     0.394 r  u_Driver_DAC/inst/DAC_Din_reg_i_5/O
                         net (fo=1, routed)           0.792     1.186    u_Driver_DAC/inst/DAC_Din_reg_i_5_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299     1.485 r  u_Driver_DAC/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.550     2.035    u_Driver_DAC/inst/DAC_Din_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.159 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     2.159    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.732    
                         clock uncertainty           -0.099    47.633    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.077    47.710    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.710    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 45.551    

Slack (MET) :             47.577ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.243    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.243    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.577    

Slack (MET) :             47.577ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.243    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.243    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.577    

Slack (MET) :             47.577ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.243    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.243    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.577    

Slack (MET) :             47.577ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.243    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.243    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.577    

Slack (MET) :             47.577ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.243    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.243    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.577    

Slack (MET) :             48.296ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.718ns (43.883%)  route 0.918ns (56.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.299    -0.593 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    47.703    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.703    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                 48.296    

Slack (MET) :             48.311ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.746ns (44.800%)  route 0.919ns (55.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.919    -0.891    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.327    -0.564 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.747    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.747    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                 48.311    

Slack (MET) :             48.312ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.746ns (44.827%)  route 0.918ns (55.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.327    -0.565 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.565    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.099    47.672    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.747    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.747    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                 48.312    

Slack (MET) :             48.467ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.718ns (49.737%)  route 0.726ns (50.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.726    -1.084    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299    -0.785 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.785    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.402    47.749    
                         clock uncertainty           -0.099    47.650    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.031    47.681    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.681    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                 48.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.239    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.194    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.223    -0.469    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.092    -0.377    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.342%)  route 0.149ns (39.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.206    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X34Y7          LUT4 (Prop_lut4_I1_O)        0.098    -0.108 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120    -0.346    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.042    -0.098 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.375    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.192ns (50.311%)  route 0.190ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.190    -0.152    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.051    -0.101 r  u_Driver_DAC/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    u_Driver_DAC/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.102    -0.380    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT5 (Prop_lut5_I1_O)        0.043    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.375    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.091    -0.391    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.093 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.092    -0.390    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.500    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     u_Driver_DAC/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     u_Driver_DAC/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     u_Driver_DAC/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     u_Driver_DAC/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y7     u_Driver_DAC/inst/DAC_Din_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y7     u_Driver_DAC/inst/DAC_Sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y7     u_Driver_DAC/inst/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y7     u_Driver_DAC/inst/DAC_Sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y7     u_Driver_DAC/inst/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.597    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.168    u_Driver_UART/inst/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.597    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.168    u_Driver_UART/inst/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.597    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.168    u_Driver_UART/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.597    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.168    u_Driver_UART/inst/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.520    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.278    u_Driver_UART/inst/UART_Tx0/p_0_in[1]
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.232    -0.520    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.060    -0.460    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_Driver_UART/inst/UART_Clk/Clk_reg/Q
                         net (fo=2, routed)           0.174    -0.172    u_Driver_UART/inst/UART_Clk/Clk
    SLICE_X26Y42         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  u_Driver_UART/inst/UART_Clk/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.127    u_Driver_UART/inst/UART_Clk/Clk_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
                         clock pessimism             -0.235    -0.510    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.120    -0.390    u_Driver_UART/inst/UART_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_4
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.566    -0.508    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.199    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.835    -0.273    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.508    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091    -0.417    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_4
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.105    -0.377    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_4
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.105    -0.378    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.105    -0.376    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_4
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.105    -0.378    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]_i_1_n_4
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y4          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.105    -0.376    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     u_Driver_ADC/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y42    u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45    u_Driver_UART/inst/UART_Clk/flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45    u_Driver_UART/inst/UART_Clk/flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y41    u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y42    u_Driver_UART/inst/UART_Clk/Count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    u_Driver_ADC/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    u_Driver_ADC/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3     u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3     u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    u_Driver_ADC/inst/Clk_Division_ADC/Count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.737ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.647%)  route 1.453ns (69.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.623    -0.220    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.406    97.659    
                         clock uncertainty           -0.111    97.548    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)       -0.031    97.517    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.517    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                 97.737    

Slack (MET) :             97.879ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.642ns (32.839%)  route 1.313ns (67.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.483    -0.360    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.111    97.550    
    SLICE_X30Y28         FDPE (Setup_fdpe_C_D)       -0.031    97.519    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.519    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                 97.879    

Slack (MET) :             98.018ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.405    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.018    

Slack (MET) :             98.018ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.405    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.018    

Slack (MET) :             98.018ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.405    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.018    

Slack (MET) :             98.018ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDPE (Setup_fdpe_C_CE)      -0.169    97.405    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.018    

Slack (MET) :             98.517ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.478    -1.837 f  u_UART_Send/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.674    -1.163    u_UART_Send/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.301    -0.862 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.862    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.081    97.655    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.655    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 98.517    

Slack (MET) :             98.736ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.773ns (62.839%)  route 0.457ns (37.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.295    -1.085 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.085    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.077    97.651    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.651    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                 98.736    

Slack (MET) :             98.785ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.765ns (62.596%)  route 0.457ns (37.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.287    -1.093 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.093    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.111    97.574    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.118    97.692    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.692    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                 98.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.043    -0.135 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.131    -0.386    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.397    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.121    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.076 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121    -0.396    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.533    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
    SLICE_X30Y29         FDPE (Hold_fdpe_C_CE)       -0.016    -0.533    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.652%)  route 0.331ns (57.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.176     0.059    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.219    -0.504    
    SLICE_X30Y28         FDPE (Hold_fdpe_C_D)         0.059    -0.445    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.070%)  route 0.384ns (60.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.229     0.112    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.059    -0.446    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.559    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_5_10_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   clk_division/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y27    u_UART_Send/Tx_En_reg_C/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X30Y28    u_UART_Send/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X30Y29    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10_1
  To Clock:  clkfbout_clk_5_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       45.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.548ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.641ns (37.148%)  route 2.776ns (62.852%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    -1.376 r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.435     0.058    u_Driver_DAC/inst/DAC_Data_Sin[6]
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.124     0.182 r  u_Driver_DAC/inst/DAC_Din_i_9/O
                         net (fo=1, routed)           0.000     0.182    u_Driver_DAC/inst/data1
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     0.394 r  u_Driver_DAC/inst/DAC_Din_reg_i_5/O
                         net (fo=1, routed)           0.792     1.186    u_Driver_DAC/inst/DAC_Din_reg_i_5_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299     1.485 r  u_Driver_DAC/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.550     2.035    u_Driver_DAC/inst/DAC_Din_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.159 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     2.159    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.732    
                         clock uncertainty           -0.102    47.630    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.077    47.707    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.707    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 45.548    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.718ns (43.883%)  route 0.918ns (56.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.299    -0.593 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    47.700    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.700    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.308ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.746ns (44.800%)  route 0.919ns (55.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.919    -0.891    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.327    -0.564 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                 48.308    

Slack (MET) :             48.309ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.746ns (44.827%)  route 0.918ns (55.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.327    -0.565 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.565    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                 48.309    

Slack (MET) :             48.463ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.718ns (49.737%)  route 0.726ns (50.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.726    -1.084    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299    -0.785 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.785    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.402    47.749    
                         clock uncertainty           -0.102    47.647    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.031    47.678    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.678    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                 48.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.239    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.194    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.223    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.092    -0.275    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.342%)  route 0.149ns (39.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.206    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X34Y7          LUT4 (Prop_lut4_I1_O)        0.098    -0.108 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.102    -0.364    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120    -0.244    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.042    -0.098 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.273    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.192ns (50.311%)  route 0.190ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.190    -0.152    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.051    -0.101 r  u_Driver_DAC/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    u_Driver_DAC/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.102    -0.278    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT5 (Prop_lut5_I1_O)        0.043    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.273    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.091    -0.289    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.093 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.092    -0.288    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        6.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.000%)  route 2.033ns (76.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.033     0.232    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.356 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.491     8.064    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.482    
                         clock uncertainty           -0.235     7.247    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077     7.324    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  6.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.721     0.367    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.412 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.412    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.207    
                         clock uncertainty            0.235     0.029    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     0.149    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.520    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.278    u_Driver_UART/inst/UART_Tx0/p_0_in[1]
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.232    -0.520    
                         clock uncertainty            0.077    -0.443    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.060    -0.383    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_Driver_UART/inst/UART_Clk/Clk_reg/Q
                         net (fo=2, routed)           0.174    -0.172    u_Driver_UART/inst/UART_Clk/Clk
    SLICE_X26Y42         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  u_Driver_UART/inst/UART_Clk/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.127    u_Driver_UART/inst/UART_Clk/Clk_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
                         clock pessimism             -0.235    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.120    -0.313    u_Driver_UART/inst/UART_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_4
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.566    -0.508    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.199    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.835    -0.273    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.508    
                         clock uncertainty            0.077    -0.431    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091    -0.340    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_4
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_4
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.105    -0.301    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.249    u_Driver_UART/inst/UART_Clk/Count_reg[7]
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  u_Driver_UART/inst/UART_Clk/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    u_Driver_UART/inst/UART_Clk/Count_reg[4]_i_1_n_4
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.235    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.105    -0.328    u_Driver_UART/inst/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.237    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.105    -0.299    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_4
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.105    -0.301    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.000%)  route 2.033ns (76.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.033     0.232    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.356 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.491     8.064    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.482    
                         clock uncertainty           -0.231     7.251    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077     7.328    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  6.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.721     0.367    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.412 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.412    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     0.144    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.733ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.647%)  route 1.453ns (69.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.623    -0.220    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.406    97.659    
                         clock uncertainty           -0.115    97.544    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)       -0.031    97.513    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.513    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                 97.733    

Slack (MET) :             97.875ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.642ns (32.839%)  route 1.313ns (67.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.483    -0.360    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Setup_fdpe_C_D)       -0.031    97.515    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                 97.875    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDPE (Setup_fdpe_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.513ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.478    -1.837 f  u_UART_Send/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.674    -1.163    u_UART_Send/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.301    -0.862 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.862    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.081    97.651    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.651    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 98.513    

Slack (MET) :             98.732ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.773ns (62.839%)  route 0.457ns (37.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.295    -1.085 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.085    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.077    97.647    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.647    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                 98.732    

Slack (MET) :             98.781ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.765ns (62.596%)  route 0.457ns (37.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.287    -1.093 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.093    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.118    97.688    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.688    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                 98.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.043    -0.135 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.131    -0.271    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.282    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.121    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.076 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121    -0.281    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDPE (Hold_fdpe_C_CE)       -0.016    -0.418    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.652%)  route 0.331ns (57.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.176     0.059    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.219    -0.504    
                         clock uncertainty            0.115    -0.389    
    SLICE_X30Y28         FDPE (Hold_fdpe_C_D)         0.059    -0.330    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.070%)  route 0.384ns (60.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.229     0.112    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
                         clock uncertainty            0.115    -0.390    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.059    -0.331    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       45.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.548ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.641ns (37.148%)  route 2.776ns (62.852%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    -1.376 r  u_Driver_DAC/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.435     0.058    u_Driver_DAC/inst/DAC_Data_Sin[6]
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.124     0.182 r  u_Driver_DAC/inst/DAC_Din_i_9/O
                         net (fo=1, routed)           0.000     0.182    u_Driver_DAC/inst/data1
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     0.394 r  u_Driver_DAC/inst/DAC_Din_reg_i_5/O
                         net (fo=1, routed)           0.792     1.186    u_Driver_DAC/inst/DAC_Din_reg_i_5_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299     1.485 r  u_Driver_DAC/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.550     2.035    u_Driver_DAC/inst/DAC_Din_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.159 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     2.159    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.732    
                         clock uncertainty           -0.102    47.630    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.077    47.707    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.707    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 45.548    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             47.574ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.928    -0.845    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124    -0.721 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.387    -0.334    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429    47.240    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.240    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                 47.574    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.718ns (43.883%)  route 0.918ns (56.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.299    -0.593 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    47.700    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.700    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.308ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.746ns (44.800%)  route 0.919ns (55.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.919    -0.891    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.327    -0.564 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                 48.308    

Slack (MET) :             48.309ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.746ns (44.827%)  route 0.918ns (55.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.918    -0.892    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.327    -0.565 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.565    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.771    
                         clock uncertainty           -0.102    47.669    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.075    47.744    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.744    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                 48.309    

Slack (MET) :             48.463ns  (required time - arrival time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.718ns (49.737%)  route 0.726ns (50.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 48.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.697    -2.229    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.726    -1.084    u_Driver_DAC/inst/DAC_Cnt[1]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.299    -0.785 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.785    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.578    48.151    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.402    47.749    
                         clock uncertainty           -0.102    47.647    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.031    47.678    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.678    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                 48.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.239    u_Driver_DAC/inst/DAC_Cnt[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  u_Driver_DAC/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.194    u_Driver_DAC/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X32Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Sync_reg/C
                         clock pessimism             -0.223    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.092    -0.275    u_Driver_DAC/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.342%)  route 0.149ns (39.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.206    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X34Y7          LUT4 (Prop_lut4_I1_O)        0.098    -0.108 r  u_Driver_DAC/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_Driver_DAC/inst/DAC_Din_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X34Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.102    -0.364    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120    -0.244    u_Driver_DAC/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.042    -0.098 r  u_Driver_DAC/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    u_Driver_DAC/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.273    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.192ns (50.311%)  route 0.190ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.190    -0.152    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.051    -0.101 r  u_Driver_DAC/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    u_Driver_DAC/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.102    -0.278    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT5 (Prop_lut5_I1_O)        0.043    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107    -0.273    u_Driver_DAC/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.140    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045    -0.095 r  u_Driver_DAC/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    u_Driver_DAC/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.091    -0.289    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.138    u_Driver_DAC/inst/DAC_Cnt[0]
    SLICE_X33Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.093 r  u_Driver_DAC/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_Driver_DAC/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.092    -0.288    u_Driver_DAC/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.513%)  route 0.250ns (52.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.354 r  u_Driver_DAC/inst/DAC_Cnt_reg[4]/Q
                         net (fo=4, routed)           0.130    -0.224    u_Driver_DAC/inst/DAC_Cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.098    -0.126 r  u_Driver_DAC/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.007    u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    u_Driver_DAC/inst/clk_DAC
    SLICE_X33Y7          FDRE                                         r  u_Driver_DAC/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X33Y7          FDRE (Hold_fdre_C_R)        -0.018    -0.398    u_Driver_DAC/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.583ns (27.663%)  route 1.525ns (72.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.725     4.804    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.504     8.077    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y47         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.404     7.673    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429     7.167    u_Driver_UART/inst/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.069ns  (logic 0.583ns (28.184%)  route 1.486ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y46         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.583ns (28.187%)  route 1.485ns (71.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 2.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.622     2.696    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X27Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.459     3.155 r  u_Driver_UART/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.800     3.955    u_Driver_UART/inst/UART_Clk/Is_Odd
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.079 r  u_Driver_UART/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.686     4.765    u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.503     8.076    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y45         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y45         FDRE (Setup_fdre_C_R)       -0.429     7.166    u_Driver_UART/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.554    -0.520    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.278    u_Driver_UART/inst/UART_Tx0/p_0_in[1]
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.232    -0.520    
                         clock uncertainty            0.077    -0.443    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.060    -0.383    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_Driver_UART/inst/UART_Clk/Clk_reg/Q
                         net (fo=2, routed)           0.174    -0.172    u_Driver_UART/inst/UART_Clk/Clk
    SLICE_X26Y42         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  u_Driver_UART/inst/UART_Clk/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.127    u_Driver_UART/inst/UART_Clk/Clk_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X26Y42         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Clk_reg/C
                         clock pessimism             -0.235    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.120    -0.313    u_Driver_UART/inst/UART_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_4
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y8          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.566    -0.508    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.199    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.835    -0.273    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X31Y3          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.508    
                         clock uncertainty            0.077    -0.431    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091    -0.340    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y7          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.221    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_4
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y9          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.105    -0.300    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_4
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y10         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.105    -0.301    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_UART/inst/UART_Clk/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.564    -0.510    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.249    u_Driver_UART/inst/UART_Clk/Count_reg[7]
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  u_Driver_UART/inst/UART_Clk/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    u_Driver_UART/inst/UART_Clk/Count_reg[4]_i_1_n_4
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.833    -0.275    u_Driver_UART/inst/UART_Clk/clk_100MHz
    SLICE_X25Y41         FDRE                                         r  u_Driver_UART/inst/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.235    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.105    -0.328    u_Driver_UART/inst/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.220    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y6          FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.237    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.105    -0.299    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.222    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_4
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X37Y11         FDRE                                         r  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.105    -0.301    u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        6.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.000%)  route 2.033ns (76.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.033     0.232    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.356 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.491     8.064    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.482    
                         clock uncertainty           -0.235     7.247    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077     7.324    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  6.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.721     0.367    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.412 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.412    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.207    
                         clock uncertainty            0.235     0.029    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     0.149    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.000%)  route 2.033ns (76.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.033     0.232    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.356 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.491     8.064    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.482    
                         clock uncertainty           -0.231     7.251    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077     7.328    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  6.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.721     0.367    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.412 r  u_UART_Send/u_Driver_UART_i_1/O
                         net (fo=1, routed)           0.000     0.412    u_Driver_UART/inst/UART_Tx0/En_Tx
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.820    -0.288    u_Driver_UART/inst/UART_Tx0/clk_100MHz
    SLICE_X30Y26         FDCE                                         r  u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     0.144    u_Driver_UART/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.733ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.647%)  route 1.453ns (69.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.623    -0.220    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.406    97.659    
                         clock uncertainty           -0.115    97.544    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)       -0.031    97.513    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.513    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                 97.733    

Slack (MET) :             97.875ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.642ns (32.839%)  route 1.313ns (67.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.830    -0.966    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124    -0.842 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.483    -0.360    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Setup_fdpe_C_D)       -0.031    97.515    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                 97.875    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.014ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.870    -0.926    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.802 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.613    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDPE (Setup_fdpe_C_CE)      -0.169    97.401    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 98.014    

Slack (MET) :             98.513ns  (required time - arrival time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.478    -1.837 f  u_UART_Send/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.674    -1.163    u_UART_Send/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.301    -0.862 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.862    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.081    97.651    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.651    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 98.513    

Slack (MET) :             98.732ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.773ns (62.839%)  route 0.457ns (37.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.295    -1.085 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.085    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.077    97.647    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.647    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                 98.732    

Slack (MET) :             98.781ns  (required time - arrival time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.765ns (62.596%)  route 0.457ns (37.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.611    -2.315    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.837 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.457    -1.380    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.287    -1.093 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.093    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.495    98.068    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.383    97.685    
                         clock uncertainty           -0.115    97.570    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.118    97.688    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.688    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                 98.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.043    -0.135 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.131    -0.271    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.178    u_UART_Send/Pulse_Init_Flag__0[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    u_UART_Send/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.282    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_UART_Send/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  u_UART_Send/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.121    u_UART_Send/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.076 r  u_UART_Send/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_UART_Send/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121    -0.281    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016    -0.418    u_UART_Send/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.032%)  route 0.227ns (47.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 f  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.198    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.098    -0.100 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.045    u_UART_Send/Pulse_Init_Flag
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.284    u_UART_Send/CLK
    SLICE_X30Y29         FDPE                                         r  u_UART_Send/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.233    -0.517    
                         clock uncertainty            0.115    -0.402    
    SLICE_X30Y29         FDPE (Hold_fdpe_C_CE)       -0.016    -0.418    u_UART_Send/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.652%)  route 0.331ns (57.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.176     0.059    u_UART_Send/Tx_En_n_0
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.219    -0.504    
                         clock uncertainty            0.115    -0.389    
    SLICE_X30Y28         FDPE (Hold_fdpe_C_D)         0.059    -0.330    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.070%)  route 0.384ns (60.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.557    -0.517    u_UART_Send/CLK
    SLICE_X30Y29         FDCE                                         r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.369 r  u_UART_Send/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.155    -0.214    u_UART_Send/Pulse_Init_Flag__0[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.098    -0.116 r  u_UART_Send/Tx_En/O
                         net (fo=2, routed)           0.229     0.112    u_UART_Send/Tx_En_n_0
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
                         clock uncertainty            0.115    -0.390    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.059    -0.331    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.267ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.930%)  route 1.657ns (72.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 f  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.005    -0.796    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.672 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    -0.020    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.384    97.681    
                         clock uncertainty           -0.115    97.566    
    SLICE_X30Y27         FDCE (Recov_fdce_C_CLR)     -0.319    97.247    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.247    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                 97.267    

Slack (MET) :             97.287ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.642ns (28.967%)  route 1.574ns (71.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.013    -0.788    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.664 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.561    -0.102    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Recov_fdpe_C_PRE)     -0.361    97.185    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 97.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.978%)  route 0.372ns (64.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 f  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.129    -0.225    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.180 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.063    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.215    -0.139    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.094 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.202     0.108    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.233    -0.518    
    SLICE_X30Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.589    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.267ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.930%)  route 1.657ns (72.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 f  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.005    -0.796    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.672 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    -0.020    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.384    97.681    
                         clock uncertainty           -0.115    97.566    
    SLICE_X30Y27         FDCE (Recov_fdce_C_CLR)     -0.319    97.247    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.247    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                 97.267    

Slack (MET) :             97.287ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.642ns (28.967%)  route 1.574ns (71.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.013    -0.788    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.664 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.561    -0.102    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Recov_fdpe_C_PRE)     -0.361    97.185    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 97.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.978%)  route 0.372ns (64.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 f  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.129    -0.225    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.180 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.063    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
                         clock uncertainty            0.115    -0.390    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.215    -0.139    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.094 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.202     0.108    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.233    -0.518    
                         clock uncertainty            0.115    -0.403    
    SLICE_X30Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.474    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.267ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.930%)  route 1.657ns (72.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 f  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.005    -0.796    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.672 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    -0.020    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.384    97.681    
                         clock uncertainty           -0.115    97.566    
    SLICE_X30Y27         FDCE (Recov_fdce_C_CLR)     -0.319    97.247    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.247    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                 97.267    

Slack (MET) :             97.287ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.642ns (28.967%)  route 1.574ns (71.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.013    -0.788    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.664 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.561    -0.102    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.115    97.546    
    SLICE_X30Y28         FDPE (Recov_fdpe_C_PRE)     -0.361    97.185    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 97.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.978%)  route 0.372ns (64.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 f  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.129    -0.225    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.180 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.063    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
                         clock uncertainty            0.115    -0.390    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.215    -0.139    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.094 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.202     0.108    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.233    -0.518    
                         clock uncertainty            0.115    -0.403    
    SLICE_X30Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.474    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.271ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.930%)  route 1.657ns (72.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 f  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.005    -0.796    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.672 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    -0.020    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    98.065    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.384    97.681    
                         clock uncertainty           -0.111    97.570    
    SLICE_X30Y27         FDCE (Recov_fdce_C_CLR)     -0.319    97.251    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.251    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                 97.271    

Slack (MET) :             97.292ns  (required time - arrival time)
  Source:                 u_UART_Send/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.642ns (28.967%)  route 1.574ns (71.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    -2.319    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.801 r  u_UART_Send/Tx_En_reg_C/Q
                         net (fo=3, routed)           1.013    -0.788    u_UART_Send/Tx_En_reg_C_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124    -0.664 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.561    -0.102    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    98.067    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.406    97.661    
                         clock uncertainty           -0.111    97.550    
    SLICE_X30Y28         FDPE (Recov_fdpe_C_PRE)     -0.361    97.189    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.189    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 97.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.978%)  route 0.372ns (64.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 f  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.129    -0.225    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.180 f  u_UART_Send/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.063    u_UART_Send/Tx_En_reg_LDC_i_2_n_0
    SLICE_X30Y27         FDCE                                         f  u_UART_Send/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.822    -0.286    u_UART_Send/CLK
    SLICE_X30Y27         FDCE                                         r  u_UART_Send/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.505    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    u_UART_Send/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_UART_Send/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_UART_Send/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.518    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.354 r  u_UART_Send/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.215    -0.139    u_UART_Send/Tx_En_reg_P_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.094 f  u_UART_Send/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.202     0.108    u_UART_Send/Tx_En_reg_LDC_i_1_n_0
    SLICE_X30Y28         FDPE                                         f  u_UART_Send/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.823    -0.285    u_UART_Send/CLK
    SLICE_X30Y28         FDPE                                         r  u_UART_Send/Tx_En_reg_P/C
                         clock pessimism             -0.233    -0.518    
    SLICE_X30Y28         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.589    u_UART_Send/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.698    





