;redcode
;assert 1
	SPL 0, <-2
	CMP -203, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -201, 0
	CMP -1, <-20
	SLT 130, 9
	SUB @3, 2
	CMP -203, <-120
	SUB #12, @201
	SUB -203, <-120
	DJN -1, @-20
	DJN -1, @-20
	SUB @-123, 100
	SLT 3, 20
	SUB @121, 100
	SUB @121, 100
	CMP 0, @500
	SUB #0, -0
	JMP 0, 2
	SUB @121, 100
	ADD 0, 6
	SLT 0, 6
	SUB 3, @20
	SUB @121, 100
	SUB 3, @20
	SUB 3, @20
	SUB 3, @20
	ADD @121, 100
	ADD @121, 100
	SUB -203, <-120
	CMP @121, 100
	SUB -1, <-20
	ADD #230, <1
	SLT 12, @10
	MOV 0, 2
	ADD #0, -0
	SPL 0
	SPL 1, #901
	SUB #0, -0
	ADD 3, @20
	SUB #0, -0
	CMP @121, 100
	SUB -1, <-20
	SUB -0, 900
	JMP 0, 29
	JMP @12, #809
	CMP -203, <-120
	SPL 0, <-2
	CMP -203, <-120
