{"vcs1":{"timestamp_begin":1732878289.930738469, "rt":2.63, "ut":0.89, "st":0.31}}
{"vcselab":{"timestamp_begin":1732878292.642163977, "rt":0.87, "ut":0.23, "st":0.17}}
{"link":{"timestamp_begin":1732878293.587662303, "rt":0.32, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732878289.205623532}
{"VCS_COMP_START_TIME": 1732878289.205623532}
{"VCS_COMP_END_TIME": 1732879039.935872130}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332232}}
{"stitch_vcselab": {"peak_mem": 231544}}
