--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat_better.twx schemat_better.ncd -o
schemat_better.twr schemat_better.pcf

Design file:              schemat_better.ncd
Physical constraint file: schemat_better.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7791 paths analyzed, 681 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.620ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/znak_3 (SLICE_X64Y45.BX), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.620ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.F4      net (fanout=20)       1.597   XLXI_1/i<2>
    SLICE_X67Y56.X       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW1
    SLICE_X66Y55.F2      net (fanout=1)        0.361   N20
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.G3      net (fanout=45)       0.756   XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.Y       Tilo                  0.704   XLXI_1/Mmux_znak_1_mux0000_104
                                                       XLXI_1/znak_1_mux00482178
    SLICE_X66Y50.F1      net (fanout=3)        0.705   XLXI_1/Mmux_znak_1_mux0000_104
    SLICE_X66Y50.F5      Tif5                  1.033   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_9
                                                       XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FX      Tinafx                0.364   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.BX      net (fanout=1)        1.244   XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.CLK     Tdick                 0.939   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.620ns (5.957ns logic, 4.663ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.574ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.G4      net (fanout=20)       1.600   XLXI_1/i<2>
    SLICE_X67Y56.Y       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW0
    SLICE_X66Y55.F4      net (fanout=1)        0.312   N19
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.G3      net (fanout=45)       0.756   XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.Y       Tilo                  0.704   XLXI_1/Mmux_znak_1_mux0000_104
                                                       XLXI_1/znak_1_mux00482178
    SLICE_X66Y50.F1      net (fanout=3)        0.705   XLXI_1/Mmux_znak_1_mux0000_104
    SLICE_X66Y50.F5      Tif5                  1.033   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_9
                                                       XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FX      Tinafx                0.364   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.BX      net (fanout=1)        1.244   XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.CLK     Tdick                 0.939   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.574ns (5.957ns logic, 4.617ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X66Y60.G1      net (fanout=20)       1.401   XLXI_1/i<2>
    SLICE_X66Y60.X       Tif5x                 1.152   N34
                                                       XLXI_1/znak_1_mux0033792_SW0_F
                                                       XLXI_1/znak_1_mux0033792_SW0
    SLICE_X67Y61.F4      net (fanout=1)        0.023   N34
    SLICE_X67Y61.X       Tilo                  0.704   XLXI_1/znak_1_mux0033242
                                                       XLXI_1/znak_3_mux0033149
    SLICE_X67Y47.G1      net (fanout=47)       1.025   XLXI_1/znak_1_mux0033242
    SLICE_X67Y47.Y       Tilo                  0.704   XLXI_1/Mmux_znak_1_mux0000_104
                                                       XLXI_1/znak_1_mux00482178
    SLICE_X66Y50.F1      net (fanout=3)        0.705   XLXI_1/Mmux_znak_1_mux0000_104
    SLICE_X66Y50.F5      Tif5                  1.033   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_9
                                                       XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_8_f5
    SLICE_X66Y50.FX      Tinafx                0.364   XLXI_1/Mmux_znak_3_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_7_f6
    SLICE_X66Y51.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.BX      net (fanout=1)        1.244   XLXI_1/Mmux_znak_3_mux0000_6_f7
    SLICE_X64Y45.CLK     Tdick                 0.939   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.355ns (5.957ns logic, 4.398ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/znak_1 (SLICE_X64Y44.BX), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.368ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.F4      net (fanout=20)       1.597   XLXI_1/i<2>
    SLICE_X67Y56.X       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW1
    SLICE_X66Y55.F2      net (fanout=1)        0.361   N20
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.G3      net (fanout=45)       0.756   XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.Y       Tilo                  0.704   XLXI_1/Mmux_znak_1_mux0000_104
                                                       XLXI_1/znak_1_mux00482178
    SLICE_X66Y48.F1      net (fanout=3)        0.456   XLXI_1/Mmux_znak_1_mux0000_104
    SLICE_X66Y48.F5      Tif5                  1.033   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_9
                                                       XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FX      Tinafx                0.364   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_1_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.BX      net (fanout=1)        1.241   XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.CLK     Tdick                 0.939   XLXI_1/znak<1>
                                                       XLXI_1/j<5>11
                                                       XLXI_1/znak_1
    -------------------------------------------------  ---------------------------
    Total                                     10.368ns (5.957ns logic, 4.411ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.322ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.G4      net (fanout=20)       1.600   XLXI_1/i<2>
    SLICE_X67Y56.Y       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW0
    SLICE_X66Y55.F4      net (fanout=1)        0.312   N19
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.G3      net (fanout=45)       0.756   XLXI_1/znak_1_mux00482148
    SLICE_X67Y47.Y       Tilo                  0.704   XLXI_1/Mmux_znak_1_mux0000_104
                                                       XLXI_1/znak_1_mux00482178
    SLICE_X66Y48.F1      net (fanout=3)        0.456   XLXI_1/Mmux_znak_1_mux0000_104
    SLICE_X66Y48.F5      Tif5                  1.033   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_9
                                                       XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FX      Tinafx                0.364   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_1_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.BX      net (fanout=1)        1.241   XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.CLK     Tdick                 0.939   XLXI_1/znak<1>
                                                       XLXI_1/j<5>11
                                                       XLXI_1/znak_1
    -------------------------------------------------  ---------------------------
    Total                                     10.322ns (5.957ns logic, 4.365ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.236ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X66Y60.G1      net (fanout=20)       1.401   XLXI_1/i<2>
    SLICE_X66Y60.X       Tif5x                 1.152   N34
                                                       XLXI_1/znak_1_mux0033792_SW0_F
                                                       XLXI_1/znak_1_mux0033792_SW0
    SLICE_X67Y61.F4      net (fanout=1)        0.023   N34
    SLICE_X67Y61.X       Tilo                  0.704   XLXI_1/znak_1_mux0033242
                                                       XLXI_1/znak_3_mux0033149
    SLICE_X67Y53.F2      net (fanout=47)       1.339   XLXI_1/znak_1_mux0033242
    SLICE_X67Y53.X       Tilo                  0.704   XLXI_1/znak_1_mux0033
                                                       XLXI_1/znak_1_mux0033278
    SLICE_X66Y48.F4      net (fanout=1)        0.275   XLXI_1/znak_1_mux0033
    SLICE_X66Y48.F5      Tif5                  1.033   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_9
                                                       XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_8_f5
    SLICE_X66Y48.FX      Tinafx                0.364   XLXI_1/Mmux_znak_1_mux0000_8_f5
                                                       XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_1_mux0000_7_f6
    SLICE_X66Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_1_mux0000_6_f7
                                                       XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.BX      net (fanout=1)        1.241   XLXI_1/Mmux_znak_1_mux0000_6_f7
    SLICE_X64Y44.CLK     Tdick                 0.939   XLXI_1/znak<1>
                                                       XLXI_1/j<5>11
                                                       XLXI_1/znak_1
    -------------------------------------------------  ---------------------------
    Total                                     10.236ns (5.957ns logic, 4.279ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/znak_3 (SLICE_X64Y45.G4), 359 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.799ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.F4      net (fanout=20)       1.597   XLXI_1/i<2>
    SLICE_X67Y56.X       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW1
    SLICE_X66Y55.F2      net (fanout=1)        0.361   N20
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X65Y49.G1      net (fanout=45)       1.671   XLXI_1/znak_1_mux00482148
    SLICE_X65Y49.F5      Tif5                  0.875   XLXI_1/Mmux_znak_3_mux0000_11_f5
                                                       XLXI_1/Mmux_znak_3_mux0000_11_f51
                                                       XLXI_1/Mmux_znak_3_mux0000_11_f5
    SLICE_X65Y48.FXINB   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_11_f5
    SLICE_X65Y48.FX      Tinbfx                0.463   XLXI_1/Mmux_znak_3_mux0000_10_f52
                                                       XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.FXINB   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_7_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.G4      net (fanout=2)        0.630   XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.CLK     Tgck                  1.285   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1_F
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                      9.799ns (5.540ns logic, 4.259ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.799ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.F4      net (fanout=20)       1.597   XLXI_1/i<2>
    SLICE_X67Y56.X       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW1
    SLICE_X66Y55.F2      net (fanout=1)        0.361   N20
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X65Y48.G1      net (fanout=45)       1.671   XLXI_1/znak_1_mux00482148
    SLICE_X65Y48.F5      Tif5                  0.875   XLXI_1/Mmux_znak_3_mux0000_10_f52
                                                       XLXI_1/Mmux_znak_3_mux0000_10_f5_11
                                                       XLXI_1/Mmux_znak_3_mux0000_10_f5_1
    SLICE_X65Y48.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_10_f52
    SLICE_X65Y48.FX      Tinafx                0.463   XLXI_1/Mmux_znak_3_mux0000_10_f52
                                                       XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.FXINB   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_7_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.G4      net (fanout=2)        0.630   XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.CLK     Tgck                  1.285   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1_F
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                      9.799ns (5.540ns logic, 4.259ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/i_2 (FF)
  Destination:          XLXI_1/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.758ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/i_2 to XLXI_1/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.652   XLXI_1/i<3>
                                                       XLXI_1/i_2
    SLICE_X67Y56.F4      net (fanout=20)       1.597   XLXI_1/i<2>
    SLICE_X67Y56.X       Tilo                  0.704   N20
                                                       XLXI_1/znak_1_mux00334_SW1
    SLICE_X66Y55.F2      net (fanout=1)        0.361   N20
    SLICE_X66Y55.X       Tif5x                 1.152   XLXI_1/znak_1_mux00482148
                                                       XLXI_1/znak_1_mux00482148_G
                                                       XLXI_1/znak_1_mux00482148
    SLICE_X65Y48.F1      net (fanout=45)       1.630   XLXI_1/znak_1_mux00482148
    SLICE_X65Y48.F5      Tif5                  0.875   XLXI_1/Mmux_znak_3_mux0000_10_f52
                                                       XLXI_1/Mmux_znak_3_mux0000_10_f5_12
                                                       XLXI_1/Mmux_znak_3_mux0000_10_f5_1
    SLICE_X65Y48.FXINA   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_10_f52
    SLICE_X65Y48.FX      Tinafx                0.463   XLXI_1/Mmux_znak_3_mux0000_10_f52
                                                       XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.FXINB   net (fanout=1)        0.000   XLXI_1/Mmux_znak_3_mux0000_9_f6
    SLICE_X64Y49.Y       Tif6y                 0.409   XLXI_1/Mmux_znak_3_mux0000_7_f7
                                                       XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.G4      net (fanout=2)        0.630   XLXI_1/Mmux_znak_3_mux0000_7_f7
    SLICE_X64Y45.CLK     Tgck                  1.285   XLXI_1/znak<3>
                                                       XLXI_1/j<5>1_F
                                                       XLXI_1/j<5>1
                                                       XLXI_1/znak_3
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (5.540ns logic, 4.218ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_147/O (SLICE_X51Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_115/XLXI_147/Q (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_147/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_115/XLXI_147/Q to XLXI_2/XLXI_115/XLXI_147/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y65.YQ      Tcko                  0.522   XLXI_2/XLXI_115/XLXI_147/Q
                                                       XLXI_2/XLXI_115/XLXI_147/Q
    SLICE_X51Y64.BY      net (fanout=1)        0.379   XLXI_2/XLXI_115/XLXI_147/Q
    SLICE_X51Y64.CLK     Tckdi       (-Th)    -0.135   XLXI_2/XLXI_115/XLXI_147/O
                                                       XLXI_2/XLXI_115/XLXI_147/O
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.657ns logic, 0.379ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/cntMod30_0 (SLICE_X50Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/I_ModeCtrl/cntMod30_0 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/I_ModeCtrl/cntMod30_0 to XLXI_2/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.XQ      Tcko                  0.474   XLXI_2/I_ModeCtrl/cntMod30<0>
                                                       XLXI_2/I_ModeCtrl/cntMod30_0
    SLICE_X50Y67.BX      net (fanout=7)        0.464   XLXI_2/I_ModeCtrl/cntMod30<0>
    SLICE_X50Y67.CLK     Tckdi       (-Th)    -0.134   XLXI_2/I_ModeCtrl/cntMod30<0>
                                                       XLXI_2/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.608ns logic, 0.464ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/i_0 (SLICE_X66Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/i_0 (FF)
  Destination:          XLXI_1/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/i_0 to XLXI_1/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y53.YQ      Tcko                  0.522   XLXI_1/i<1>
                                                       XLXI_1/i_0
    SLICE_X66Y53.BY      net (fanout=15)       0.506   XLXI_1/i<0>
    SLICE_X66Y53.CLK     Tckdi       (-Th)    -0.152   XLXI_1/i<1>
                                                       XLXI_1/i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.674ns logic, 0.506ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock zegar
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
zegar          |   10.620|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7791 paths, 0 nets, and 1445 connections

Design statistics:
   Minimum period:  10.620ns{1}   (Maximum frequency:  94.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 15:10:56 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



