<module name="WKUP_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_WKUP_CLKSTCTRL" acronym="CM_WKUP_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_WKUP_TS_FCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the WKUP_TS_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="1" token="CLKACTIVITY_WKUP_TS_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="0" token="CLKACTIVITY_WKUP_TS_FCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4_WKUP_ICLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L4_WKUP_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L4_WKUP_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_WKUP_32K_FCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_WKUP_32K_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_WKUP_32K_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_ABE_LP_CLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_ABE_LP_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_ABE_LP_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_SYS_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the SYS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_SYS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_SYS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the WKUP clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_WKUP_L4WKUP_CLKCTRL" acronym="CM_WKUP_L4WKUP_CLKCTRL" offset="0x20" width="32" description="This register manages the L4WKUP clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUP_WDTIMER2_CLKCTRL" acronym="CM_WKUP_WDTIMER2_CLKCTRL" offset="0x30" width="32" description="This register manages the WDT2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUP_GPIO1_CLKCTRL" acronym="CM_WKUP_GPIO1_CLKCTRL" offset="0x38" width="32" description="This register manages the GPIO1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUP_GPTIMER1_CLKCTRL" acronym="CM_WKUP_GPTIMER1_CLKCTRL" offset="0x40" width="32" description="This register manages the TIMER1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUP_32KTIMER_CLKCTRL" acronym="CM_WKUP_32KTIMER_CLKCTRL" offset="0x50" width="32" description="This register manages the SYNCTIMER clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUP_SARRAM_CLKCTRL" acronym="CM_WKUP_SARRAM_CLKCTRL" offset="0x60" width="32" description="This register manages the SARRAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hadware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUP_KEYBOARD_CLKCTRL" acronym="CM_WKUP_KEYBOARD_CLKCTRL" offset="0x78" width="32" description="This register manages the KEYBOARD clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUP_BANDGAP_CLKCTRL" acronym="CM_WKUP_BANDGAP_CLKCTRL" offset="0x88" width="32" description="This register manages the clock delivered to the Bandgap and SYSCTRL_GENERAL_CORE modules for the Thermal Sensor feature. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="25" end="24" resetval="0x2" description="Selects the divider value for generating the Thermal Sensor clock from L4WKUP_ICLK source. The divider has to be selected so as to guarantee a frequency between 1MHz and 2MHz." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Divide by 8"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Divide by 16"/>
      <bitenum value="2" id="2" token="CLKSEL_2" description="Divide by 32"/>
      <bitenum value="3" id="3" token="CLKSEL_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_TS_FCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_TS_FCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_TS_FCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
</module>
