# WOSET 2020 Tentative Schedule

The video presentations for each paper are available on the [WOSET YouTube Playlist](https://www.youtube.com/playlist?list=PLItVYhgea-kEV15gg-D_rm7VG8bg20_XV).

Each time will be a Q&A with the presenting author. Please watch the video prior to the Q&A!
 For the short papers, discussion will in the WOSET Slack Workspace.

# Session 1

Time (GMT) | Time (PST) | Article # | Title
--- | ---  | --- | --- 
4:00 PM | 9:00 AM | 3 | [Google/SkyWater and the Promise of the Open PDK](https://woset-workshop.github.io/WOSET2020.html#article-3)
4:15 PM | 9:15 AM | 9 | [OpenPhySyn: An Open-Source Physical Synthesis Optimization Toolkit](https://woset-workshop.github.io/WOSET2020.html#article-9)
4:30 PM | 9:30 AM | 21 | [OpenLANE: The Open-Source Digital ASIC Implementation Flow](https://woset-workshop.github.io/WOSET2020.html#article-21)
4:45 PM | 9:45 AM | 12 | [Digital Flow for Asynchronous VLSI Systems: Status Update](https://woset-workshop.github.io/WOSET2020.html#article-12)
5:00 PM | 10:00 AM | 7 | [A power router for gridded cell placement](https://woset-workshop.github.io/WOSET2020.html#article-7)
5:15 PM | 10:15 AM | 18 | [An Open-source ToolSet for FPAA Design](https://woset-workshop.github.io/WOSET2020.html#article-18)
5:30 PM | 10:30 AM | 4 |  [A Push-button Idea to GDS-II SoC Design Flow](https://woset-workshop.github.io/WOSET2020.html#article-4)

 
# Short Papers

Time (GMT) | Time (PST) | Article # | Title
--- | ---  | --- | --- 
5:45-6:45PM | 10:45-11:45AM | 1 | [Hypergraph Partitioning via Geometric Embeddings](https://woset-workshop.github.io/WOSET2020.html#article-1)
5:45-6:45PM | 10:45-11:45AM | 2 | [Towards an Open-Source Verification Method with Chisel and Scala](https://woset-workshop.github.io/WOSET2020.html#article-2)
5:45-6:45PM | 10:45-11:45AM | 5 | [CVC: Circuit Validity Checker An open source netlist reliabilty verification system](https://woset-workshop.github.io/WOSET2020.html#article-5)
5:45-6:45PM | 10:45-11:45AM | 6 | [An Open Source Alternative to Wire Bonding](https://woset-workshop.github.io/WOSET2020.html#article-6)
5:45-6:45PM | 10:45-11:45AM | 8 | [A PostScript Toolkit for Electronic Design](https://woset-workshop.github.io/WOSET2020.html#article-8)
5:45-6:45PM | 10:45-11:45AM | 11 | [Taskflow: A General-purpose Parallel and Heterogeneous Task Programming System for VLSI CAD](https://woset-workshop.github.io/WOSET2020.html#article-11)
5:45-6:45PM | 10:45-11:45AM | 13 | [An Automatic Schematic Generation Tool for SPICE Netlists](https://woset-workshop.github.io/WOSET2020.html#article-13)
5:45-6:45PM | 10:45-11:45AM | 14 | [Cocoon: An Open Source Infrastructure for Integrated EDA with Interoperability and Interactivity](https://woset-workshop.github.io/WOSET2020.html#article-14)
5:45-6:45PM | 10:45-11:45AM | 16 | [Facilitating the Specification and Implementation of Pipelined Designs with Skeletor](https://woset-workshop.github.io/WOSET2020.html#article-16)
5:45-6:45PM | 10:45-11:45AM | 20 | [Edalize it. Don't critizise it](https://woset-workshop.github.io/WOSET2020.html#article-20)
5:45-6:45PM | 10:45-11:45AM | 23 | [Automatically Building Digital Symbol Libraries](https://woset-workshop.github.io/WOSET2020.html#article-23)

# Session 2

Time (GMT) | Time (PST) | Article # | Title
--- | ---  | --- | --- 
6:45 PM | 11:45 AM | 22 | [Pillars: An Integrated CGRA Design Framework](https://woset-workshop.github.io/WOSET2020.html#article-22)
7:00 PM | 12:00 PM | 24 | [AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis](https://woset-workshop.github.io/WOSET2020.html#article-24)
7:15 PM | 12:15 PM | 15 | [PyVSC: SystemVerilog-Style Constraints, and Coverage in Python](https://woset-workshop.github.io/WOSET2020.html#article-15)
7:30 PM | 12:30 PM | 25 | [GOLDMINE: A tool for enhancing verification productivity](https://woset-workshop.github.io/WOSET2020.html#article-25)
7:45 PM | 12:45 PM | 10 | [Universal Hardware Data Model [PDF]](https://woset-workshop.github.io/WOSET2020.html#article-10)
8:00 PM | 1:00 PM | 19 | [OpenFPGA: Towards Automated Prototyping for Versatile FPGAs](https://woset-workshop.github.io/WOSET2020.html#article-19)
8:15 PM | 1:15 PM | 17 | [LSOracle: Using Mixed Logic Synthesis in an Open Source ASIC Design Flow](https://woset-workshop.github.io/WOSET2020.html#article-17)
