// Seed: 2314474598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  always @((id_3) or posedge id_1) begin
    id_1 <= id_1;
  end
  assign id_4 = 1;
endmodule
