
*** Running vivado
    with args -log usp_rf_data_converter_0_example_design.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source usp_rf_data_converter_0_example_design.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/tommy/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
110 Beta devices matching pattern found, 34 enabled.
enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 442.746 ; gain = 161.453
source usp_rf_data_converter_0_example_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/data/startup.elf to BD rfdc_ex and cell microblaze_0.
INFO: [Project 1-3968] Successfully associated ELF file c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/data/startup.elf to BD rfdc_ex and cell microblaze_0.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 543.102 ; gain = 74.469
WARNING: [filemgmt 56-12] File 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/data/startup.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top usp_rf_data_converter_0_example_design -part xczu67dr-fsve1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu67dr-fsve1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/rfdc_ex_jtag_axi_0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_mdm_1_0/rfdc_ex_mdm_1_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_microblaze_0_0/rfdc_ex_microblaze_0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_adc_sink_i_0/rfdc_ex_adc_sink_i_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_dac_source_i_0/rfdc_ex_dac_source_i_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/ex_design/dac_source_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/rfdc_ex_smartconnect_0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/rfdc_ex_usp_rf_data_converter_0_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_dlmb_bram_if_cntlr_0/rfdc_ex_dlmb_bram_if_cntlr_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_dlmb_v10_0/rfdc_ex_dlmb_v10_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_ilmb_bram_if_cntlr_0/rfdc_ex_ilmb_bram_if_cntlr_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_ilmb_v10_0/rfdc_ex_ilmb_v10_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_lmb_bram_0/rfdc_ex_lmb_bram_0.dcp' for cell 'usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 721 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: usp_rf_data_converter_0_ex_i/jtag_axi_0 UUID: 61ff535a-ad85-5072-adc0-d217929bda39 
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_1/bd_a15e_psr_aclk_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_1/bd_a15e_psr_aclk_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_1/bd_a15e_psr_aclk_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_1/bd_a15e_psr_aclk_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/bd_a15e_arni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/bd_a15e_rni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc:143]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/bd_a15e_awni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_15/bd_a15e_wni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_15/bd_a15e_wni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_16/bd_a15e_bni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_16/bd_a15e_bni_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_21/bd_a15e_sarn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_21/bd_a15e_sarn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_22/bd_a15e_srn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_22/bd_a15e_srn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_23/bd_a15e_sawn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_23/bd_a15e_sawn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_24/bd_a15e_swn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_24/bd_a15e_swn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_25/bd_a15e_sbn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_25/bd_a15e_sbn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_30/bd_a15e_sarn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_30/bd_a15e_sarn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_31/bd_a15e_srn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_31/bd_a15e_srn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_32/bd_a15e_sawn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_32/bd_a15e_sawn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_33/bd_a15e_swn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_33/bd_a15e_swn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_34/bd_a15e_sbn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_34/bd_a15e_sbn_1_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_36/bd_a15e_m00arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_36/bd_a15e_m00arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_37/bd_a15e_m00rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_37/bd_a15e_m00rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_38/bd_a15e_m00awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_38/bd_a15e_m00awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_39/bd_a15e_m00wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_39/bd_a15e_m00wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_40/bd_a15e_m00bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_40/bd_a15e_m00bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_43/bd_a15e_m01arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_43/bd_a15e_m01arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_44/bd_a15e_m01rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_44/bd_a15e_m01rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_45/bd_a15e_m01awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_45/bd_a15e_m01awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_46/bd_a15e_m01wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_46/bd_a15e_m01wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_47/bd_a15e_m01bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_47/bd_a15e_m01bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_50/bd_a15e_m02arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_50/bd_a15e_m02arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_51/bd_a15e_m02rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_51/bd_a15e_m02rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_52/bd_a15e_m02awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_52/bd_a15e_m02awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_53/bd_a15e_m02wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_53/bd_a15e_m02wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_54/bd_a15e_m02bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_54/bd_a15e_m02bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_57/bd_a15e_m03arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_57/bd_a15e_m03arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_58/bd_a15e_m03rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_58/bd_a15e_m03rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_59/bd_a15e_m03awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_59/bd_a15e_m03awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_60/bd_a15e_m03wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_60/bd_a15e_m03wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_61/bd_a15e_m03bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_61/bd_a15e_m03bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_64/bd_a15e_m04arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_64/bd_a15e_m04arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_65/bd_a15e_m04rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_65/bd_a15e_m04rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_66/bd_a15e_m04awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_66/bd_a15e_m04awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_67/bd_a15e_m04wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_67/bd_a15e_m04wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_68/bd_a15e_m04bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_68/bd_a15e_m04bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_71/bd_a15e_m05arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_ar_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_71/bd_a15e_m05arn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_ar_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_72/bd_a15e_m05rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_r_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_72/bd_a15e_m05rn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_r_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_73/bd_a15e_m05awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_aw_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_73/bd_a15e_m05awn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_aw_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_74/bd_a15e_m05wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_w_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_74/bd_a15e_m05wn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_w_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_75/bd_a15e_m05bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_b_node/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_75/bd_a15e_m05bn_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_b_node/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/smartconnect.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/smartconnect.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.398 ; gain = 37.195
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_clocks.xdc:65]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2545.934 ; gain = 485.535
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_clocks.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_clocks.xdc:88]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_clocks.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'usp_rf_data_converter_0_ex_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'usp_rf_data_converter_0_ex_i/jtag_axi_0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_microblaze_0_0/rfdc_ex_microblaze_0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_microblaze_0_0/rfdc_ex_microblaze_0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/microblaze_0/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0_board.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/usp_rf_data_converter_0_example_design.xdc]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/usp_rf_data_converter_0_example_design.xdc]
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_mdm_1_0/rfdc_ex_mdm_1_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_mdm_1_0/rfdc_ex_mdm_1_0.xdc] for cell 'usp_rf_data_converter_0_ex_i/mdm_1/U0'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0_late.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0_late.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst'
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0_late.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0_late.xdc] for cell 'usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst'
INFO: [Project 1-1714] 234 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Generating merged BMM file for the design top 'usp_rf_data_converter_0_example_design'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/data/startup.elf 
INFO: [Project 1-1687] 1955 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2555.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

The system cannot find the path specified.
137 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2555.203 ; gain = 2011.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu67dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.203 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 113cc6ff8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.203 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 0b0de03d36d52d61.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2968.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2968.832 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 958e6655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 2968.832 ; gain = 20.949
Phase 1.1 Core Generation And Design Setup | Checksum: 958e6655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 2968.832 ; gain = 20.949

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 958e6655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 2968.832 ; gain = 20.949
Phase 1 Initialization | Checksum: 958e6655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 2968.832 ; gain = 20.949

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 958e6655

Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2968.832 ; gain = 20.949

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 958e6655

Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2968.832 ; gain = 20.949
Phase 2 Timer Update And Timing Data Collection | Checksum: 958e6655

Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2968.832 ; gain = 20.949

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 130 inverter(s) to 3475 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19cc20ff8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 2968.832 ; gain = 20.949
Retarget | Checksum: 19cc20ff8
INFO: [Opt 31-389] Phase Retarget created 557 cells and removed 974 cells
INFO: [Opt 31-1021] In phase Retarget, 234 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10a39580a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 2968.832 ; gain = 20.949
Constant propagation | Checksum: 10a39580a
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Constant propagation, 232 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 155998a17

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2968.832 ; gain = 20.949
Sweep | Checksum: 155998a17
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 596 cells
INFO: [Opt 31-1021] In phase Sweep, 1160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 155998a17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2968.832 ; gain = 20.949
BUFG optimization | Checksum: 155998a17
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[1].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[2].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[3].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[4].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[12].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[13].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[14].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[15].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[1].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[2].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[3].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[4].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[5].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[6].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[7].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[8].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[5].genblk1[9].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[6].genblk1[0].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[6].genblk1[10].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[6].genblk1[11].srl_delay_gen_1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/barrel_shift.genblk1[6].genblk1[12].srl_delay_gen_1 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 155998a17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2968.832 ; gain = 20.949
Shift Register Optimization | Checksum: 155998a17
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18a4c3e90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2968.832 ; gain = 20.949
Post Processing Netlist | Checksum: 18a4c3e90
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 298 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11723ad20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2968.832 ; gain = 20.949

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2968.832 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11723ad20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2968.832 ; gain = 20.949
Phase 9 Finalization | Checksum: 11723ad20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2968.832 ; gain = 20.949
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             557  |             974  |                                            234  |
|  Constant propagation         |              17  |              95  |                                            232  |
|  Sweep                        |               0  |             596  |                                           1160  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            298  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11723ad20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2968.832 ; gain = 20.949
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2968.832 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for axi_aclk_i
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 387 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 128 WE to EN ports
Number of BRAM Ports augmented: 225 newly gated: 128 Total Ports: 774
Ending PowerOpt Patch Enables Task | Checksum: b0977681

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3916.852 ; gain = 0.000
Ending Power Optimization Task | Checksum: b0977681

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 3916.852 ; gain = 948.020

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 6c3cd567

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3916.852 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3916.852 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 6c3cd567

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3916.852 ; gain = 0.000
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/rfdc_ex_jtag_axi_0_0_impl.xdc] from IP c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/rfdc_ex_jtag_axi_0_0.xci
Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/rfdc_ex_jtag_axi_0_0_impl.xdc] for cell 'usp_rf_data_converter_0_ex_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/rfdc_ex_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_jtag_axi_0_0/constraints/rfdc_ex_jtag_axi_0_0_impl.xdc] for cell 'usp_rf_data_converter_0_ex_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3916.852 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 6c3cd567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3916.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:00 . Memory (MB): peak = 3916.852 ; gain = 1361.648
INFO: [runtcl-4] Executing : report_drc -file usp_rf_data_converter_0_example_design_drc_opted.rpt -pb usp_rf_data_converter_0_example_design_drc_opted.pb -rpx usp_rf_data_converter_0_example_design_drc_opted.rpx
Command: report_drc -file usp_rf_data_converter_0_example_design_drc_opted.rpt -pb usp_rf_data_converter_0_example_design_drc_opted.pb -rpx usp_rf_data_converter_0_example_design_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3916.852 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3916.852 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3916.852 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 3916.852 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3916.852 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3916.852 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 3916.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3916.852 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3916.852 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 69d23ba1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3916.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3916.852 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6694bda2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4367.438 ; gain = 450.586

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d54564ac

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 4396.059 ; gain = 479.207

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d54564ac

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 4396.059 ; gain = 479.207
Phase 1 Placer Initialization | Checksum: d54564ac

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 4396.059 ; gain = 479.207

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 144b72cf0

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 4396.059 ; gain = 479.207

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: dfab3713

Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.059 ; gain = 479.207

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1705f78b4

Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.059 ; gain = 479.207

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1705f78b4

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 4517.504 ; gain = 600.652

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 195d55b2c

Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 4525.344 ; gain = 608.492

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 196b5db4e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 196b5db4e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852
Phase 2.1.1 Partition Driven Placement | Checksum: 196b5db4e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852
Phase 2.1 Floorplanning | Checksum: 1a0f4ead4

Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a0f4ead4

Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a0f4ead4

Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4526.703 ; gain = 609.852

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 105d85a8a

Time (s): cpu = 00:03:39 ; elapsed = 00:02:57 . Memory (MB): peak = 4701.973 ; gain = 785.121

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 569 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 245 nets or LUTs. Breaked 0 LUT, combined 245 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4701.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            245  |                   245  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            245  |                   245  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 24c816971

Time (s): cpu = 00:03:46 ; elapsed = 00:03:04 . Memory (MB): peak = 4701.973 ; gain = 785.121
Phase 2.4 Global Placement Core | Checksum: 1ef34c7a1

Time (s): cpu = 00:04:07 ; elapsed = 00:03:20 . Memory (MB): peak = 4701.973 ; gain = 785.121
Phase 2 Global Placement | Checksum: 1ef34c7a1

Time (s): cpu = 00:04:07 ; elapsed = 00:03:20 . Memory (MB): peak = 4701.973 ; gain = 785.121

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d93b422a

Time (s): cpu = 00:04:27 ; elapsed = 00:03:34 . Memory (MB): peak = 4701.973 ; gain = 785.121

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbf068a5

Time (s): cpu = 00:04:30 ; elapsed = 00:03:36 . Memory (MB): peak = 4701.973 ; gain = 785.121

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 23558efe4

Time (s): cpu = 00:05:07 ; elapsed = 00:04:03 . Memory (MB): peak = 4701.973 ; gain = 785.121

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1dab891a3

Time (s): cpu = 00:05:28 ; elapsed = 00:04:20 . Memory (MB): peak = 4704.305 ; gain = 787.453
Phase 3.3.2 Slice Area Swap | Checksum: 1dab891a3

Time (s): cpu = 00:05:28 ; elapsed = 00:04:20 . Memory (MB): peak = 4706.930 ; gain = 790.078
Phase 3.3 Small Shape DP | Checksum: 189749485

Time (s): cpu = 00:06:18 ; elapsed = 00:04:50 . Memory (MB): peak = 4710.801 ; gain = 793.949

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 201a46f4c

Time (s): cpu = 00:06:20 ; elapsed = 00:04:52 . Memory (MB): peak = 4710.801 ; gain = 793.949

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 158b526c3

Time (s): cpu = 00:06:21 ; elapsed = 00:04:52 . Memory (MB): peak = 4710.801 ; gain = 793.949
Phase 3 Detail Placement | Checksum: 158b526c3

Time (s): cpu = 00:06:21 ; elapsed = 00:04:52 . Memory (MB): peak = 4710.801 ; gain = 793.949

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16aa6fb68

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.003 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d8634052

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4770.988 ; gain = 0.000
INFO: [Place 46-35] Processed net usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17c2017cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4770.988 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19074d37f

Time (s): cpu = 00:07:03 ; elapsed = 00:05:27 . Memory (MB): peak = 4770.988 ; gain = 854.137

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.003. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1716b2fd9

Time (s): cpu = 00:07:04 ; elapsed = 00:05:27 . Memory (MB): peak = 4770.988 ; gain = 854.137

Time (s): cpu = 00:07:04 ; elapsed = 00:05:27 . Memory (MB): peak = 4770.988 ; gain = 854.137
Phase 4.1 Post Commit Optimization | Checksum: 1716b2fd9

Time (s): cpu = 00:07:04 ; elapsed = 00:05:27 . Memory (MB): peak = 4770.988 ; gain = 854.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4817.977 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0831106

Time (s): cpu = 00:07:31 ; elapsed = 00:05:48 . Memory (MB): peak = 4817.977 ; gain = 901.125

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b0831106

Time (s): cpu = 00:07:31 ; elapsed = 00:05:48 . Memory (MB): peak = 4817.977 ; gain = 901.125
Phase 4.3 Placer Reporting | Checksum: 1b0831106

Time (s): cpu = 00:07:32 ; elapsed = 00:05:49 . Memory (MB): peak = 4817.977 ; gain = 901.125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4817.977 ; gain = 0.000

Time (s): cpu = 00:07:32 ; elapsed = 00:05:49 . Memory (MB): peak = 4817.977 ; gain = 901.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153c8b41e

Time (s): cpu = 00:07:32 ; elapsed = 00:05:49 . Memory (MB): peak = 4817.977 ; gain = 901.125
Ending Placer Task | Checksum: 142e0d803

Time (s): cpu = 00:07:32 ; elapsed = 00:05:49 . Memory (MB): peak = 4817.977 ; gain = 901.125
223 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:37 ; elapsed = 00:05:52 . Memory (MB): peak = 4817.977 ; gain = 901.125
INFO: [runtcl-4] Executing : report_io -file usp_rf_data_converter_0_example_design_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file usp_rf_data_converter_0_example_design_utilization_placed.rpt -pb usp_rf_data_converter_0_example_design_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file usp_rf_data_converter_0_example_design_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.977 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4817.977 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4817.977 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu67dr'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.977 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4817.977 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4817.977 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4817.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4817.977 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu67dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4c0551a ConstDB: 0 ShapeSum: 4f08a1bc RouteDB: 3f17e12d
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4817.977 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2b68d65a | NumContArr: 7e218cec | Constraints: 55e30e6c | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c2166c4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4817.977 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c2166c4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4817.977 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c2166c4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4817.977 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21e521968

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 5076.543 ; gain = 258.566

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2147e5f29

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 5076.543 ; gain = 258.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.225 | TNS=0.000  | WHS=-0.090 | THS=-13.447|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 21821c639

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 5076.543 ; gain = 258.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.225 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 27fb9e506

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 5076.543 ; gain = 258.566

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00410572 %
  Global Horizontal Routing Utilization  = 0.000923978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34064
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28733
  Number of Partially Routed Nets     = 5331
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1e5152f65

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e5152f65

Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 21a5489cb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 5165.367 ; gain = 347.391
Phase 3 Initial Routing | Checksum: 205ebc0c3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4421
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.435  | TNS=0.000  | WHS=-0.012 | THS=-0.043 |

Phase 4.1 Global Iteration 0 | Checksum: f07e00b6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:33 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a66c565f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:34 . Memory (MB): peak = 5165.367 ; gain = 347.391
Phase 4 Rip-up And Reroute | Checksum: 1a66c565f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:34 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11f8e6941

Time (s): cpu = 00:01:43 ; elapsed = 00:01:40 . Memory (MB): peak = 5165.367 ; gain = 347.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.435  | TNS=0.000  | WHS=0.011  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1ad28b7dd

Time (s): cpu = 00:01:47 ; elapsed = 00:01:45 . Memory (MB): peak = 5165.367 ; gain = 347.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.435  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1ca2f0d71

Time (s): cpu = 00:01:47 ; elapsed = 00:01:45 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ca2f0d71

Time (s): cpu = 00:01:48 ; elapsed = 00:01:45 . Memory (MB): peak = 5165.367 ; gain = 347.391
Phase 5 Delay and Skew Optimization | Checksum: 1ca2f0d71

Time (s): cpu = 00:01:48 ; elapsed = 00:01:45 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10459b070

Time (s): cpu = 00:01:51 ; elapsed = 00:01:49 . Memory (MB): peak = 5165.367 ; gain = 347.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.435  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 140034076

Time (s): cpu = 00:01:52 ; elapsed = 00:01:49 . Memory (MB): peak = 5165.367 ; gain = 347.391
Phase 6 Post Hold Fix | Checksum: 140034076

Time (s): cpu = 00:01:52 ; elapsed = 00:01:49 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.88774 %
  Global Horizontal Routing Utilization  = 2.27711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140034076

Time (s): cpu = 00:01:53 ; elapsed = 00:01:49 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140034076

Time (s): cpu = 00:01:53 ; elapsed = 00:01:49 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 140034076

Time (s): cpu = 00:01:55 ; elapsed = 00:01:52 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 140034076

Time (s): cpu = 00:01:55 ; elapsed = 00:01:52 . Memory (MB): peak = 5165.367 ; gain = 347.391

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.435  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 140034076

Time (s): cpu = 00:01:57 ; elapsed = 00:01:54 . Memory (MB): peak = 5165.367 ; gain = 347.391
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1246d32e9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:56 . Memory (MB): peak = 5165.367 ; gain = 347.391
Ending Routing Task | Checksum: 1246d32e9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:57 . Memory (MB): peak = 5165.367 ; gain = 347.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:01 . Memory (MB): peak = 5165.367 ; gain = 347.391
INFO: [runtcl-4] Executing : report_drc -file usp_rf_data_converter_0_example_design_drc_routed.rpt -pb usp_rf_data_converter_0_example_design_drc_routed.pb -rpx usp_rf_data_converter_0_example_design_drc_routed.rpx
Command: report_drc -file usp_rf_data_converter_0_example_design_drc_routed.rpt -pb usp_rf_data_converter_0_example_design_drc_routed.pb -rpx usp_rf_data_converter_0_example_design_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file usp_rf_data_converter_0_example_design_methodology_drc_routed.rpt -pb usp_rf_data_converter_0_example_design_methodology_drc_routed.pb -rpx usp_rf_data_converter_0_example_design_methodology_drc_routed.rpx
Command: report_methodology -file usp_rf_data_converter_0_example_design_methodology_drc_routed.rpt -pb usp_rf_data_converter_0_example_design_methodology_drc_routed.pb -rpx usp_rf_data_converter_0_example_design_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file usp_rf_data_converter_0_example_design_power_routed.rpt -pb usp_rf_data_converter_0_example_design_power_summary_routed.pb -rpx usp_rf_data_converter_0_example_design_power_routed.rpx
Command: report_power -file usp_rf_data_converter_0_example_design_power_routed.rpt -pb usp_rf_data_converter_0_example_design_power_summary_routed.pb -rpx usp_rf_data_converter_0_example_design_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Common 17-14] Message 'Designutils 20-266' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
260 Infos, 366 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file usp_rf_data_converter_0_example_design_route_status.rpt -pb usp_rf_data_converter_0_example_design_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file usp_rf_data_converter_0_example_design_timing_summary_routed.rpt -pb usp_rf_data_converter_0_example_design_timing_summary_routed.pb -rpx usp_rf_data_converter_0_example_design_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file usp_rf_data_converter_0_example_design_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file usp_rf_data_converter_0_example_design_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file usp_rf_data_converter_0_example_design_bus_skew_routed.rpt -pb usp_rf_data_converter_0_example_design_bus_skew_routed.pb -rpx usp_rf_data_converter_0_example_design_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 5165.367 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5165.367 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5165.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.921 . Memory (MB): peak = 5165.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 5165.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 5165.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/usp_rf_data_converter_0_example_design_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5165.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 19:40:02 2024...

*** Running vivado
    with args -log usp_rf_data_converter_0_example_design.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source usp_rf_data_converter_0_example_design.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/tommy/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
110 Beta devices matching pattern found, 34 enabled.
enable_beta_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 442.402 ; gain = 161.871
source usp_rf_data_converter_0_example_design.tcl -notrace
Command: open_checkpoint usp_rf_data_converter_0_example_design_routed.dcp
INFO: [Device 21-403] Loading part xczu67dr-fsve1156-2-i
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1717.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 733 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1894.551 ; gain = 6.246
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2455.684 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2455.684 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.273 ; gain = 39.590
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.273 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2522.039 ; gain = 26.766
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.039 ; gain = 66.355
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.039 ; gain = 66.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2832.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 396 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 256 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 2832.801 ; gain = 2390.398
INFO: [Memdata 28-167] Found XPM memory block usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst> is part of IP: <usp_rf_data_converter_0_ex_i/ex_design/dac_source_i>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst> is part of IP: <usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force usp_rf_data_converter_0_example_design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu67dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu67dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 82 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i, usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_obs_done_i, usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc1_obs_done_i, usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i, usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_obs_done_i, usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i... and (the first 15 of 80 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/tommy/RfSoc/usp_rf_data_converter_0_ex/imports/data/startup.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./usp_rf_data_converter_0_example_design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:35 ; elapsed = 00:01:20 . Memory (MB): peak = 3393.883 ; gain = 554.121
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 19:43:08 2024...
