
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name n_complex_updates.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/n_complex_updates.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O1 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/n_complex_updates.ll -x c ./testcase_8slots/n_complex_updates.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-2: size=4, align=4, fixed, at location [SP+12]
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg10, %A1 in %vreg11

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg11<def> = COPY %A1; CPURegs:%vreg11
	%vreg10<def> = COPY %A0; CPURegs:%vreg10
	%vreg13<def> = COPY %vreg11; CPURegs:%vreg13,%vreg11
	%vreg12<def> = COPY %vreg10; CPURegs:%vreg12,%vreg10
	%vreg16<def> = MovGR %ZERO, 0; CPURegs:%vreg16
	%vreg15<def> = LD <fi#-2>, 0; mem:LD4[FixedStack-2] CPURegs:%vreg15
	%vreg14<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg14
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg0<def> = PHI %vreg16, <BB#0>, %vreg9, <BB#1>; CPURegs:%vreg0,%vreg16,%vreg9
	%vreg1<def> = PHI %vreg15, <BB#0>, %vreg8, <BB#1>; CPURegs:%vreg1,%vreg15,%vreg8
	%vreg2<def> = PHI %vreg14, <BB#0>, %vreg7, <BB#1>; CPURegs:%vreg2,%vreg14,%vreg7
	%vreg3<def> = PHI %vreg13, <BB#0>, %vreg6, <BB#1>; CPURegs:%vreg3,%vreg13,%vreg6
	%vreg4<def> = PHI %vreg12, <BB#0>, %vreg5, <BB#1>; CPURegs:%vreg4,%vreg12,%vreg5
	%vreg17<def> = MovGR %ZERO, 2; CPURegs:%vreg17
	ST %vreg17, %vreg4, 0; mem:ST4[%pa.addr.013](tbaa=<badref>) CPURegs:%vreg17,%vreg4
	%vreg18<def> = MovGR %ZERO, 1; CPURegs:%vreg18
	ST %vreg18<kill>, %vreg4, 4; mem:ST4[%incdec.ptr](tbaa=<badref>) CPURegs:%vreg18,%vreg4
	ST %vreg17, %vreg3, 0; mem:ST4[%pb.addr.014](tbaa=<badref>) CPURegs:%vreg17,%vreg3
	%vreg19<def> = MovGR %ZERO, 5; CPURegs:%vreg19
	ST %vreg19<kill>, %vreg3, 4; mem:ST4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg19,%vreg3
	%vreg20<def> = MovGR %ZERO, 3; CPURegs:%vreg20
	ST %vreg20<kill>, %vreg2, 0; mem:ST4[%pc.addr.015](tbaa=<badref>) CPURegs:%vreg20,%vreg2
	%vreg21<def> = MovGR %ZERO, 4; CPURegs:%vreg21
	ST %vreg21<kill>, %vreg2, 4; mem:ST4[%incdec.ptr4](tbaa=<badref>) CPURegs:%vreg21,%vreg2
	%vreg22<def> = MovGR %ZERO, 0; CPURegs:%vreg22
	ST %vreg22, %vreg1, 0; mem:ST4[%pd.addr.016](tbaa=<badref>) CPURegs:%vreg22,%vreg1
	ST %vreg22, %vreg1, 4; mem:ST4[%incdec.ptr6](tbaa=<badref>) CPURegs:%vreg22,%vreg1
	%vreg8<def> = ADDiu %vreg1, 8; CPURegs:%vreg8,%vreg1
	%vreg7<def> = ADDiu %vreg2, 8; CPURegs:%vreg7,%vreg2
	%vreg6<def> = ADDiu %vreg3, 8; CPURegs:%vreg6,%vreg3
	%vreg5<def> = ADDiu %vreg4, 8; CPURegs:%vreg5,%vreg4
	%vreg9<def> = ADDiu %vreg0, 1; CPURegs:%vreg9,%vreg0
	%vreg23<def> = NEQI %vreg9, 16; CPURegs:%vreg23,%vreg9
	JC %vreg23<kill>, <BB#1>; CPURegs:%vreg23
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	RetLR

# End machine code for function pin_down.

# Machine code for function main: SSA

BB#0: derived from LLVM BB %entry
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = MovIGH %ZERO, <ga:@main.D>[TF=3]; CPURegs:%vreg15
	%vreg11<def,tied1> = MovIGL %vreg15<tied0>, <ga:@main.D>[TF=4]; CPURegs:%vreg11,%vreg15
	%vreg16<def> = COPY %SP; CPURegs:%vreg16
	ST %vreg11, %vreg16, 12; mem:ST4[<unknown>] CPURegs:%vreg11,%vreg16
	%vreg17<def> = MovIGH %ZERO, <ga:@main.C>[TF=3]; CPURegs:%vreg17
	%vreg12<def,tied1> = MovIGL %vreg17<tied0>, <ga:@main.C>[TF=4]; CPURegs:%vreg12,%vreg17
	ST %vreg12, %vreg16, 8; mem:ST4[<unknown>] CPURegs:%vreg12,%vreg16
	%vreg18<def> = MovIGH %ZERO, <ga:@main.A>[TF=3]; CPURegs:%vreg18
	%vreg14<def,tied1> = MovIGL %vreg18<tied0>, <ga:@main.A>[TF=4]; CPURegs:%vreg14,%vreg18
	%vreg19<def> = MovIGH %ZERO, <ga:@main.B>[TF=3]; CPURegs:%vreg19
	%vreg13<def,tied1> = MovIGL %vreg19<tied0>, <ga:@main.B>[TF=4]; CPURegs:%vreg13,%vreg19
	%A0<def> = COPY %vreg14; CPURegs:%vreg14
	%A1<def> = COPY %vreg13; CPURegs:%vreg13
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = MovGR %ZERO, 0; CPURegs:%vreg10
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg0<def> = PHI %vreg10, <BB#0>, %vreg8, <BB#1>; CPURegs:%vreg0,%vreg10,%vreg8
	%vreg1<def> = PHI %vreg11, <BB#0>, %vreg7, <BB#1>; CPURegs:%vreg1,%vreg11,%vreg7
	%vreg2<def> = PHI %vreg12, <BB#0>, %vreg5, <BB#1>; CPURegs:%vreg2,%vreg12,%vreg5
	%vreg3<def> = PHI %vreg13, <BB#0>, %vreg6, <BB#1>; CPURegs:%vreg3,%vreg13,%vreg6
	%vreg4<def> = PHI %vreg14, <BB#0>, %vreg9, <BB#1>; CPURegs:%vreg4,%vreg14,%vreg9
	%vreg20<def> = LD %vreg4, 4; mem:LD4[%incdec.ptr1](tbaa=<badref>) CPURegs:%vreg20,%vreg4
	%vreg21<def> = LD %vreg3, 4; mem:LD4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg21,%vreg3
	%vreg22<def> = MUL32 %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = LD %vreg4, 0; mem:LD4[%p_a.029](tbaa=<badref>) CPURegs:%vreg23,%vreg4
	%vreg24<def> = LD %vreg3, 0; mem:LD4[%p_b.030](tbaa=<badref>) CPURegs:%vreg24,%vreg3
	%vreg25<def> = MUL32 %vreg24<kill>, %vreg23<kill>; CPURegs:%vreg25,%vreg24,%vreg23
	%vreg26<def> = LD %vreg2, 0; mem:LD4[%p_c.031](tbaa=<badref>) CPURegs:%vreg26,%vreg2
	%vreg27<def> = ADDu %vreg25<kill>, %vreg26<kill>; CPURegs:%vreg27,%vreg25,%vreg26
	%vreg28<def> = SUBu %vreg27<kill>, %vreg22<kill>; CPURegs:%vreg28,%vreg27,%vreg22
	ST %vreg28<kill>, %vreg1, 0; mem:ST4[%p_d.032](tbaa=<badref>) CPURegs:%vreg28,%vreg1
	%vreg29<def> = LD %vreg4, 0; mem:LD4[%p_a.029](tbaa=<badref>) CPURegs:%vreg29,%vreg4
	%vreg30<def> = LD %vreg3, 4; mem:LD4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg30,%vreg3
	%vreg31<def> = MUL32 %vreg30<kill>, %vreg29<kill>; CPURegs:%vreg31,%vreg30,%vreg29
	%vreg32<def> = LD %vreg4, 4; mem:LD4[%incdec.ptr1](tbaa=<badref>) CPURegs:%vreg32,%vreg4
	%vreg33<def> = LD %vreg3, 0; mem:LD4[%p_b.030](tbaa=<badref>) CPURegs:%vreg33,%vreg3
	%vreg34<def> = MUL32 %vreg33<kill>, %vreg32<kill>; CPURegs:%vreg34,%vreg33,%vreg32
	%vreg35<def> = LD %vreg2, 4; mem:LD4[%incdec.ptr](tbaa=<badref>) CPURegs:%vreg35,%vreg2
	%vreg36<def> = ADDu %vreg34<kill>, %vreg35<kill>; CPURegs:%vreg36,%vreg34,%vreg35
	%vreg37<def> = ADDu %vreg31<kill>, %vreg36<kill>; CPURegs:%vreg37,%vreg31,%vreg36
	ST %vreg37<kill>, %vreg1, 4; mem:ST4[%incdec.ptr5](tbaa=<badref>) CPURegs:%vreg37,%vreg1
	%vreg9<def> = ADDiu %vreg4, 8; CPURegs:%vreg9,%vreg4
	%vreg7<def> = ADDiu %vreg1, 8; CPURegs:%vreg7,%vreg1
	%vreg6<def> = ADDiu %vreg3, 8; CPURegs:%vreg6,%vreg3
	%vreg5<def> = ADDiu %vreg2, 8; CPURegs:%vreg5,%vreg2
	%vreg8<def> = ADDiu %vreg0, 1; CPURegs:%vreg8,%vreg0
	%vreg38<def> = NEQI %vreg8, 16; CPURegs:%vreg38,%vreg8
	JC %vreg38<kill>, <BB#1>; CPURegs:%vreg38
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg39<def> = MovIGH %ZERO, <ga:@main.D>[TF=3]; CPURegs:%vreg39
	%vreg40<def,tied1> = MovIGL %vreg39<tied0>, <ga:@main.D>[TF=4]; CPURegs:%vreg40,%vreg39
	%vreg41<def> = COPY %SP; CPURegs:%vreg41
	ST %vreg40<kill>, %vreg41, 12; mem:ST4[<unknown>] CPURegs:%vreg40,%vreg41
	%vreg42<def> = MovIGH %ZERO, <ga:@main.C>[TF=3]; CPURegs:%vreg42
	%vreg43<def,tied1> = MovIGL %vreg42<tied0>, <ga:@main.C>[TF=4]; CPURegs:%vreg43,%vreg42
	ST %vreg43<kill>, %vreg41, 8; mem:ST4[<unknown>] CPURegs:%vreg43,%vreg41
	%vreg44<def> = MovIGH %ZERO, <ga:@main.A>[TF=3]; CPURegs:%vreg44
	%vreg45<def,tied1> = MovIGL %vreg44<tied0>, <ga:@main.A>[TF=4]; CPURegs:%vreg45,%vreg44
	%vreg46<def> = MovIGH %ZERO, <ga:@main.B>[TF=3]; CPURegs:%vreg46
	%vreg47<def,tied1> = MovIGL %vreg46<tied0>, <ga:@main.B>[TF=4]; CPURegs:%vreg47,%vreg46
	%A0<def> = COPY %vreg45; CPURegs:%vreg45
	%A1<def> = COPY %vreg47; CPURegs:%vreg47
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg48<def> = MovGR %ZERO, 0; CPURegs:%vreg48
	%V0<def> = COPY %vreg48; CPURegs:%vreg48
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-2: size=4, align=4, fixed, at location [SP+12]
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg10, %A1 in %vreg11

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg11<def> = COPY %A1; CPURegs:%vreg11
	%vreg10<def> = COPY %A0; CPURegs:%vreg10
	%vreg13<def> = COPY %vreg11; CPURegs:%vreg13,%vreg11
	%vreg12<def> = COPY %vreg10; CPURegs:%vreg12,%vreg10
	%vreg16<def> = MovGR %ZERO, 0; CPURegs:%vreg16
	%vreg15<def> = LD <fi#-2>, 0; mem:LD4[FixedStack-2] CPURegs:%vreg15
	%vreg14<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg14
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg0<def> = PHI %vreg16, <BB#0>, %vreg9, <BB#1>; CPURegs:%vreg0,%vreg16,%vreg9
	%vreg1<def> = PHI %vreg15, <BB#0>, %vreg8, <BB#1>; CPURegs:%vreg1,%vreg15,%vreg8
	%vreg2<def> = PHI %vreg14, <BB#0>, %vreg7, <BB#1>; CPURegs:%vreg2,%vreg14,%vreg7
	%vreg3<def> = PHI %vreg13, <BB#0>, %vreg6, <BB#1>; CPURegs:%vreg3,%vreg13,%vreg6
	%vreg4<def> = PHI %vreg12, <BB#0>, %vreg5, <BB#1>; CPURegs:%vreg4,%vreg12,%vreg5
	%vreg17<def> = MovGR %ZERO, 2; CPURegs:%vreg17
	ST %vreg17, %vreg4, 0; mem:ST4[%pa.addr.013](tbaa=<badref>) CPURegs:%vreg17,%vreg4
	%vreg18<def> = MovGR %ZERO, 1; CPURegs:%vreg18
	ST %vreg18<kill>, %vreg4, 4; mem:ST4[%incdec.ptr](tbaa=<badref>) CPURegs:%vreg18,%vreg4
	ST %vreg17, %vreg3, 0; mem:ST4[%pb.addr.014](tbaa=<badref>) CPURegs:%vreg17,%vreg3
	%vreg19<def> = MovGR %ZERO, 5; CPURegs:%vreg19
	ST %vreg19<kill>, %vreg3, 4; mem:ST4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg19,%vreg3
	%vreg20<def> = MovGR %ZERO, 3; CPURegs:%vreg20
	ST %vreg20<kill>, %vreg2, 0; mem:ST4[%pc.addr.015](tbaa=<badref>) CPURegs:%vreg20,%vreg2
	%vreg21<def> = MovGR %ZERO, 4; CPURegs:%vreg21
	ST %vreg21<kill>, %vreg2, 4; mem:ST4[%incdec.ptr4](tbaa=<badref>) CPURegs:%vreg21,%vreg2
	%vreg22<def> = MovGR %ZERO, 0; CPURegs:%vreg22
	ST %vreg22, %vreg1, 0; mem:ST4[%pd.addr.016](tbaa=<badref>) CPURegs:%vreg22,%vreg1
	ST %vreg22, %vreg1, 4; mem:ST4[%incdec.ptr6](tbaa=<badref>) CPURegs:%vreg22,%vreg1
	%vreg8<def> = ADDiu %vreg1, 8; CPURegs:%vreg8,%vreg1
	%vreg7<def> = ADDiu %vreg2, 8; CPURegs:%vreg7,%vreg2
	%vreg6<def> = ADDiu %vreg3, 8; CPURegs:%vreg6,%vreg3
	%vreg5<def> = ADDiu %vreg4, 8; CPURegs:%vreg5,%vreg4
	%vreg9<def> = ADDiu %vreg0, 1; CPURegs:%vreg9,%vreg0
	%vreg23<def> = NEQI %vreg9, 16; CPURegs:%vreg23,%vreg9
	JC %vreg23<kill>, <BB#1>; CPURegs:%vreg23
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	RetLR

# End machine code for function pin_down.

# Machine code for function main: SSA

BB#0: derived from LLVM BB %entry
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = MovIGH %ZERO, <ga:@main.D>[TF=3]; CPURegs:%vreg15
	%vreg11<def,tied1> = MovIGL %vreg15<tied0>, <ga:@main.D>[TF=4]; CPURegs:%vreg11,%vreg15
	%vreg16<def> = COPY %SP; CPURegs:%vreg16
	ST %vreg11, %vreg16, 12; mem:ST4[<unknown>] CPURegs:%vreg11,%vreg16
	%vreg17<def> = MovIGH %ZERO, <ga:@main.C>[TF=3]; CPURegs:%vreg17
	%vreg12<def,tied1> = MovIGL %vreg17<tied0>, <ga:@main.C>[TF=4]; CPURegs:%vreg12,%vreg17
	ST %vreg12, %vreg16, 8; mem:ST4[<unknown>] CPURegs:%vreg12,%vreg16
	%vreg18<def> = MovIGH %ZERO, <ga:@main.A>[TF=3]; CPURegs:%vreg18
	%vreg14<def,tied1> = MovIGL %vreg18<tied0>, <ga:@main.A>[TF=4]; CPURegs:%vreg14,%vreg18
	%vreg19<def> = MovIGH %ZERO, <ga:@main.B>[TF=3]; CPURegs:%vreg19
	%vreg13<def,tied1> = MovIGL %vreg19<tied0>, <ga:@main.B>[TF=4]; CPURegs:%vreg13,%vreg19
	%A0<def> = COPY %vreg14; CPURegs:%vreg14
	%A1<def> = COPY %vreg13; CPURegs:%vreg13
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = MovGR %ZERO, 0; CPURegs:%vreg10
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg0<def> = PHI %vreg10, <BB#0>, %vreg8, <BB#1>; CPURegs:%vreg0,%vreg10,%vreg8
	%vreg1<def> = PHI %vreg11, <BB#0>, %vreg7, <BB#1>; CPURegs:%vreg1,%vreg11,%vreg7
	%vreg2<def> = PHI %vreg12, <BB#0>, %vreg5, <BB#1>; CPURegs:%vreg2,%vreg12,%vreg5
	%vreg3<def> = PHI %vreg13, <BB#0>, %vreg6, <BB#1>; CPURegs:%vreg3,%vreg13,%vreg6
	%vreg4<def> = PHI %vreg14, <BB#0>, %vreg9, <BB#1>; CPURegs:%vreg4,%vreg14,%vreg9
	%vreg20<def> = LD %vreg4, 4; mem:LD4[%incdec.ptr1](tbaa=<badref>) CPURegs:%vreg20,%vreg4
	%vreg21<def> = LD %vreg3, 4; mem:LD4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg21,%vreg3
	%vreg22<def> = MUL32 %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = LD %vreg4, 0; mem:LD4[%p_a.029](tbaa=<badref>) CPURegs:%vreg23,%vreg4
	%vreg24<def> = LD %vreg3, 0; mem:LD4[%p_b.030](tbaa=<badref>) CPURegs:%vreg24,%vreg3
	%vreg25<def> = MUL32 %vreg24<kill>, %vreg23<kill>; CPURegs:%vreg25,%vreg24,%vreg23
	%vreg26<def> = LD %vreg2, 0; mem:LD4[%p_c.031](tbaa=<badref>) CPURegs:%vreg26,%vreg2
	%vreg27<def> = ADDu %vreg25<kill>, %vreg26<kill>; CPURegs:%vreg27,%vreg25,%vreg26
	%vreg28<def> = SUBu %vreg27<kill>, %vreg22<kill>; CPURegs:%vreg28,%vreg27,%vreg22
	ST %vreg28<kill>, %vreg1, 0; mem:ST4[%p_d.032](tbaa=<badref>) CPURegs:%vreg28,%vreg1
	%vreg29<def> = LD %vreg4, 0; mem:LD4[%p_a.029](tbaa=<badref>) CPURegs:%vreg29,%vreg4
	%vreg30<def> = LD %vreg3, 4; mem:LD4[%incdec.ptr2](tbaa=<badref>) CPURegs:%vreg30,%vreg3
	%vreg31<def> = MUL32 %vreg30<kill>, %vreg29<kill>; CPURegs:%vreg31,%vreg30,%vreg29
	%vreg32<def> = LD %vreg4, 4; mem:LD4[%incdec.ptr1](tbaa=<badref>) CPURegs:%vreg32,%vreg4
	%vreg33<def> = LD %vreg3, 0; mem:LD4[%p_b.030](tbaa=<badref>) CPURegs:%vreg33,%vreg3
	%vreg34<def> = MUL32 %vreg33<kill>, %vreg32<kill>; CPURegs:%vreg34,%vreg33,%vreg32
	%vreg35<def> = LD %vreg2, 4; mem:LD4[%incdec.ptr](tbaa=<badref>) CPURegs:%vreg35,%vreg2
	%vreg36<def> = ADDu %vreg34<kill>, %vreg35<kill>; CPURegs:%vreg36,%vreg34,%vreg35
	%vreg37<def> = ADDu %vreg31<kill>, %vreg36<kill>; CPURegs:%vreg37,%vreg31,%vreg36
	ST %vreg37<kill>, %vreg1, 4; mem:ST4[%incdec.ptr5](tbaa=<badref>) CPURegs:%vreg37,%vreg1
	%vreg9<def> = ADDiu %vreg4, 8; CPURegs:%vreg9,%vreg4
	%vreg7<def> = ADDiu %vreg1, 8; CPURegs:%vreg7,%vreg1
	%vreg6<def> = ADDiu %vreg3, 8; CPURegs:%vreg6,%vreg3
	%vreg5<def> = ADDiu %vreg2, 8; CPURegs:%vreg5,%vreg2
	%vreg8<def> = ADDiu %vreg0, 1; CPURegs:%vreg8,%vreg0
	%vreg38<def> = NEQI %vreg8, 16; CPURegs:%vreg38,%vreg8
	JC %vreg38<kill>, <BB#1>; CPURegs:%vreg38
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg39<def> = MovIGH %ZERO, <ga:@main.D>[TF=3]; CPURegs:%vreg39
	%vreg40<def,tied1> = MovIGL %vreg39<tied0>, <ga:@main.D>[TF=4]; CPURegs:%vreg40,%vreg39
	%vreg41<def> = COPY %SP; CPURegs:%vreg41
	ST %vreg40<kill>, %vreg41, 12; mem:ST4[<unknown>] CPURegs:%vreg40,%vreg41
	%vreg42<def> = MovIGH %ZERO, <ga:@main.C>[TF=3]; CPURegs:%vreg42
	%vreg43<def,tied1> = MovIGL %vreg42<tied0>, <ga:@main.C>[TF=4]; CPURegs:%vreg43,%vreg42
	ST %vreg43<kill>, %vreg41, 8; mem:ST4[<unknown>] CPURegs:%vreg43,%vreg41
	%vreg44<def> = MovIGH %ZERO, <ga:@main.A>[TF=3]; CPURegs:%vreg44
	%vreg45<def,tied1> = MovIGL %vreg44<tied0>, <ga:@main.A>[TF=4]; CPURegs:%vreg45,%vreg44
	%vreg46<def> = MovIGH %ZERO, <ga:@main.B>[TF=3]; CPURegs:%vreg46
	%vreg47<def,tied1> = MovIGL %vreg46<tied0>, <ga:@main.B>[TF=4]; CPURegs:%vreg47,%vreg46
	%A0<def> = COPY %vreg45; CPURegs:%vreg45
	%A1<def> = COPY %vreg47; CPURegs:%vreg47
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg48<def> = MovGR %ZERO, 0; CPURegs:%vreg48
	%V0<def> = COPY %vreg48; CPURegs:%vreg48
	RetLR %V0<imp-use>

# End machine code for function main.

