Simulator report for DEMBIT1
Tue Dec 03 02:25:58 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 124 nodes    ;
; Simulation Coverage         ;      49.19 % ;
; Total Number of Transitions ; 351          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                           ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                         ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                      ; Timing        ;
; Start time                                                                                 ; 0 ns                                            ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                             ;               ;
; Vector input source                                                                        ; E:/thietkeluanliso/NEW/DEMBIT1V3/Waveform12.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                              ; On            ;
; Check outputs                                                                              ; Off                                             ; Off           ;
; Report simulation coverage                                                                 ; On                                              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                              ; On            ;
; Display missing 1-value coverage report                                                    ; On                                              ; On            ;
; Display missing 0-value coverage report                                                    ; On                                              ; On            ;
; Detect setup and hold time violations                                                      ; Off                                             ; Off           ;
; Detect glitches                                                                            ; Off                                             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                             ; Off           ;
; Generate Signal Activity File                                                              ; Off                                             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                             ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                            ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.19 % ;
; Total nodes checked                                 ; 124          ;
; Total output ports checked                          ; 124          ;
; Total output ports with complete 1/0-value coverage ; 61           ;
; Total output ports with no 1/0-value coverage       ; 54           ;
; Total output ports with no 1-value coverage         ; 58           ;
; Total output ports with no 0-value coverage         ; 59           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |DEMBIT1|DONE                                                                     ; |DEMBIT1|DONE                                                                     ; pin_out          ;
; |DEMBIT1|START                                                                    ; |DEMBIT1|START                                                                    ; out              ;
; |DEMBIT1|CLK                                                                      ; |DEMBIT1|CLK                                                                      ; out              ;
; |DEMBIT1|IN[3]                                                                    ; |DEMBIT1|IN[3]                                                                    ; out              ;
; |DEMBIT1|IN[2]                                                                    ; |DEMBIT1|IN[2]                                                                    ; out              ;
; |DEMBIT1|IN[1]                                                                    ; |DEMBIT1|IN[1]                                                                    ; out              ;
; |DEMBIT1|IN[0]                                                                    ; |DEMBIT1|IN[0]                                                                    ; out              ;
; |DEMBIT1|OUTPORT[2]                                                               ; |DEMBIT1|OUTPORT[2]                                                               ; pin_out          ;
; |DEMBIT1|DATAPATH:inst|inst4                                                      ; |DEMBIT1|DATAPATH:inst|inst4                                                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|inst1[2]                                                   ; |DEMBIT1|DATAPATH:inst|inst1[2]                                                   ; out              ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst5                               ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst5                               ; regout           ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst7                               ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst7                               ; regout           ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst                      ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst7                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst7                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|6                         ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|6                         ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst                      ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst5                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst6|inst5                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst7                      ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst7                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|6                          ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|6                          ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst                       ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst                       ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst9|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst                       ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst                       ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst5                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst5                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst6                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst6                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst7                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst7                      ; regout           ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst4                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst4                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst2                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst2                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst3                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst3                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst7                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst7                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst5                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst5                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst6                                    ; |DEMBIT1|CONTROLER:in1st|NEXT_STAGE:inst|inst6                                    ; out0             ;
; |DEMBIT1|CONTROLER:in1st|CURRENT_STAGE:inst1|inst                                 ; |DEMBIT1|CONTROLER:in1st|CURRENT_STAGE:inst1|inst                                 ; regout           ;
; |DEMBIT1|CONTROLER:in1st|CURRENT_STAGE:inst1|inst1                                ; |DEMBIT1|CONTROLER:in1st|CURRENT_STAGE:inst1|inst1                                ; regout           ;
; |DEMBIT1|CONTROLER:in1st|OUTPUT_ENCODER:inst5|in1st                               ; |DEMBIT1|CONTROLER:in1st|OUTPUT_ENCODER:inst5|in1st                               ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |DEMBIT1|IN[7]                                                                    ; |DEMBIT1|IN[7]                                                                    ; out              ;
; |DEMBIT1|IN[6]                                                                    ; |DEMBIT1|IN[6]                                                                    ; out              ;
; |DEMBIT1|IN[5]                                                                    ; |DEMBIT1|IN[5]                                                                    ; out              ;
; |DEMBIT1|IN[4]                                                                    ; |DEMBIT1|IN[4]                                                                    ; out              ;
; |DEMBIT1|OUTPORT[3]                                                               ; |DEMBIT1|OUTPORT[3]                                                               ; pin_out          ;
; |DEMBIT1|OUTPORT[0]                                                               ; |DEMBIT1|OUTPORT[0]                                                               ; pin_out          ;
; |DEMBIT1|DATAPATH:inst|inst1[3]                                                   ; |DEMBIT1|DATAPATH:inst|inst1[3]                                                   ; out              ;
; |DEMBIT1|DATAPATH:inst|inst1[0]                                                   ; |DEMBIT1|DATAPATH:inst|inst1[0]                                                   ; out              ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|1                                   ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|1                                   ; regout           ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst7                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst7                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst5                      ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst5                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|6                        ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|6                        ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst5                    ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst5                    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst14|inst3  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst14|inst3  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst1    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst1    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst3    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst3    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst     ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst1  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst1  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst3  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst3  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst8                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst8                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst9                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst9                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst10                     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst10                     ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst11                     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst11                     ; regout           ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |DEMBIT1|IN[7]                                                                    ; |DEMBIT1|IN[7]                                                                    ; out              ;
; |DEMBIT1|IN[6]                                                                    ; |DEMBIT1|IN[6]                                                                    ; out              ;
; |DEMBIT1|IN[5]                                                                    ; |DEMBIT1|IN[5]                                                                    ; out              ;
; |DEMBIT1|IN[4]                                                                    ; |DEMBIT1|IN[4]                                                                    ; out              ;
; |DEMBIT1|OUTPORT[1]                                                               ; |DEMBIT1|OUTPORT[1]                                                               ; pin_out          ;
; |DEMBIT1|DATAPATH:inst|inst1[1]                                                   ; |DEMBIT1|DATAPATH:inst|inst1[1]                                                   ; out              ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst9                               ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|inst9                               ; regout           ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|1                                   ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|1                                   ; regout           ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst7                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst7                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|6                         ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|6                         ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst5                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst8|inst5                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst5                      ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst|inst5                      ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|6                        ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|6                        ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst                     ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst                     ; out0             ;
; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst5                    ; |DEMBIT1|DATAPATH:inst|UPDOWNCOUNTER3BIT:inst|HAS:inst10|inst5                    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst8|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst7|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst6|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst5|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst4|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst14|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst1   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst1   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst3   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst3   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst|inst    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst1 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst1 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst3 ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst3 ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst3|MUX2TO1:inst15|inst  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst14|inst3  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst14|inst3  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst1    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst1    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst3    ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst3    ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst|inst     ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst1  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst1  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst3  ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst3  ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst   ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|SRwPL:inst|MUX4TO1:inst|MUX2TO1:inst15|inst   ; out0             ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst8                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst8                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst9                      ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst9                      ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst10                     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst10                     ; regout           ;
; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst11                     ; |DEMBIT1|DATAPATH:inst|SRwPL1:inst2|REGISTER8BIT:inst1|inst11                     ; regout           ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 02:25:58 2024
Info: Command: quartus_sim --simulation_results_format=VWF DEMBIT1 -c DEMBIT1
Info (324025): Using vector source file "E:/thietkeluanliso/NEW/DEMBIT1V3/Waveform12.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      49.19 %
Info (328052): Number of transitions in simulation is 351
Info (324045): Vector file DEMBIT1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Tue Dec 03 02:25:59 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


