test.cpp:40:5: warning: delete called on 'CWE843_base' that is abstract but has non-virtual destructor [-Wdelete-non-virtual-dtor]
    delete baseObject;
    ^
*** IR Dump After Add DWARF path discriminators ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !50, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !51, !effectiveSan !7
  ret void, !dbg !52
}
*** IR Dump After Add DWARF path discriminators ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !53 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6
  %2 = alloca i8*, align 8, !effectiveSan !8
  %3 = alloca i16, align 2, !effectiveSan !9
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !54
  store i16 8, i16* %3, align 2, !dbg !55
  %5 = bitcast i16* %3 to i8*, !dbg !56, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !57
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !58, !effectiveSan !26
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !58, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !59
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !58, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !61
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !62, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !63, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !63, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !63
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !63, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !64, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !63
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !65, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !66
  br i1 %16, label %19, label %17, !dbg !66

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !67, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !67
  br label %19, !dbg !67

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !68
}
*** IR Dump After Add DWARF path discriminators ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !69 !effectiveSanArgs !70 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !71, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !71
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !71, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !71
  ret void, !dbg !71
}
*** IR Dump After Add DWARF path discriminators ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !72 !effectiveSanArgs !73 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !74, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !74
  ret void, !dbg !74
}
*** IR Dump After Add DWARF path discriminators ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !75 !effectiveSanArgs !76 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  %4 = alloca i8*, align 8, !effectiveSan !8
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !77, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !78, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !79, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !80
  ret void, !dbg !81
}
*** IR Dump After Force set function attributes ***; ModuleID = 'test.cpp'
source_filename = "test.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%class.CWE843_base = type { i32 (...)** }
%class.CWE843_bad = type { %class.CWE843_base }

$_ZN10CWE843_badC2Ev = comdat any

$_ZN11CWE843_baseC2Ev = comdat any

$_ZN10CWE843_bad6actionEPv = comdat any

$_ZTV10CWE843_bad = comdat any

$_ZTS10CWE843_bad = comdat any

$_ZTS11CWE843_base = comdat any

$_ZTI11CWE843_base = comdat any

$_ZTI10CWE843_bad = comdat any

$_ZTV11CWE843_base = comdat any

@.str = private unnamed_addr constant [4 x i8] c"%d\0A\00", align 1, !effectiveSan !0
@_ZTV10CWE843_bad = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8*, i8* }* @_ZTI10CWE843_bad to i8*), i8* bitcast (void (%class.CWE843_bad*, i8*)* @_ZN10CWE843_bad6actionEPv to i8*)] }, comdat, align 8, !effectiveSan !0
@_ZTVN10__cxxabiv120__si_class_type_infoE = external global i8*
@_ZTS10CWE843_bad = linkonce_odr constant [13 x i8] c"10CWE843_bad\00", comdat, !effectiveSan !1
@_ZTVN10__cxxabiv117__class_type_infoE = external global i8*
@_ZTS11CWE843_base = linkonce_odr constant [14 x i8] c"11CWE843_base\00", comdat, !effectiveSan !1
@_ZTI11CWE843_base = linkonce_odr constant { i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv117__class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @_ZTS11CWE843_base, i32 0, i32 0) }, comdat, !effectiveSan !1
@_ZTI10CWE843_bad = linkonce_odr constant { i8*, i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv120__si_class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([13 x i8], [13 x i8]* @_ZTS10CWE843_bad, i32 0, i32 0), i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*) }, comdat, !effectiveSan !1
@_ZTV11CWE843_base = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*)] }, comdat, align 8, !effectiveSan !0

; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !50, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !51, !effectiveSan !7
  ret void, !dbg !52
}

declare i32 @printf(i8*, ...) #1

; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !53 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6
  %2 = alloca i8*, align 8, !effectiveSan !8
  %3 = alloca i16, align 2, !effectiveSan !9
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !54
  store i16 8, i16* %3, align 2, !dbg !55
  %5 = bitcast i16* %3 to i8*, !dbg !56, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !57
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !58, !effectiveSan !26
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !58, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !59
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !58, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !61
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !62, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !63, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !63, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !63
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !63, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !64, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !63
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !65, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !66
  br i1 %16, label %19, label %17, !dbg !66

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !67, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !67
  br label %19, !dbg !67

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !68
}

; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) #3

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !69 !effectiveSanArgs !70 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !71, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #7, !dbg !71
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !71, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !71
  ret void, !dbg !71
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) #5

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !72 !effectiveSanArgs !73 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !74, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !74
  ret void, !dbg !74
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !75 !effectiveSanArgs !76 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  %4 = alloca i8*, align 8, !effectiveSan !8
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !77, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !78, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !79, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !80
  ret void, !dbg !81
}

declare void @__cxa_pure_virtual() unnamed_addr

attributes #0 = { noinline uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noinline norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nobuiltin "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { builtin }
attributes #7 = { nounwind }
attributes #8 = { builtin nounwind }

!llvm.dbg.cu = !{!2}
!llvm.module.flags = !{!45}
!llvm.ident = !{!46}

!0 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: null, size: 64)
!1 = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: "clang version 4.0.1 (tags/RELEASE_401/final)", isOptimized: false, runtimeVersion: 0, emissionKind: NoDebug, enums: !4, retainedTypes: !5)
!3 = !DIFile(filename: "test.cpp", directory: "/home/dante/Microbenchmarks/test")
!4 = !{}
!5 = !{!6, !0, !7, !8, !9, !11, !13, !26, !14, !34, !35, !36, !39, !40, !1}
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !7, size: 64)
!7 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!8 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !0, size: 64)
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !10, size: 64)
!10 = !DIBasicType(name: "short", size: 16, encoding: DW_ATE_signed)
!11 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12, size: 64)
!12 = !DIDerivedType(tag: DW_TAG_const_type, baseType: !1)
!13 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !14, size: 64)
!14 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64)
!15 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: !3, line: 11, size: 64, elements: !16, vtableHolder: !15, identifier: "_ZTS11CWE843_base")
!16 = !{!17, !22}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "_vptr$CWE843_base", scope: !3, file: !3, baseType: !18, size: 64, flags: DIFlagArtificial)
!18 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !19, size: 64)
!19 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "__vtbl_ptr_type", baseType: !20, size: 64)
!20 = !DISubroutineType(types: !21)
!21 = !{!7}
!22 = !DISubprogram(name: "action", linkageName: "_ZN11CWE843_base6actionEPv", scope: !15, file: !3, line: 14, type: !23, isLocal: false, isDefinition: false, scopeLine: 14, containingType: !15, virtuality: DW_VIRTUALITY_pure_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!23 = !DISubroutineType(types: !24)
!24 = !{null, !25, !0}
!25 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!26 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64)
!27 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: !3, line: 23, size: 64, elements: !28, vtableHolder: !15, identifier: "_ZTS10CWE843_bad")
!28 = !{!29, !30}
!29 = !DIDerivedType(tag: DW_TAG_inheritance, scope: !27, baseType: !15, flags: DIFlagPublic)
!30 = !DISubprogram(name: "action", linkageName: "_ZN10CWE843_bad6actionEPv", scope: !27, file: !3, line: 25, type: !31, isLocal: false, isDefinition: false, scopeLine: 25, containingType: !27, virtuality: DW_VIRTUALITY_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!31 = !DISubroutineType(types: !32)
!32 = !{null, !33, !0}
!33 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!34 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !35, size: 64)
!35 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !36, size: 64)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !37, size: 64)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !14, !11}
!39 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !26, size: 64)
!40 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !41, size: 64)
!41 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !42, size: 64)
!42 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !43, size: 64)
!43 = !DISubroutineType(types: !44)
!44 = !{!7, null}
!45 = !{i32 2, !"Debug Info Version", i32 3}
!46 = !{!"clang version 4.0.1 (tags/RELEASE_401/final)"}
!47 = distinct !DISubprogram(name: "printIntLine", scope: !3, file: !3, line: 2, type: !48, isLocal: false, isDefinition: true, scopeLine: 2, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!48 = !DISubroutineType(types: !4)
!49 = !{null}
!50 = !DILocation(line: 3, column: 21, scope: !47)
!51 = !DILocation(line: 3, column: 5, scope: !47)
!52 = !DILocation(line: 4, column: 1, scope: !47)
!53 = distinct !DISubprogram(name: "main", scope: !3, file: !3, line: 30, type: !48, isLocal: false, isDefinition: true, scopeLine: 30, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!54 = !DILocation(line: 32, column: 10, scope: !53)
!55 = !DILocation(line: 35, column: 15, scope: !53)
!56 = !DILocation(line: 36, column: 16, scope: !53)
!57 = !DILocation(line: 36, column: 14, scope: !53)
!58 = !DILocation(line: 38, column: 31, scope: !53)
!59 = !DILocation(line: 38, column: 35, scope: !60)
!60 = !DILexicalBlockFile(scope: !53, file: !3, discriminator: 1)
!61 = !DILocation(line: 38, column: 18, scope: !53)
!62 = !DILocation(line: 39, column: 5, scope: !53)
!63 = !DILocation(line: 39, column: 17, scope: !53)
!64 = !DILocation(line: 39, column: 24, scope: !53)
!65 = !DILocation(line: 40, column: 12, scope: !53)
!66 = !DILocation(line: 40, column: 5, scope: !53)
!67 = !DILocation(line: 40, column: 5, scope: !60)
!68 = !DILocation(line: 41, column: 5, scope: !53)
!69 = distinct !DISubprogram(name: "CWE843_bad", scope: !3, file: !3, line: 23, type: !48, isLocal: false, isDefinition: true, scopeLine: 23, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!70 = !{!26}
!71 = !DILocation(line: 23, column: 7, scope: !69)
!72 = distinct !DISubprogram(name: "CWE843_base", scope: !3, file: !3, line: 11, type: !48, isLocal: false, isDefinition: true, scopeLine: 11, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!73 = !{!14}
!74 = !DILocation(line: 11, column: 7, scope: !72)
!75 = distinct !DISubprogram(name: "action", scope: !3, file: !3, line: 25, type: !48, isLocal: false, isDefinition: true, scopeLine: 25, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!76 = !{!26, !11}
!77 = !DILocation(line: 27, column: 30, scope: !75)
!78 = !DILocation(line: 27, column: 24, scope: !75)
!79 = !DILocation(line: 27, column: 22, scope: !75)
!80 = !DILocation(line: 27, column: 9, scope: !75)
!81 = !DILocation(line: 28, column: 5, scope: !75)
*** IR Dump After Inliner for always_inline functions ***
Printing <null> Function
*** IR Dump After Inliner for always_inline functions ***
declare i32 @printf(i8*, ...) #1
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !50, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !51, !effectiveSan !7
  ret void, !dbg !52
}
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) #3
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !50, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !50
  ret void, !dbg !50
}
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !50, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !50
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !50, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !50
  ret void, !dbg !50
}
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) #5
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !47 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6
  %2 = alloca i8*, align 8, !effectiveSan !8
  %3 = alloca i16, align 2, !effectiveSan !9
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !49
  store i16 8, i16* %3, align 2, !dbg !50
  %5 = bitcast i16* %3 to i8*, !dbg !51, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !52
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !53, !effectiveSan !26
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !53, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !54
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !53, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !56
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !57, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !58, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !58, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !58
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !58, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !59, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !58
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !60, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !61
  br i1 %16, label %19, label %17, !dbg !61

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !62, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !62
  br label %19, !dbg !62

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !63
}
*** IR Dump After Inliner for always_inline functions ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !47 !effectiveSanArgs !49 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  %4 = alloca i8*, align 8, !effectiveSan !8
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !50, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !51, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !52, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !53
  ret void, !dbg !54
}
*** IR Dump After Inliner for always_inline functions ***
declare void @__cxa_pure_virtual() unnamed_addr
*** IR Dump After Inliner for always_inline functions ***
Printing <null> Function
*** IR Dump After A No-Op Barrier Pass ***; ModuleID = 'test.cpp'
source_filename = "test.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%class.CWE843_base = type { i32 (...)** }
%class.CWE843_bad = type { %class.CWE843_base }

$_ZN10CWE843_badC2Ev = comdat any

$_ZN11CWE843_baseC2Ev = comdat any

$_ZN10CWE843_bad6actionEPv = comdat any

$_ZTV10CWE843_bad = comdat any

$_ZTS10CWE843_bad = comdat any

$_ZTS11CWE843_base = comdat any

$_ZTI11CWE843_base = comdat any

$_ZTI10CWE843_bad = comdat any

$_ZTV11CWE843_base = comdat any

@.str = private unnamed_addr constant [4 x i8] c"%d\0A\00", align 1, !effectiveSan !0
@_ZTV10CWE843_bad = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8*, i8* }* @_ZTI10CWE843_bad to i8*), i8* bitcast (void (%class.CWE843_bad*, i8*)* @_ZN10CWE843_bad6actionEPv to i8*)] }, comdat, align 8, !effectiveSan !0
@_ZTVN10__cxxabiv120__si_class_type_infoE = external global i8*
@_ZTS10CWE843_bad = linkonce_odr constant [13 x i8] c"10CWE843_bad\00", comdat, !effectiveSan !1
@_ZTVN10__cxxabiv117__class_type_infoE = external global i8*
@_ZTS11CWE843_base = linkonce_odr constant [14 x i8] c"11CWE843_base\00", comdat, !effectiveSan !1
@_ZTI11CWE843_base = linkonce_odr constant { i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv117__class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @_ZTS11CWE843_base, i32 0, i32 0) }, comdat, !effectiveSan !1
@_ZTI10CWE843_bad = linkonce_odr constant { i8*, i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv120__si_class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([13 x i8], [13 x i8]* @_ZTS10CWE843_bad, i32 0, i32 0), i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*) }, comdat, !effectiveSan !1
@_ZTV11CWE843_base = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*)] }, comdat, align 8, !effectiveSan !0

; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !50, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !51, !effectiveSan !7
  ret void, !dbg !52
}

declare i32 @printf(i8*, ...) #1

; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !53 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6
  %2 = alloca i8*, align 8, !effectiveSan !8
  %3 = alloca i16, align 2, !effectiveSan !9
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !54
  store i16 8, i16* %3, align 2, !dbg !55
  %5 = bitcast i16* %3 to i8*, !dbg !56, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !57
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !58, !effectiveSan !26
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !58, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !59
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !58, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !61
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !62, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !63, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !63, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !63
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !63, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !64, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !63
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !65, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !66
  br i1 %16, label %19, label %17, !dbg !66

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !67, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !67
  br label %19, !dbg !67

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !68
}

; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) #3

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !69 !effectiveSanArgs !70 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !71, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #7, !dbg !71
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !71, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !71
  ret void, !dbg !71
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) #5

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !72 !effectiveSanArgs !73 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !74, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !74
  ret void, !dbg !74
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !75 !effectiveSanArgs !76 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39
  %4 = alloca i8*, align 8, !effectiveSan !8
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !77, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !78, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !79, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !80
  ret void, !dbg !81
}

declare void @__cxa_pure_virtual() unnamed_addr

attributes #0 = { noinline uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noinline norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nobuiltin "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { builtin }
attributes #7 = { nounwind }
attributes #8 = { builtin nounwind }

!llvm.dbg.cu = !{!2}
!llvm.module.flags = !{!45}
!llvm.ident = !{!46}

!0 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: null, size: 64)
!1 = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: "clang version 4.0.1 (tags/RELEASE_401/final)", isOptimized: false, runtimeVersion: 0, emissionKind: NoDebug, enums: !4, retainedTypes: !5)
!3 = !DIFile(filename: "test.cpp", directory: "/home/dante/Microbenchmarks/test")
!4 = !{}
!5 = !{!6, !0, !7, !8, !9, !11, !13, !26, !14, !34, !35, !36, !39, !40, !1}
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !7, size: 64)
!7 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!8 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !0, size: 64)
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !10, size: 64)
!10 = !DIBasicType(name: "short", size: 16, encoding: DW_ATE_signed)
!11 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12, size: 64)
!12 = !DIDerivedType(tag: DW_TAG_const_type, baseType: !1)
!13 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !14, size: 64)
!14 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64)
!15 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: !3, line: 11, size: 64, elements: !16, vtableHolder: !15, identifier: "_ZTS11CWE843_base")
!16 = !{!17, !22}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "_vptr$CWE843_base", scope: !3, file: !3, baseType: !18, size: 64, flags: DIFlagArtificial)
!18 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !19, size: 64)
!19 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "__vtbl_ptr_type", baseType: !20, size: 64)
!20 = !DISubroutineType(types: !21)
!21 = !{!7}
!22 = !DISubprogram(name: "action", linkageName: "_ZN11CWE843_base6actionEPv", scope: !15, file: !3, line: 14, type: !23, isLocal: false, isDefinition: false, scopeLine: 14, containingType: !15, virtuality: DW_VIRTUALITY_pure_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!23 = !DISubroutineType(types: !24)
!24 = !{null, !25, !0}
!25 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!26 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64)
!27 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: !3, line: 23, size: 64, elements: !28, vtableHolder: !15, identifier: "_ZTS10CWE843_bad")
!28 = !{!29, !30}
!29 = !DIDerivedType(tag: DW_TAG_inheritance, scope: !27, baseType: !15, flags: DIFlagPublic)
!30 = !DISubprogram(name: "action", linkageName: "_ZN10CWE843_bad6actionEPv", scope: !27, file: !3, line: 25, type: !31, isLocal: false, isDefinition: false, scopeLine: 25, containingType: !27, virtuality: DW_VIRTUALITY_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!31 = !DISubroutineType(types: !32)
!32 = !{null, !33, !0}
!33 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!34 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !35, size: 64)
!35 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !36, size: 64)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !37, size: 64)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !14, !11}
!39 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !26, size: 64)
!40 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !41, size: 64)
!41 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !42, size: 64)
!42 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !43, size: 64)
!43 = !DISubroutineType(types: !44)
!44 = !{!7, null}
!45 = !{i32 2, !"Debug Info Version", i32 3}
!46 = !{!"clang version 4.0.1 (tags/RELEASE_401/final)"}
!47 = distinct !DISubprogram(name: "printIntLine", scope: !3, file: !3, line: 2, type: !48, isLocal: false, isDefinition: true, scopeLine: 2, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!48 = !DISubroutineType(types: !4)
!49 = !{null}
!50 = !DILocation(line: 3, column: 21, scope: !47)
!51 = !DILocation(line: 3, column: 5, scope: !47)
!52 = !DILocation(line: 4, column: 1, scope: !47)
!53 = distinct !DISubprogram(name: "main", scope: !3, file: !3, line: 30, type: !48, isLocal: false, isDefinition: true, scopeLine: 30, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!54 = !DILocation(line: 32, column: 10, scope: !53)
!55 = !DILocation(line: 35, column: 15, scope: !53)
!56 = !DILocation(line: 36, column: 16, scope: !53)
!57 = !DILocation(line: 36, column: 14, scope: !53)
!58 = !DILocation(line: 38, column: 31, scope: !53)
!59 = !DILocation(line: 38, column: 35, scope: !60)
!60 = !DILexicalBlockFile(scope: !53, file: !3, discriminator: 1)
!61 = !DILocation(line: 38, column: 18, scope: !53)
!62 = !DILocation(line: 39, column: 5, scope: !53)
!63 = !DILocation(line: 39, column: 17, scope: !53)
!64 = !DILocation(line: 39, column: 24, scope: !53)
!65 = !DILocation(line: 40, column: 12, scope: !53)
!66 = !DILocation(line: 40, column: 5, scope: !53)
!67 = !DILocation(line: 40, column: 5, scope: !60)
!68 = !DILocation(line: 41, column: 5, scope: !53)
!69 = distinct !DISubprogram(name: "CWE843_bad", scope: !3, file: !3, line: 23, type: !48, isLocal: false, isDefinition: true, scopeLine: 23, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!70 = !{!26}
!71 = !DILocation(line: 23, column: 7, scope: !69)
!72 = distinct !DISubprogram(name: "CWE843_base", scope: !3, file: !3, line: 11, type: !48, isLocal: false, isDefinition: true, scopeLine: 11, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!73 = !{!14}
!74 = !DILocation(line: 11, column: 7, scope: !72)
!75 = distinct !DISubprogram(name: "action", scope: !3, file: !3, line: 25, type: !48, isLocal: false, isDefinition: true, scopeLine: 25, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!76 = !{!26, !11}
!77 = !DILocation(line: 27, column: 30, scope: !75)
!78 = !DILocation(line: 27, column: 24, scope: !75)
!79 = !DILocation(line: 27, column: 22, scope: !75)
!80 = !DILocation(line: 27, column: 9, scope: !75)
!81 = !DILocation(line: 28, column: 5, scope: !75)
warning: EffectiveSan assumes -O2 optimization level; got -O0
       __  __           _   _           ____
  ___ / _|/ _| ___  ___| |_(_)_   _____/ ___|  __ _ _ __
 / _ \ |_| |_ / _ \/ __| __| \ \ / / _ \___ \ / _` | '_ \
|  __/  _|  _|  __/ (__| |_| |\ V /  __/___) | (_| | | | |
 \___|_| |_|  \___|\___|\__|_| \_/ \___|____/ \__,_|_| |_|

	int8_t [+0] (-17179869184..17179869184) <703EDF97BC60677D> {8088147823597479805} <0x2292b98> = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
ADD(0x703EDF97BC60677D, 0x703EDF97BC60677D, 0) = 0x00000000B79F915E {3080687966} [-17179869184..17179869184] index=0 name: int8_t
1.000000 0 0 1
	int32_t [+0] (-17179869184..17179869184) <6AF442D6B0174042> {7706858352182509634} <0x2287878> = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
ADD(0x6AF442D6B0174042, 0x6AF442D6B0174042, 0) = 0x000000004EA2FB4D {1319304013} [-17179869184..17179869184] index=1 name: int32_t
1.000000 0 0 1
	class CWE843_bad [+0] (-17179869184..17179869184) <AAEF364D9AFBFA6E> {-6129620860887369106} <0x2293d20> = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: <0x21bc208>, line: 23, size: 64, elements: <0x226e000>, vtableHolder: <0x2293ca0>, identifier: "_ZTS10CWE843_bad")
class CWE843_bad:
	class CWE843_base [+0] (0..8) <8EB9069109519AD8> {-8162485629635945768} <0x2293ca0> = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: <0x21bc208>, line: 11, size: 64, elements: <0x21cf720>, vtableHolder: <0x2293ca0>, identifier: "_ZTS11CWE843_base")
<0x2293d20> = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: <0x21bc208>, line: 23, size: 64, elements: <0x226e000>, vtableHolder: <0x2293ca0>, identifier: "_ZTS10CWE843_bad")
	int8_t * [+0] (0..8) <8D0DECDF6C6A8711> {-8282703695323691247} <0x22c5448> = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: <0x2292b98>, size: 64)
<0x2293ca0> = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: <0x21bc208>, line: 11, size: 64, elements: <0x21cf720>, vtableHolder: <0x2293ca0>, identifier: "_ZTS11CWE843_base")
	+coerced <2317E969C295951D> {2528746356237243677}

ADD(0xAAEF364D9AFBFA6E, 0xAAEF364D9AFBFA6E, 0) = 0x0000000001277F09 {19365641} [-17179869184..17179869184] index=9 name: class CWE843_bad
ADD(0xAAEF364D9AFBFA6E, 0x8EB9069109519AD8, 0) = 0x245630DC50B604EE {2618333956167566574} [0..8] index=14 name: class CWE843_base
ADD(0xAAEF364D9AFBFA6E, 0x8D0DECDF6C6A8711, 0) = 0x27E2DA92EAF128F3 {2874099836757551347} [0..8] index=3 name: int8_t *
ADD(0xAAEF364D9AFBFA6E, 0x2317E969C295951D, 0) = 0x89F8DF24FAC43B30 {-8504802546370200784} [0..8] index=0 name: coerced
1.000000 0 0 4
	int8_t * [+0] (-17179869184..17179869184) <8D0DECDF6C6A8711> {-8282703695323691247} <0x22c5448> = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: <0x2292b98>, size: 64)
	+coerced <2317E969C295951D> {2528746356237243677}
ADD(0x8D0DECDF6C6A8711, 0x8D0DECDF6C6A8711, 0) = 0x000000001C60558C {476075404} [-17179869184..17179869184] index=0 name: int8_t *
ADD(0x8D0DECDF6C6A8711, 0x2317E969C295951D, 0) = 0xAE1A05B60C55464F {-5901398082266511793} [-17179869184..17179869184] index=1 name: coerced
1.000000 0 0 2
	int16_t [+0] (-17179869184..17179869184) <F7932FE3CC9564E2> {-607088869328460574} <0x228bb08> = !DIBasicType(name: "short", size: 16, encoding: DW_ATE_signed)
ADD(0xF7932FE3CC9564E2, 0xF7932FE3CC9564E2, 0) = 0x00000000AE6552C2 {2925875906} [-17179869184..17179869184] index=0 name: int16_t
1.000000 0 0 1
	class CWE843_base * [+0] (-17179869184..17179869184) <F740FDB4CC85ABDA> {-630224994864616486} <0x2294fd8> = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: <0x2293ca0>, size: 64)
	+coerced <2317E969C295951D> {2528746356237243677}
ADD(0xF740FDB4CC85ABDA, 0xF740FDB4CC85ABDA, 0) = 0x0000000079354E5F {2033536607} [-17179869184..17179869184] index=1 name: class CWE843_base *
ADD(0xF740FDB4CC85ABDA, 0x2317E969C295951D, 0) = 0xD45714DDACBA6A84 {-3146022872376776060} [-17179869184..17179869184] index=0 name: coerced
1.000000 0 0 2
	class CWE843_bad * [+0] (-17179869184..17179869184) <7767726CCCDC32D9> {8603971424733639385} <0x2295c08> = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: <0x2293d20>, size: 64)
	+coerced <2317E969C295951D> {2528746356237243677}
ADD(0x7767726CCCDC32D9, 0x7767726CCCDC32D9, 0) = 0x00000000AC54F42C {2891248684} [-17179869184..17179869184] index=0 name: class CWE843_bad *
ADD(0x7767726CCCDC32D9, 0x2317E969C295951D, 0) = 0x54709B05ACE3F387 {6084533545255302023} [-17179869184..17179869184] index=1 name: coerced
1.000000 0 0 2
*** IR Dump After EffectiveSan pass ***; ModuleID = 'test.cpp'
source_filename = "test.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%TYCHE_META_CACHELINE = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE007 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE006 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE005 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE004 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE003 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE002 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE001 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE000 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_2 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [2 x %EFFECTIVE_ENTRY] }
%EFFECTIVE_INFO = type { i8*, i32, i32, i32, %EFFECTIVE_INFO*, [0 x %EFFECTIVE_INFO_ENTRY] }
%EFFECTIVE_INFO_ENTRY = type { %EFFECTIVE_INFO*, i32, i64, i64 }
%EFFECTIVE_ENTRY = type { i8*, i64, i64, i64, <2 x i64> }
%TYCHE_META_CACHELINE107 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE106 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE105 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE104 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE103 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE102 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE101 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE100 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_INFO_1 = type { i8*, i32, i32, i32, %EFFECTIVE_INFO*, [1 x %EFFECTIVE_INFO_ENTRY] }
%TYCHE_META_CACHELINE207 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE206 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE205 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE204 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE203 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE202 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE201 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE200 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_5 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [5 x %EFFECTIVE_ENTRY] }
%TYCHE_META_CACHELINE307 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE306 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE305 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE304 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE303 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE302 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE301 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE300 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_3 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [3 x %EFFECTIVE_ENTRY] }
%TYCHE_META_CACHELINE407 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE406 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE405 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE404 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE403 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE402 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE401 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE400 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE507 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE506 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE505 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE504 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE503 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE502 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE501 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE500 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE607 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE606 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE605 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE604 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE603 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE602 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE601 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE600 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%class.CWE843_base = type { i32 (...)** }
%class.CWE843_bad = type { %class.CWE843_base }

$_ZN10CWE843_badC2Ev = comdat any

$_ZN11CWE843_baseC2Ev = comdat any

$_ZN10CWE843_bad6actionEPv = comdat any

$_ZTV10CWE843_bad = comdat any

$_ZTS10CWE843_bad = comdat any

$_ZTS11CWE843_base = comdat any

$_ZTI11CWE843_base = comdat any

$_ZTI10CWE843_bad = comdat any

$_ZTV11CWE843_base = comdat any

@.str = private unnamed_addr constant [4 x i8] c"%d\0A\00", align 1, !effectiveSan !0
@_ZTV10CWE843_bad = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8*, i8* }* @_ZTI10CWE843_bad to i8*), i8* bitcast (void (%class.CWE843_bad*, i8*)* @_ZN10CWE843_bad6actionEPv to i8*)] }, comdat, align 8, !effectiveSan !0
@_ZTVN10__cxxabiv120__si_class_type_infoE = external global i8*
@_ZTS10CWE843_bad = linkonce_odr constant [13 x i8] c"10CWE843_bad\00", comdat, !effectiveSan !1
@_ZTVN10__cxxabiv117__class_type_infoE = external global i8*
@_ZTS11CWE843_base = linkonce_odr constant [14 x i8] c"11CWE843_base\00", comdat, !effectiveSan !1
@_ZTI11CWE843_base = linkonce_odr constant { i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv117__class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @_ZTS11CWE843_base, i32 0, i32 0) }, comdat, !effectiveSan !1
@_ZTI10CWE843_bad = linkonce_odr constant { i8*, i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv120__si_class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([13 x i8], [13 x i8]* @_ZTS10CWE843_bad, i32 0, i32 0), i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*) }, comdat, !effectiveSan !1
@_ZTV11CWE843_base = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*)] }, comdat, align 8, !effectiveSan !0
@TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp = private unnamed_addr constant [1 x i8] zeroinitializer
@TYCHE_TYPE_ENTRY_int8_t_3080687966_FILE_test.cpp = private unnamed_addr constant [7 x i8] c"int8_t\00"
@TYCHE_META_SECTION_TID_0 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE007* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_0_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE006* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_0_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE005* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_0_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE004* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_0_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE003* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_0_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE002* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_0_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE001* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_0_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE000* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT8 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_0_SEC_0_FILE_test.cpp, i64 8088147823597479805, i64 8088147823597479805, i32 1, i32 1, i32 0, i32 1340864923, i64 -9223372036854775808, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([7 x i8], [7 x i8]* @TYCHE_TYPE_ENTRY_int8_t_3080687966_FILE_test.cpp, i32 0, i32 0), i64 0, i64 3080687966, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@TYCHE_TYPE_ENTRY_int32_t_1319304013_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"int32_t\00"
@TYCHE_META_SECTION_TID_1 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE107* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_1_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE106* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_1_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE105* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_1_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE104* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_1_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE103* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_1_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE102* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_1_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE101* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_1_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE100* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT32 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_1_SEC_0_FILE_test.cpp, i64 7706858352182509634, i64 7706858352182509634, i32 4, i32 4, i32 0, i32 1340864923, i64 2305843009213693952, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_int32_t_1319304013_FILE_test.cpp, i32 0, i32 0), i64 0, i64 1319304013, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING = private unnamed_addr constant [17 x i8] c"class CWE843_bad\00"
@EFFECTIVE_STRING.1 = private unnamed_addr constant [18 x i8] c"class CWE843_base\00"
@EFFECTIVE_STRING.2 = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @EFFECTIVE_STRING.2, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@EFFECTIVE_INFO_2238a2c5e3cb25a1d89a51099106b98e = weak constant %EFFECTIVE_INFO_1 { i8* getelementptr inbounds ([18 x i8], [18 x i8]* @EFFECTIVE_STRING.1, i32 0, i32 0), i32 8, i32 1, i32 0, %EFFECTIVE_INFO* null, [1 x %EFFECTIVE_INFO_ENTRY] [%EFFECTIVE_INFO_ENTRY { %EFFECTIVE_INFO* @EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a, i32 0, i64 0, i64 8 }] }
@EFFECTIVE_INFO_266dd952247b5dbd6efafb9a4d36efaa = weak constant %EFFECTIVE_INFO_1 { i8* getelementptr inbounds ([17 x i8], [17 x i8]* @EFFECTIVE_STRING, i32 0, i32 0), i32 8, i32 1, i32 0, %EFFECTIVE_INFO* null, [1 x %EFFECTIVE_INFO_ENTRY] [%EFFECTIVE_INFO_ENTRY { %EFFECTIVE_INFO* bitcast (%EFFECTIVE_INFO_1* @EFFECTIVE_INFO_2238a2c5e3cb25a1d89a51099106b98e to %EFFECTIVE_INFO*), i32 1, i64 0, i64 8 }] }
@TYCHE_TYPE_ENTRY_coerced_9941941527339350832_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@"TYCHE_TYPE_ENTRY_int8_t *_2874099836757551347_FILE_test.cpp" = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@"TYCHE_TYPE_ENTRY_class CWE843_bad_19365641_FILE_test.cpp" = private unnamed_addr constant [17 x i8] c"class CWE843_bad\00"
@"TYCHE_TYPE_ENTRY_class CWE843_base_2618333956167566574_FILE_test.cpp" = private unnamed_addr constant [18 x i8] c"class CWE843_base\00"
@TYCHE_META_SECTION_TID_2 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE207* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_2_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE206* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_2_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE205* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_2_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE204* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_2_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE203* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_2_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE202* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_2_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE201* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_2_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE200* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_266dd952247b5dbd6efafb9a4d36efaa = weak constant %EFFECTIVE_TYPE_5 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_2_SEC_0_FILE_test.cpp, i64 -6129620860887369106, i64 -6129620860887369106, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 15, %EFFECTIVE_INFO* bitcast (%EFFECTIVE_INFO_1* @EFFECTIVE_INFO_266dd952247b5dbd6efafb9a4d36efaa to %EFFECTIVE_INFO*), i64 8088147823597479805, i32 5, [5 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_9941941527339350832_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -8504802546370200784, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @"TYCHE_TYPE_ENTRY_int8_t *_2874099836757551347_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2874099836757551347, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([17 x i8], [17 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_bad_19365641_FILE_test.cpp", i32 0, i32 0), i64 0, i64 19365641, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([18 x i8], [18 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_base_2618333956167566574_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2618333956167566574, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@"TYCHE_TYPE_ENTRY_int8_t *_476075404_FILE_test.cpp" = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@TYCHE_TYPE_ENTRY_coerced_12545345991443039823_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@TYCHE_META_SECTION_TID_3 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE307* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_3_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE306* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_3_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE305* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_3_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE304* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_3_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE303* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_3_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE302* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_3_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE301* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_3_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE300* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_a481e2de8ae4613074fac0bfec5c40a = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_3_SEC_0_FILE_test.cpp, i64 -8282703695323691247, i64 -8282703695323691247, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a, i64 2528746356237243677, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @"TYCHE_TYPE_ENTRY_int8_t *_476075404_FILE_test.cpp", i32 0, i32 0), i64 0, i64 476075404, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_12545345991443039823_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -5901398082266511793, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@TYCHE_TYPE_ENTRY_int16_t_2925875906_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"int16_t\00"
@TYCHE_META_SECTION_TID_4 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE407* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_4_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE406* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_4_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE405* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_4_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE404* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_4_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE403* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_4_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE402* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_4_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE401* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_4_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE400* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT16 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_4_SEC_0_FILE_test.cpp, i64 -607088869328460574, i64 -607088869328460574, i32 2, i32 2, i32 0, i32 1340864923, i64 4611686018427387904, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_int16_t_2925875906_FILE_test.cpp, i32 0, i32 0), i64 0, i64 2925875906, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING.3 = private unnamed_addr constant [20 x i8] c"class CWE843_base *\00"
@EFFECTIVE_INFO_ed60b739ccacd9a0daab85ccb4fd40f7 = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([20 x i8], [20 x i8]* @EFFECTIVE_STRING.3, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@TYCHE_TYPE_ENTRY_coerced_15300721201332775556_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@"TYCHE_TYPE_ENTRY_class CWE843_base *_2033536607_FILE_test.cpp" = private unnamed_addr constant [20 x i8] c"class CWE843_base *\00"
@TYCHE_META_SECTION_TID_5 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE507* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_5_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE506* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_5_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE505* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_5_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE504* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_5_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE503* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_5_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE502* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_5_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE501* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_5_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE500* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_ed60b739ccacd9a0daab85ccb4fd40f7 = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_5_SEC_0_FILE_test.cpp, i64 -630224994864616486, i64 -630224994864616486, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_ed60b739ccacd9a0daab85ccb4fd40f7, i64 -8282703695323691247, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_15300721201332775556_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -3146022872376776060, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([20 x i8], [20 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_base *_2033536607_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2033536607, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING.4 = private unnamed_addr constant [19 x i8] c"class CWE843_bad *\00"
@EFFECTIVE_INFO_e59ec6a4a4e43e7dd932dccc6c726777 = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([19 x i8], [19 x i8]* @EFFECTIVE_STRING.4, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@"TYCHE_TYPE_ENTRY_class CWE843_bad *_2891248684_FILE_test.cpp" = private unnamed_addr constant [19 x i8] c"class CWE843_bad *\00"
@TYCHE_TYPE_ENTRY_coerced_6084533545255302023_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@TYCHE_META_SECTION_TID_6 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE607* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_6_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE606* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_6_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE605* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_6_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE604* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_6_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE603* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_6_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE602* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_6_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE601* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_6_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE600* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_e59ec6a4a4e43e7dd932dccc6c726777 = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_6_SEC_0_FILE_test.cpp, i64 8603971424733639385, i64 8603971424733639385, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_e59ec6a4a4e43e7dd932dccc6c726777, i64 -8282703695323691247, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([19 x i8], [19 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_bad *_2891248684_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2891248684, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_6084533545255302023_FILE_test.cpp, i32 0, i32 0), i64 0, i64 6084533545255302023, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }

; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}

declare i32 @printf(i8*, ...) #1

; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}

; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) #3

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #7, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) #5

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}

declare void @__cxa_pure_virtual() unnamed_addr

attributes #0 = { noinline uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noinline norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nobuiltin "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { builtin }
attributes #7 = { nounwind }
attributes #8 = { builtin nounwind }

!llvm.dbg.cu = !{!2}
!llvm.module.flags = !{!45}
!llvm.ident = !{!46}

!0 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: null, size: 64)
!1 = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: "clang version 4.0.1 (tags/RELEASE_401/final)", isOptimized: false, runtimeVersion: 0, emissionKind: NoDebug, enums: !4, retainedTypes: !5)
!3 = !DIFile(filename: "test.cpp", directory: "/home/dante/Microbenchmarks/test")
!4 = !{}
!5 = !{!6, !0, !7, !8, !9, !11, !13, !26, !14, !34, !35, !36, !39, !40, !1}
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !7, size: 64)
!7 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!8 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !0, size: 64)
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !10, size: 64)
!10 = !DIBasicType(name: "short", size: 16, encoding: DW_ATE_signed)
!11 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12, size: 64)
!12 = !DIDerivedType(tag: DW_TAG_const_type, baseType: !1)
!13 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !14, size: 64)
!14 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64)
!15 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: !3, line: 11, size: 64, elements: !16, vtableHolder: !15, identifier: "_ZTS11CWE843_base")
!16 = !{!17, !22}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "_vptr$CWE843_base", scope: !3, file: !3, baseType: !18, size: 64, flags: DIFlagArtificial)
!18 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !19, size: 64)
!19 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "__vtbl_ptr_type", baseType: !20, size: 64)
!20 = !DISubroutineType(types: !21)
!21 = !{!7}
!22 = !DISubprogram(name: "action", linkageName: "_ZN11CWE843_base6actionEPv", scope: !15, file: !3, line: 14, type: !23, isLocal: false, isDefinition: false, scopeLine: 14, containingType: !15, virtuality: DW_VIRTUALITY_pure_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!23 = !DISubroutineType(types: !24)
!24 = !{null, !25, !0}
!25 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!26 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64)
!27 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: !3, line: 23, size: 64, elements: !28, vtableHolder: !15, identifier: "_ZTS10CWE843_bad")
!28 = !{!29, !30}
!29 = !DIDerivedType(tag: DW_TAG_inheritance, scope: !27, baseType: !15, flags: DIFlagPublic)
!30 = !DISubprogram(name: "action", linkageName: "_ZN10CWE843_bad6actionEPv", scope: !27, file: !3, line: 25, type: !31, isLocal: false, isDefinition: false, scopeLine: 25, containingType: !27, virtuality: DW_VIRTUALITY_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!31 = !DISubroutineType(types: !32)
!32 = !{null, !33, !0}
!33 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!34 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !35, size: 64)
!35 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !36, size: 64)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !37, size: 64)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !14, !11}
!39 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !26, size: 64)
!40 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !41, size: 64)
!41 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !42, size: 64)
!42 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !43, size: 64)
!43 = !DISubroutineType(types: !44)
!44 = !{!7, null}
!45 = !{i32 2, !"Debug Info Version", i32 3}
!46 = !{!"clang version 4.0.1 (tags/RELEASE_401/final)"}
!47 = distinct !DISubprogram(name: "printIntLine", scope: !3, file: !3, line: 2, type: !48, isLocal: false, isDefinition: true, scopeLine: 2, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!48 = !DISubroutineType(types: !4)
!49 = !{null}
!50 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int32_t", !"36496792", !"4773841653289120874", !"2358335501509695672", !"Alloca", !"_Z12printIntLinei", !"0", !"0", !"35892400", !"36134184", !"2"}
!51 = !DILocation(line: 3, column: 21, scope: !47)
!52 = !DILocation(line: 3, column: 5, scope: !47)
!53 = !DILocation(line: 4, column: 1, scope: !47)
!54 = distinct !DISubprogram(name: "main", scope: !3, file: !3, line: 30, type: !48, isLocal: false, isDefinition: true, scopeLine: 30, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!55 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int32_t", !"36496792", !"4773841653289120874", !"2358335501509695672", !"Alloca", !"main", !"0", !"0", !"36249472", !"36248936", !"2"}
!56 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int8_t *", !"36565592", !"526828848944628746", !"11854005139656696112", !"Alloca", !"main", !"0", !"0", !"36249472", !"36249848", !"4"}
!57 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int16_t", !"36505304", !"16313328457460192247", !"472910413246718651", !"Alloca", !"main", !"0", !"0", !"36249472", !"36249576", !"5"}
!58 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_base *", !"36506184", !"15756834835542130935", !"17104872843628042656", !"Alloca", !"main", !"0", !"0", !"36249472", !"36255736", !"6"}
!59 = !DILocation(line: 32, column: 10, scope: !54)
!60 = !DILocation(line: 35, column: 15, scope: !54)
!61 = !DILocation(line: 36, column: 16, scope: !54)
!62 = !DILocation(line: 36, column: 14, scope: !54)
!63 = !DILocation(line: 38, column: 31, scope: !54)
!64 = !{!"38", !"31", !"36554568", !"7996980728488718250", !"2769108292725333437", !"38", !"31", !"36249472", !"36266160", !"3", !"_Znwm", !"class CWE843_bad", !"main"}
!65 = !DILocation(line: 38, column: 35, scope: !66)
!66 = !DILexicalBlockFile(scope: !54, file: !3, discriminator: 1)
!67 = !DILocation(line: 38, column: 18, scope: !54)
!68 = !DILocation(line: 39, column: 5, scope: !54)
!69 = !DILocation(line: 39, column: 17, scope: !54)
!70 = !DILocation(line: 39, column: 24, scope: !54)
!71 = !DILocation(line: 40, column: 12, scope: !54)
!72 = !DILocation(line: 40, column: 5, scope: !54)
!73 = !DILocation(line: 40, column: 5, scope: !66)
!74 = !{!"40", !"5", !"0", !"0", !"0", !"40", !"5", !"36264704", !"36280432", !"18446744073709551615", !"_ZdlPv", !"FREE", !"main"}
!75 = !DILocation(line: 41, column: 5, scope: !54)
!76 = distinct !DISubprogram(name: "CWE843_bad", scope: !3, file: !3, line: 23, type: !48, isLocal: false, isDefinition: true, scopeLine: 23, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!77 = !{!26}
!78 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_bad *", !"36507112", !"15650814425616770935", !"16545880491449138813", !"Alloca", !"_ZN10CWE843_badC2Ev", !"0", !"0", !"36265040", !"36264136", !"7"}
!79 = !DILocation(line: 23, column: 7, scope: !76)
!80 = distinct !DISubprogram(name: "CWE843_base", scope: !3, file: !3, line: 11, type: !48, isLocal: false, isDefinition: true, scopeLine: 11, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!81 = !{!14}
!82 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_base *", !"36506184", !"15756834835542130935", !"17104872843628042656", !"Alloca", !"_ZN11CWE843_baseC2Ev", !"0", !"0", !"36297360", !"36279896", !"6"}
!83 = !DILocation(line: 11, column: 7, scope: !80)
!84 = distinct !DISubprogram(name: "action", scope: !3, file: !3, line: 25, type: !48, isLocal: false, isDefinition: true, scopeLine: 25, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!85 = !{!26, !11}
!86 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_bad *", !"36507112", !"15650814425616770935", !"16545880491449138813", !"Alloca", !"_ZN10CWE843_bad6actionEPv", !"0", !"0", !"36298304", !"36287336", !"7"}
!87 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int8_t *", !"36565592", !"526828848944628746", !"11854005139656696112", !"Alloca", !"_ZN10CWE843_bad6actionEPv", !"0", !"0", !"36298304", !"36270504", !"4"}
!88 = !DILocation(line: 27, column: 30, scope: !84)
!89 = !DILocation(line: 27, column: 24, scope: !84)
!90 = !DILocation(line: 27, column: 22, scope: !84)
!91 = !DILocation(line: 27, column: 9, scope: !84)
!92 = !DILocation(line: 28, column: 5, scope: !84)
*** IR Dump After Expand Atomic instructions ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Lower Garbage Collection Instructions ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Shadow Stack GC Lowering ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Remove unreachable blocks from the CFG ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Inserts calls to mcount-like functions ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Expand Atomic instructions ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Lower Garbage Collection Instructions ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Shadow Stack GC Lowering ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Remove unreachable blocks from the CFG ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Inserts calls to mcount-like functions ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Expand Atomic instructions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Lower Garbage Collection Instructions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Shadow Stack GC Lowering ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Remove unreachable blocks from the CFG ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Inserts calls to mcount-like functions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Expand Atomic instructions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Lower Garbage Collection Instructions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Shadow Stack GC Lowering ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Remove unreachable blocks from the CFG ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Inserts calls to mcount-like functions ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Expand Atomic instructions ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Lower Garbage Collection Instructions ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Shadow Stack GC Lowering ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Remove unreachable blocks from the CFG ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Inserts calls to mcount-like functions ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Rewrite Symbols ***; ModuleID = 'test.cpp'
source_filename = "test.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%TYCHE_META_CACHELINE = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE007 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE006 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE005 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE004 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE003 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE002 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE001 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE000 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_2 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [2 x %EFFECTIVE_ENTRY] }
%EFFECTIVE_INFO = type { i8*, i32, i32, i32, %EFFECTIVE_INFO*, [0 x %EFFECTIVE_INFO_ENTRY] }
%EFFECTIVE_INFO_ENTRY = type { %EFFECTIVE_INFO*, i32, i64, i64 }
%EFFECTIVE_ENTRY = type { i8*, i64, i64, i64, <2 x i64> }
%TYCHE_META_CACHELINE107 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE106 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE105 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE104 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE103 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE102 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE101 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE100 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_INFO_1 = type { i8*, i32, i32, i32, %EFFECTIVE_INFO*, [1 x %EFFECTIVE_INFO_ENTRY] }
%TYCHE_META_CACHELINE207 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE206 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE205 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE204 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE203 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE202 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE201 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE200 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_5 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [5 x %EFFECTIVE_ENTRY] }
%TYCHE_META_CACHELINE307 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE306 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE305 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE304 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE303 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE302 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE301 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE300 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%EFFECTIVE_TYPE_3 = type { [1 x %TYCHE_META_CACHELINE]*, i64, i64, i32, i32, i32, i32, i64, i64, %EFFECTIVE_INFO*, i64, i32, [3 x %EFFECTIVE_ENTRY] }
%TYCHE_META_CACHELINE407 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE406 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE405 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE404 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE403 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE402 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE401 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE400 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE507 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE506 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE505 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE504 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE503 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE502 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE501 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE500 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE607 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE606 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE605 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE604 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE603 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE602 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE601 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%TYCHE_META_CACHELINE600 = type <{ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %TYCHE_META_CACHELINE* }>
%class.CWE843_base = type { i32 (...)** }
%class.CWE843_bad = type { %class.CWE843_base }

$_ZN10CWE843_badC2Ev = comdat any

$_ZN11CWE843_baseC2Ev = comdat any

$_ZN10CWE843_bad6actionEPv = comdat any

$_ZTV10CWE843_bad = comdat any

$_ZTS10CWE843_bad = comdat any

$_ZTS11CWE843_base = comdat any

$_ZTI11CWE843_base = comdat any

$_ZTI10CWE843_bad = comdat any

$_ZTV11CWE843_base = comdat any

@.str = private unnamed_addr constant [4 x i8] c"%d\0A\00", align 1, !effectiveSan !0
@_ZTV10CWE843_bad = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8*, i8* }* @_ZTI10CWE843_bad to i8*), i8* bitcast (void (%class.CWE843_bad*, i8*)* @_ZN10CWE843_bad6actionEPv to i8*)] }, comdat, align 8, !effectiveSan !0
@_ZTVN10__cxxabiv120__si_class_type_infoE = external global i8*
@_ZTS10CWE843_bad = linkonce_odr constant [13 x i8] c"10CWE843_bad\00", comdat, !effectiveSan !1
@_ZTVN10__cxxabiv117__class_type_infoE = external global i8*
@_ZTS11CWE843_base = linkonce_odr constant [14 x i8] c"11CWE843_base\00", comdat, !effectiveSan !1
@_ZTI11CWE843_base = linkonce_odr constant { i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv117__class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @_ZTS11CWE843_base, i32 0, i32 0) }, comdat, !effectiveSan !1
@_ZTI10CWE843_bad = linkonce_odr constant { i8*, i8*, i8* } { i8* bitcast (i8** getelementptr inbounds (i8*, i8** @_ZTVN10__cxxabiv120__si_class_type_infoE, i64 2) to i8*), i8* getelementptr inbounds ([13 x i8], [13 x i8]* @_ZTS10CWE843_bad, i32 0, i32 0), i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*) }, comdat, !effectiveSan !1
@_ZTV11CWE843_base = linkonce_odr unnamed_addr constant { [3 x i8*] } { [3 x i8*] [i8* null, i8* bitcast ({ i8*, i8* }* @_ZTI11CWE843_base to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*)] }, comdat, align 8, !effectiveSan !0
@TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp = private unnamed_addr constant [1 x i8] zeroinitializer
@TYCHE_TYPE_ENTRY_int8_t_3080687966_FILE_test.cpp = private unnamed_addr constant [7 x i8] c"int8_t\00"
@TYCHE_META_SECTION_TID_0 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE007* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_0_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE006* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_0_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE005* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_0_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE004* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_0_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE003* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_0_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE002* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_0_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE001* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_0_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE000* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT8 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_0_SEC_0_FILE_test.cpp, i64 8088147823597479805, i64 8088147823597479805, i32 1, i32 1, i32 0, i32 1340864923, i64 -9223372036854775808, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([7 x i8], [7 x i8]* @TYCHE_TYPE_ENTRY_int8_t_3080687966_FILE_test.cpp, i32 0, i32 0), i64 0, i64 3080687966, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@TYCHE_TYPE_ENTRY_int32_t_1319304013_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"int32_t\00"
@TYCHE_META_SECTION_TID_1 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE107* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_1_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE106* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_1_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE105* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_1_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE104* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_1_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE103* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_1_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE102* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_1_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE101* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_1_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE100* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT32 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_1_SEC_0_FILE_test.cpp, i64 7706858352182509634, i64 7706858352182509634, i32 4, i32 4, i32 0, i32 1340864923, i64 2305843009213693952, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_int32_t_1319304013_FILE_test.cpp, i32 0, i32 0), i64 0, i64 1319304013, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING = private unnamed_addr constant [17 x i8] c"class CWE843_bad\00"
@EFFECTIVE_STRING.1 = private unnamed_addr constant [18 x i8] c"class CWE843_base\00"
@EFFECTIVE_STRING.2 = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @EFFECTIVE_STRING.2, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@EFFECTIVE_INFO_2238a2c5e3cb25a1d89a51099106b98e = weak constant %EFFECTIVE_INFO_1 { i8* getelementptr inbounds ([18 x i8], [18 x i8]* @EFFECTIVE_STRING.1, i32 0, i32 0), i32 8, i32 1, i32 0, %EFFECTIVE_INFO* null, [1 x %EFFECTIVE_INFO_ENTRY] [%EFFECTIVE_INFO_ENTRY { %EFFECTIVE_INFO* @EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a, i32 0, i64 0, i64 8 }] }
@EFFECTIVE_INFO_266dd952247b5dbd6efafb9a4d36efaa = weak constant %EFFECTIVE_INFO_1 { i8* getelementptr inbounds ([17 x i8], [17 x i8]* @EFFECTIVE_STRING, i32 0, i32 0), i32 8, i32 1, i32 0, %EFFECTIVE_INFO* null, [1 x %EFFECTIVE_INFO_ENTRY] [%EFFECTIVE_INFO_ENTRY { %EFFECTIVE_INFO* bitcast (%EFFECTIVE_INFO_1* @EFFECTIVE_INFO_2238a2c5e3cb25a1d89a51099106b98e to %EFFECTIVE_INFO*), i32 1, i64 0, i64 8 }] }
@TYCHE_TYPE_ENTRY_coerced_9941941527339350832_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@"TYCHE_TYPE_ENTRY_int8_t *_2874099836757551347_FILE_test.cpp" = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@"TYCHE_TYPE_ENTRY_class CWE843_bad_19365641_FILE_test.cpp" = private unnamed_addr constant [17 x i8] c"class CWE843_bad\00"
@"TYCHE_TYPE_ENTRY_class CWE843_base_2618333956167566574_FILE_test.cpp" = private unnamed_addr constant [18 x i8] c"class CWE843_base\00"
@TYCHE_META_SECTION_TID_2 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE207* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_2_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE206* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_2_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE205* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_2_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE204* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_2_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE203* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_2_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE202* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_2_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE201* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_2_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE200* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_266dd952247b5dbd6efafb9a4d36efaa = weak constant %EFFECTIVE_TYPE_5 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_2_SEC_0_FILE_test.cpp, i64 -6129620860887369106, i64 -6129620860887369106, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 15, %EFFECTIVE_INFO* bitcast (%EFFECTIVE_INFO_1* @EFFECTIVE_INFO_266dd952247b5dbd6efafb9a4d36efaa to %EFFECTIVE_INFO*), i64 8088147823597479805, i32 5, [5 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_9941941527339350832_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -8504802546370200784, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @"TYCHE_TYPE_ENTRY_int8_t *_2874099836757551347_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2874099836757551347, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([17 x i8], [17 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_bad_19365641_FILE_test.cpp", i32 0, i32 0), i64 0, i64 19365641, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([18 x i8], [18 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_base_2618333956167566574_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2618333956167566574, i64 0, <2 x i64> <i64 0, i64 8> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@"TYCHE_TYPE_ENTRY_int8_t *_476075404_FILE_test.cpp" = private unnamed_addr constant [9 x i8] c"int8_t *\00"
@TYCHE_TYPE_ENTRY_coerced_12545345991443039823_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@TYCHE_META_SECTION_TID_3 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE307* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_3_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE306* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_3_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE305* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_3_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE304* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_3_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE303* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_3_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE302* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_3_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE301* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_3_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE300* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_a481e2de8ae4613074fac0bfec5c40a = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_3_SEC_0_FILE_test.cpp, i64 -8282703695323691247, i64 -8282703695323691247, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_a481e2de8ae4613074fac0bfec5c40a, i64 2528746356237243677, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @"TYCHE_TYPE_ENTRY_int8_t *_476075404_FILE_test.cpp", i32 0, i32 0), i64 0, i64 476075404, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_12545345991443039823_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -5901398082266511793, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@TYCHE_TYPE_ENTRY_int16_t_2925875906_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"int16_t\00"
@TYCHE_META_SECTION_TID_4 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE407* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_4_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE406* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_4_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE405* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_4_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE404* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_4_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE403* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_4_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE402* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_4_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE401* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_4_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE400* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_INT16 = weak constant %EFFECTIVE_TYPE_2 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_4_SEC_0_FILE_test.cpp, i64 -607088869328460574, i64 -607088869328460574, i32 2, i32 2, i32 0, i32 1340864923, i64 4611686018427387904, i64 1, %EFFECTIVE_INFO* null, i64 8088147823597479805, i32 2, [2 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_int16_t_2925875906_FILE_test.cpp, i32 0, i32 0), i64 0, i64 2925875906, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING.3 = private unnamed_addr constant [20 x i8] c"class CWE843_base *\00"
@EFFECTIVE_INFO_ed60b739ccacd9a0daab85ccb4fd40f7 = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([20 x i8], [20 x i8]* @EFFECTIVE_STRING.3, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@TYCHE_TYPE_ENTRY_coerced_15300721201332775556_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@"TYCHE_TYPE_ENTRY_class CWE843_base *_2033536607_FILE_test.cpp" = private unnamed_addr constant [20 x i8] c"class CWE843_base *\00"
@TYCHE_META_SECTION_TID_5 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE507* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_5_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE506* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_5_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE505* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_5_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE504* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_5_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE503* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_5_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE502* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_5_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE501* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_5_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE500* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_ed60b739ccacd9a0daab85ccb4fd40f7 = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_5_SEC_0_FILE_test.cpp, i64 -630224994864616486, i64 -630224994864616486, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_ed60b739ccacd9a0daab85ccb4fd40f7, i64 -8282703695323691247, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_15300721201332775556_FILE_test.cpp, i32 0, i32 0), i64 0, i64 -3146022872376776060, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([20 x i8], [20 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_base *_2033536607_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2033536607, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }
@EFFECTIVE_STRING.4 = private unnamed_addr constant [19 x i8] c"class CWE843_bad *\00"
@EFFECTIVE_INFO_e59ec6a4a4e43e7dd932dccc6c726777 = weak constant %EFFECTIVE_INFO { i8* getelementptr inbounds ([19 x i8], [19 x i8]* @EFFECTIVE_STRING.4, i32 0, i32 0), i32 8, i32 0, i32 0, %EFFECTIVE_INFO* null, [0 x %EFFECTIVE_INFO_ENTRY] zeroinitializer }
@"TYCHE_TYPE_ENTRY_class CWE843_bad *_2891248684_FILE_test.cpp" = private unnamed_addr constant [19 x i8] c"class CWE843_bad *\00"
@TYCHE_TYPE_ENTRY_coerced_6084533545255302023_FILE_test.cpp = private unnamed_addr constant [8 x i8] c"coerced\00"
@TYCHE_META_SECTION_TID_6 = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE607* null }>], section "tyche_symbols_section_7", align 64
@TYCHE_META_SECTION_TID_6_SEC_6_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE606* null }>], section "tyche_symbols_section_6", align 64
@TYCHE_META_SECTION_TID_6_SEC_5_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE605* null }>], section "tyche_symbols_section_5", align 64
@TYCHE_META_SECTION_TID_6_SEC_4_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE604* null }>], section "tyche_symbols_section_4", align 64
@TYCHE_META_SECTION_TID_6_SEC_3_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE603* null }>], section "tyche_symbols_section_3", align 64
@TYCHE_META_SECTION_TID_6_SEC_2_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE602* null }>], section "tyche_symbols_section_2", align 64
@TYCHE_META_SECTION_TID_6_SEC_1_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE601* null }>], section "tyche_symbols_section_1", align 64
@TYCHE_META_SECTION_TID_6_SEC_0_FILE_test.cpp = weak constant [1 x %TYCHE_META_CACHELINE] [%TYCHE_META_CACHELINE <{ i32 0, i32 0, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, %TYCHE_META_CACHELINE600* null }>], section "tyche_symbols_section_0", align 64
@EFFECTIVE_TYPE_e59ec6a4a4e43e7dd932dccc6c726777 = weak constant %EFFECTIVE_TYPE_3 { [1 x %TYCHE_META_CACHELINE]* @TYCHE_META_SECTION_TID_6_SEC_0_FILE_test.cpp, i64 8603971424733639385, i64 8603971424733639385, i32 8, i32 8, i32 0, i32 1340864923, i64 1152921504606846976, i64 1, %EFFECTIVE_INFO* @EFFECTIVE_INFO_e59ec6a4a4e43e7dd932dccc6c726777, i64 -8282703695323691247, i32 3, [3 x %EFFECTIVE_ENTRY] [%EFFECTIVE_ENTRY { i8* getelementptr inbounds ([19 x i8], [19 x i8]* @"TYCHE_TYPE_ENTRY_class CWE843_bad *_2891248684_FILE_test.cpp", i32 0, i32 0), i64 0, i64 2891248684, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @TYCHE_TYPE_ENTRY_coerced_6084533545255302023_FILE_test.cpp, i32 0, i32 0), i64 0, i64 6084533545255302023, i64 0, <2 x i64> <i64 -17179869184, i64 17179869184> }, %EFFECTIVE_ENTRY { i8* getelementptr inbounds ([1 x i8], [1 x i8]* @TYCHE_TYPE_ENTRY_NULL_FILE_test.cpp, i32 0, i32 0), i64 -1, i64 -1, i64 0, <2 x i64> zeroinitializer }] }

; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}

declare i32 @printf(i8*, ...) #1

; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #6, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #7, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}

; Function Attrs: nobuiltin
declare noalias i8* @_Znwm(i64) #3

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #7, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) #5

; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}

; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}

declare void @__cxa_pure_virtual() unnamed_addr

attributes #0 = { noinline uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noinline norecurse uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nobuiltin "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+popcnt,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { builtin }
attributes #7 = { nounwind }
attributes #8 = { builtin nounwind }

!llvm.dbg.cu = !{!2}
!llvm.module.flags = !{!45}
!llvm.ident = !{!46}

!0 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: null, size: 64)
!1 = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: "clang version 4.0.1 (tags/RELEASE_401/final)", isOptimized: false, runtimeVersion: 0, emissionKind: NoDebug, enums: !4, retainedTypes: !5)
!3 = !DIFile(filename: "test.cpp", directory: "/home/dante/Microbenchmarks/test")
!4 = !{}
!5 = !{!6, !0, !7, !8, !9, !11, !13, !26, !14, !34, !35, !36, !39, !40, !1}
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !7, size: 64)
!7 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!8 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !0, size: 64)
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !10, size: 64)
!10 = !DIBasicType(name: "short", size: 16, encoding: DW_ATE_signed)
!11 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12, size: 64)
!12 = !DIDerivedType(tag: DW_TAG_const_type, baseType: !1)
!13 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !14, size: 64)
!14 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64)
!15 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_base", file: !3, line: 11, size: 64, elements: !16, vtableHolder: !15, identifier: "_ZTS11CWE843_base")
!16 = !{!17, !22}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "_vptr$CWE843_base", scope: !3, file: !3, baseType: !18, size: 64, flags: DIFlagArtificial)
!18 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !19, size: 64)
!19 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "__vtbl_ptr_type", baseType: !20, size: 64)
!20 = !DISubroutineType(types: !21)
!21 = !{!7}
!22 = !DISubprogram(name: "action", linkageName: "_ZN11CWE843_base6actionEPv", scope: !15, file: !3, line: 14, type: !23, isLocal: false, isDefinition: false, scopeLine: 14, containingType: !15, virtuality: DW_VIRTUALITY_pure_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!23 = !DISubroutineType(types: !24)
!24 = !{null, !25, !0}
!25 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !15, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!26 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64)
!27 = distinct !DICompositeType(tag: DW_TAG_class_type, name: "CWE843_bad", file: !3, line: 23, size: 64, elements: !28, vtableHolder: !15, identifier: "_ZTS10CWE843_bad")
!28 = !{!29, !30}
!29 = !DIDerivedType(tag: DW_TAG_inheritance, scope: !27, baseType: !15, flags: DIFlagPublic)
!30 = !DISubprogram(name: "action", linkageName: "_ZN10CWE843_bad6actionEPv", scope: !27, file: !3, line: 25, type: !31, isLocal: false, isDefinition: false, scopeLine: 25, containingType: !27, virtuality: DW_VIRTUALITY_virtual, virtualIndex: 0, flags: DIFlagPublic | DIFlagPrototyped, isOptimized: false)
!31 = !DISubroutineType(types: !32)
!32 = !{null, !33, !0}
!33 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !27, size: 64, flags: DIFlagArtificial | DIFlagObjectPointer)
!34 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !35, size: 64)
!35 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !36, size: 64)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !37, size: 64)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !14, !11}
!39 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !26, size: 64)
!40 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !41, size: 64)
!41 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !42, size: 64)
!42 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !43, size: 64)
!43 = !DISubroutineType(types: !44)
!44 = !{!7, null}
!45 = !{i32 2, !"Debug Info Version", i32 3}
!46 = !{!"clang version 4.0.1 (tags/RELEASE_401/final)"}
!47 = distinct !DISubprogram(name: "printIntLine", scope: !3, file: !3, line: 2, type: !48, isLocal: false, isDefinition: true, scopeLine: 2, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!48 = !DISubroutineType(types: !4)
!49 = !{null}
!50 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int32_t", !"36496792", !"4773841653289120874", !"2358335501509695672", !"Alloca", !"_Z12printIntLinei", !"0", !"0", !"35892400", !"36134184", !"2"}
!51 = !DILocation(line: 3, column: 21, scope: !47)
!52 = !DILocation(line: 3, column: 5, scope: !47)
!53 = !DILocation(line: 4, column: 1, scope: !47)
!54 = distinct !DISubprogram(name: "main", scope: !3, file: !3, line: 30, type: !48, isLocal: false, isDefinition: true, scopeLine: 30, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!55 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int32_t", !"36496792", !"4773841653289120874", !"2358335501509695672", !"Alloca", !"main", !"0", !"0", !"36249472", !"36248936", !"2"}
!56 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int8_t *", !"36565592", !"526828848944628746", !"11854005139656696112", !"Alloca", !"main", !"0", !"0", !"36249472", !"36249848", !"4"}
!57 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int16_t", !"36505304", !"16313328457460192247", !"472910413246718651", !"Alloca", !"main", !"0", !"0", !"36249472", !"36249576", !"5"}
!58 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_base *", !"36506184", !"15756834835542130935", !"17104872843628042656", !"Alloca", !"main", !"0", !"0", !"36249472", !"36255736", !"6"}
!59 = !DILocation(line: 32, column: 10, scope: !54)
!60 = !DILocation(line: 35, column: 15, scope: !54)
!61 = !DILocation(line: 36, column: 16, scope: !54)
!62 = !DILocation(line: 36, column: 14, scope: !54)
!63 = !DILocation(line: 38, column: 31, scope: !54)
!64 = !{!"38", !"31", !"36554568", !"7996980728488718250", !"2769108292725333437", !"38", !"31", !"36249472", !"36266160", !"3", !"_Znwm", !"class CWE843_bad", !"main"}
!65 = !DILocation(line: 38, column: 35, scope: !66)
!66 = !DILexicalBlockFile(scope: !54, file: !3, discriminator: 1)
!67 = !DILocation(line: 38, column: 18, scope: !54)
!68 = !DILocation(line: 39, column: 5, scope: !54)
!69 = !DILocation(line: 39, column: 17, scope: !54)
!70 = !DILocation(line: 39, column: 24, scope: !54)
!71 = !DILocation(line: 40, column: 12, scope: !54)
!72 = !DILocation(line: 40, column: 5, scope: !54)
!73 = !DILocation(line: 40, column: 5, scope: !66)
!74 = !{!"40", !"5", !"0", !"0", !"0", !"40", !"5", !"36264704", !"36280432", !"18446744073709551615", !"_ZdlPv", !"FREE", !"main"}
!75 = !DILocation(line: 41, column: 5, scope: !54)
!76 = distinct !DISubprogram(name: "CWE843_bad", scope: !3, file: !3, line: 23, type: !48, isLocal: false, isDefinition: true, scopeLine: 23, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!77 = !{!26}
!78 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_bad *", !"36507112", !"15650814425616770935", !"16545880491449138813", !"Alloca", !"_ZN10CWE843_badC2Ev", !"0", !"0", !"36265040", !"36264136", !"7"}
!79 = !DILocation(line: 23, column: 7, scope: !76)
!80 = distinct !DISubprogram(name: "CWE843_base", scope: !3, file: !3, line: 11, type: !48, isLocal: false, isDefinition: true, scopeLine: 11, flags: DIFlagArtificial | DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!81 = !{!14}
!82 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_base *", !"36506184", !"15756834835542130935", !"17104872843628042656", !"Alloca", !"_ZN11CWE843_baseC2Ev", !"0", !"0", !"36297360", !"36279896", !"6"}
!83 = !DILocation(line: 11, column: 7, scope: !80)
!84 = distinct !DISubprogram(name: "action", scope: !3, file: !3, line: 25, type: !48, isLocal: false, isDefinition: true, scopeLine: 25, flags: DIFlagPrototyped, isOptimized: false, unit: !2, variables: !4)
!85 = !{!26, !11}
!86 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"class CWE843_bad *", !"36507112", !"15650814425616770935", !"16545880491449138813", !"Alloca", !"_ZN10CWE843_bad6actionEPv", !"0", !"0", !"36298304", !"36287336", !"7"}
!87 = !{!"test.cpp", !"18446744073709551615", !"18446744073709551615", !"int8_t *", !"36565592", !"526828848944628746", !"11854005139656696112", !"Alloca", !"_ZN10CWE843_bad6actionEPv", !"0", !"0", !"36298304", !"36270504", !"4"}
!88 = !DILocation(line: 27, column: 30, scope: !84)
!89 = !DILocation(line: 27, column: 24, scope: !84)
!90 = !DILocation(line: 27, column: 22, scope: !84)
!91 = !DILocation(line: 27, column: 9, scope: !84)
!92 = !DILocation(line: 28, column: 5, scope: !84)
*** IR Dump After Exception handling preparation ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
*** IR Dump After Safe Stack instrumentation pass ***
; Function Attrs: noinline uwtable
define void @_Z12printIntLinei(i32) #0 !dbg !47 !effectiveSanArgs !49 {
  %2 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !50
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4, !dbg !51, !effectiveSan !7
  %4 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 %3), !dbg !52, !effectiveSan !7
  ret void, !dbg !53
}
# *** IR Dump After Expand ISel Pseudo-instructions ***:
# Machine code for function _Z12printIntLinei: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
Function Live Ins: %EDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %EDI
	%vreg0<def> = COPY %EDI; GR32:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR32:%vreg1,%vreg0 Node Type ID: []
	MOV32mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST4[%2] GR32:%vreg1 Node Type ID: []
	%vreg7<def> = MOV32rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD4[%2] GR32:%vreg7 dbg:test.cpp:3:21 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@.str>; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%vreg4<def> = MOV32r0 %EFLAGS<imp-def,dead>; GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%vreg5<def> = COPY %vreg4:sub_8bit; GR8:%vreg5 GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%RDI<def> = COPY %vreg3; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%ESI<def> = COPY %vreg7; GR32:%vreg7 dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = COPY %vreg5; GR8:%vreg5 dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %ESI<imp-use>, %AL<imp-use>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg6<def> = COPY %EAX; GR32:%vreg6 dbg:test.cpp:3:5 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Local Stack Slot Allocation ***:
# Machine code for function _Z12printIntLinei: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
Function Live Ins: %EDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %EDI
	%vreg0<def> = COPY %EDI; GR32:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR32:%vreg1,%vreg0 Node Type ID: []
	MOV32mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST4[%2] GR32:%vreg1 Node Type ID: []
	%vreg7<def> = MOV32rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD4[%2] GR32:%vreg7 dbg:test.cpp:3:21 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@.str>; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%vreg4<def> = MOV32r0 %EFLAGS<imp-def,dead>; GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%vreg5<def> = COPY %vreg4:sub_8bit; GR8:%vreg5 GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%RDI<def> = COPY %vreg3; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%ESI<def> = COPY %vreg7; GR32:%vreg7 dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = COPY %vreg5; GR8:%vreg5 dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %ESI<imp-use>, %AL<imp-use>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg6<def> = COPY %EAX; GR32:%vreg6 dbg:test.cpp:3:5 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Eliminate PHI nodes for register allocation ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
Function Live Ins: %EDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %EDI
	%vreg0<def> = COPY %EDI; GR32:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR32:%vreg1,%vreg0 Node Type ID: []
	MOV32mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST4[%2] GR32:%vreg1 Node Type ID: []
	%vreg7<def> = MOV32rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD4[%2] GR32:%vreg7 dbg:test.cpp:3:21 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@.str>; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%vreg4<def> = MOV32r0 %EFLAGS<imp-def,dead>; GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%vreg5<def> = COPY %vreg4:sub_8bit; GR8:%vreg5 GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%RDI<def> = COPY %vreg3; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%ESI<def> = COPY %vreg7; GR32:%vreg7 dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = COPY %vreg5; GR8:%vreg5 dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %ESI<imp-use>, %AL<imp-use>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg6<def> = COPY %EAX; GR32:%vreg6 dbg:test.cpp:3:5 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Two-Address instruction pass ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
Function Live Ins: %EDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %EDI
	%vreg0<def> = COPY %EDI; GR32:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR32:%vreg1,%vreg0 Node Type ID: []
	MOV32mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST4[%2] GR32:%vreg1 Node Type ID: []
	%vreg7<def> = MOV32rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD4[%2] GR32:%vreg7 dbg:test.cpp:3:21 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@.str>; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%vreg4<def> = MOV32r0 %EFLAGS<imp-def,dead>; GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%vreg5<def> = COPY %vreg4:sub_8bit; GR8:%vreg5 GR32:%vreg4 dbg:test.cpp:3:5 Node Type ID: []
	%RDI<def> = COPY %vreg3; GR64:%vreg3 dbg:test.cpp:3:5 Node Type ID: []
	%ESI<def> = COPY %vreg7; GR32:%vreg7 dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = COPY %vreg5; GR8:%vreg5 dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %ESI<imp-use>, %AL<imp-use>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:3:5 Node Type ID: []
	%vreg6<def> = COPY %EAX; GR32:%vreg6 dbg:test.cpp:3:5 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Prologue/Epilogue Insertion & Frame Finalization ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def> = MOV32r0 %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = COPY %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = COPY %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Post-RA pseudo instruction expansion pass ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Analyze Machine Code For Garbage Collection ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Contiguously Lay Out Funclets ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After StackMap Liveness Analysis ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Live DEBUG_VALUE analysis ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Insert XRay ops ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Implement the 'patchable-function' attribute ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

# *** IR Dump After Implement the 'TyCHE Stack Object Dump ***:
# Machine code for function _Z12printIntLinei: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=4, align=4, at location [SP-16]
Function Live Ins: %EDI

BB#0: derived from LLVM BB %1
    Live Ins: %EDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -4, %noreg, %EDI<kill>; mem:ST4[%2] Node Type ID: []
	%ESI<def> = MOV32rm %RBP, 1, %noreg, -4, %noreg; mem:LD4[%2] dbg:test.cpp:3:21 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@.str>; dbg:test.cpp:3:5 Node Type ID: []
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def,dead>; dbg:test.cpp:3:5 Node Type ID: []
	%CL<def> = MOV8rr %AL, %EAX<imp-use,kill>; dbg:test.cpp:3:5 Node Type ID: []
	%AL<def> = MOV8rr %CL<kill>; dbg:test.cpp:3:5 Node Type ID: []
	CALL64pcrel32 <ga:@printf>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %ESI<imp-use,kill>, %AL<imp-use,kill>, %RSP<imp-def>, %EAX<imp-def>; dbg:test.cpp:3:5 Node Type ID: []
	MOV32mr %RBP, 1, %noreg, -8, %noreg, %EAX<kill>; mem:ST4[FixedStack1] dbg:test.cpp:4:1 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:4:1 Node Type ID: []
	RETQ; dbg:test.cpp:4:1 Node Type ID: []

# End machine code for function _Z12printIntLinei.

*** IR Dump After Exception handling preparation ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #7, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #6, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
*** IR Dump After Safe Stack instrumentation pass ***
; Function Attrs: noinline norecurse uwtable
define i32 @main() #2 !dbg !54 !effectiveSanArgs !4 {
  %1 = alloca i32, align 4, !effectiveSan !6, !TYCHE_MD !55
  %2 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !56
  %3 = alloca i16, align 2, !effectiveSan !9, !TYCHE_MD !57
  %4 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !58
  store i32 0, i32* %1, align 4
  store i8* null, i8** %2, align 8, !dbg !59
  store i16 8, i16* %3, align 2, !dbg !60
  %5 = bitcast i16* %3 to i8*, !dbg !61, !effectiveSan !0
  store i8* %5, i8** %2, align 8, !dbg !62
  %6 = call i8* @_Znwm(i64 8) #7, !dbg !63, !effectiveSan !26, !TYCHE_MD !64
  %7 = bitcast i8* %6 to %class.CWE843_bad*, !dbg !63, !effectiveSan !26
  call void @_ZN10CWE843_badC2Ev(%class.CWE843_bad* %7) #6, !dbg !65
  %8 = bitcast %class.CWE843_bad* %7 to %class.CWE843_base*, !dbg !63, !effectiveSan !14
  store %class.CWE843_base* %8, %class.CWE843_base** %4, align 8, !dbg !67
  %9 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !68, !effectiveSan !14
  %10 = bitcast %class.CWE843_base* %9 to void (%class.CWE843_base*, i8*)***, !dbg !69, !effectiveSan !34
  %11 = load void (%class.CWE843_base*, i8*)**, void (%class.CWE843_base*, i8*)*** %10, align 8, !dbg !69, !effectiveSan !35
  %12 = getelementptr inbounds void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %11, i64 0, !dbg !69
  %13 = load void (%class.CWE843_base*, i8*)*, void (%class.CWE843_base*, i8*)** %12, align 8, !dbg !69, !effectiveSan !36
  %14 = load i8*, i8** %2, align 8, !dbg !70, !effectiveSan !0
  call void %13(%class.CWE843_base* %9, i8* %14), !dbg !69
  %15 = load %class.CWE843_base*, %class.CWE843_base** %4, align 8, !dbg !71, !effectiveSan !14
  %16 = icmp eq %class.CWE843_base* %15, null, !dbg !72
  br i1 %16, label %19, label %17, !dbg !72

; <label>:17:                                     ; preds = %0
  %18 = bitcast %class.CWE843_base* %15 to i8*, !dbg !73, !effectiveSan !11
  call void @_ZdlPv(i8* %18) #8, !dbg !73, !TYCHE_MD !74
  br label %19, !dbg !73

; <label>:19:                                     ; preds = %17, %0
  ret i32 0, !dbg !75
}
# *** IR Dump After Expand ISel Pseudo-instructions ***:
# Machine code for function main: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
  fi#2: size=2, align=2, at location [SP+8]
  fi#3: size=8, align=8, at location [SP+8]

BB#0: derived from LLVM BB %0
	%vreg15<def> = MOV32ri 8; GR32:%vreg15 Node Type ID: []
	%vreg16<def> = SUBREG_TO_REG 0, %vreg15, sub_32bit; GR64:%vreg16 GR32:%vreg15 Node Type ID: []
	%vreg21<def> = LEA64r <fi#2>, 1, %noreg, 0, %noreg; GR64:%vreg21 Node Type ID: []
	MOV32mi <fi#0>, 1, %noreg, 0, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 <fi#1>, 1, %noreg, 0, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi <fi#2>, 1, %noreg, 0, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	%vreg22<def> = COPY %vreg21; GR64:%vreg22,%vreg21 dbg:test.cpp:36:16 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg22; mem:ST8[%2] GR64:%vreg22 dbg:test.cpp:36:14 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg17<def> = MOV32ri64 8; GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%vreg18<def> = SUBREG_TO_REG 0, %vreg17<kill>, sub_32bit; GR64:%vreg18 GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%RDI<def> = COPY %vreg18; GR64:%vreg18 dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg19<def> = COPY %RAX; GR64:%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg13<def> = COPY %vreg19; GR64:%vreg13,%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg14<def> = COPY %vreg13; GR64:%vreg14,%vreg13 dbg:test.cpp:38:31 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%RDI<def> = COPY %vreg14; GR64:%vreg14 dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%vreg12<def> = COPY %vreg14; GR64:%vreg12,%vreg14 dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr <fi#3>, 1, %noreg, 0, %noreg, %vreg12; mem:ST8[%4] GR64:%vreg12 dbg:test.cpp:38:18 Node Type ID: []
	%vreg9<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg9 dbg:test.cpp:39:5 Node Type ID: []
	%vreg8<def> = MOV64rm %vreg9, 1, %noreg, 0, %noreg; mem:LD8[%10] GR64:%vreg8,%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%vreg7<def> = MOV64rm %vreg8, 1, %noreg, 0, %noreg; mem:LD8[%12] GR64:%vreg7,%vreg8 dbg:test.cpp:39:17 Node Type ID: []
	%vreg5<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%2] GR64:%vreg5 dbg:test.cpp:39:24 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%RDI<def> = COPY %vreg9; GR64:%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = COPY %vreg5; GR64:%vreg5 dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %vreg7, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSI<imp-use>; GR64:%vreg7 dbg:test.cpp:39:17 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%vreg1<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg1 dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %vreg1, 0, %EFLAGS<imp-def>; GR64:%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Predecessors according to CFG: BB#0
	%vreg24<def> = COPY %vreg1; GR64:%vreg24,%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = COPY %vreg24; GR64:%vreg24 dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Predecessors according to CFG: BB#0 BB#1
	%vreg25<def> = MOV32r0 %EFLAGS<imp-def>; GR32:%vreg25 Node Type ID: []
	%EAX<def> = COPY %vreg25; GR32:%vreg25 dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Local Stack Slot Allocation ***:
# Machine code for function main: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
  fi#2: size=2, align=2, at location [SP+8]
  fi#3: size=8, align=8, at location [SP+8]

BB#0: derived from LLVM BB %0
	%vreg15<def> = MOV32ri 8; GR32:%vreg15 Node Type ID: []
	%vreg16<def> = SUBREG_TO_REG 0, %vreg15, sub_32bit; GR64:%vreg16 GR32:%vreg15 Node Type ID: []
	%vreg21<def> = LEA64r <fi#2>, 1, %noreg, 0, %noreg; GR64:%vreg21 Node Type ID: []
	MOV32mi <fi#0>, 1, %noreg, 0, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 <fi#1>, 1, %noreg, 0, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi <fi#2>, 1, %noreg, 0, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	%vreg22<def> = COPY %vreg21; GR64:%vreg22,%vreg21 dbg:test.cpp:36:16 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg22; mem:ST8[%2] GR64:%vreg22 dbg:test.cpp:36:14 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg17<def> = MOV32ri64 8; GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%vreg18<def> = SUBREG_TO_REG 0, %vreg17<kill>, sub_32bit; GR64:%vreg18 GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%RDI<def> = COPY %vreg18; GR64:%vreg18 dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg19<def> = COPY %RAX; GR64:%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg13<def> = COPY %vreg19; GR64:%vreg13,%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg14<def> = COPY %vreg13; GR64:%vreg14,%vreg13 dbg:test.cpp:38:31 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%RDI<def> = COPY %vreg14; GR64:%vreg14 dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%vreg12<def> = COPY %vreg14; GR64:%vreg12,%vreg14 dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr <fi#3>, 1, %noreg, 0, %noreg, %vreg12; mem:ST8[%4] GR64:%vreg12 dbg:test.cpp:38:18 Node Type ID: []
	%vreg9<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg9 dbg:test.cpp:39:5 Node Type ID: []
	%vreg8<def> = MOV64rm %vreg9, 1, %noreg, 0, %noreg; mem:LD8[%10] GR64:%vreg8,%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%vreg7<def> = MOV64rm %vreg8, 1, %noreg, 0, %noreg; mem:LD8[%12] GR64:%vreg7,%vreg8 dbg:test.cpp:39:17 Node Type ID: []
	%vreg5<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%2] GR64:%vreg5 dbg:test.cpp:39:24 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%RDI<def> = COPY %vreg9; GR64:%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = COPY %vreg5; GR64:%vreg5 dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %vreg7, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSI<imp-use>; GR64:%vreg7 dbg:test.cpp:39:17 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%vreg1<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg1 dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %vreg1, 0, %EFLAGS<imp-def>; GR64:%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Predecessors according to CFG: BB#0
	%vreg24<def> = COPY %vreg1; GR64:%vreg24,%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = COPY %vreg24; GR64:%vreg24 dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Predecessors according to CFG: BB#0 BB#1
	%vreg25<def> = MOV32r0 %EFLAGS<imp-def>; GR32:%vreg25 Node Type ID: []
	%EAX<def> = COPY %vreg25; GR32:%vreg25 dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Eliminate PHI nodes for register allocation ***:
# Machine code for function main: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
  fi#2: size=2, align=2, at location [SP+8]
  fi#3: size=8, align=8, at location [SP+8]

BB#0: derived from LLVM BB %0
	%vreg15<def> = MOV32ri 8; GR32:%vreg15 Node Type ID: []
	%vreg16<def> = SUBREG_TO_REG 0, %vreg15, sub_32bit; GR64:%vreg16 GR32:%vreg15 Node Type ID: []
	%vreg21<def> = LEA64r <fi#2>, 1, %noreg, 0, %noreg; GR64:%vreg21 Node Type ID: []
	MOV32mi <fi#0>, 1, %noreg, 0, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 <fi#1>, 1, %noreg, 0, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi <fi#2>, 1, %noreg, 0, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	%vreg22<def> = COPY %vreg21; GR64:%vreg22,%vreg21 dbg:test.cpp:36:16 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg22; mem:ST8[%2] GR64:%vreg22 dbg:test.cpp:36:14 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg17<def> = MOV32ri64 8; GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%vreg18<def> = SUBREG_TO_REG 0, %vreg17<kill>, sub_32bit; GR64:%vreg18 GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%RDI<def> = COPY %vreg18; GR64:%vreg18 dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg19<def> = COPY %RAX; GR64:%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg13<def> = COPY %vreg19; GR64:%vreg13,%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg14<def> = COPY %vreg13; GR64:%vreg14,%vreg13 dbg:test.cpp:38:31 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%RDI<def> = COPY %vreg14; GR64:%vreg14 dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%vreg12<def> = COPY %vreg14; GR64:%vreg12,%vreg14 dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr <fi#3>, 1, %noreg, 0, %noreg, %vreg12; mem:ST8[%4] GR64:%vreg12 dbg:test.cpp:38:18 Node Type ID: []
	%vreg9<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg9 dbg:test.cpp:39:5 Node Type ID: []
	%vreg8<def> = MOV64rm %vreg9, 1, %noreg, 0, %noreg; mem:LD8[%10] GR64:%vreg8,%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%vreg7<def> = MOV64rm %vreg8, 1, %noreg, 0, %noreg; mem:LD8[%12] GR64:%vreg7,%vreg8 dbg:test.cpp:39:17 Node Type ID: []
	%vreg5<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%2] GR64:%vreg5 dbg:test.cpp:39:24 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%RDI<def> = COPY %vreg9; GR64:%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = COPY %vreg5; GR64:%vreg5 dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %vreg7, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSI<imp-use>; GR64:%vreg7 dbg:test.cpp:39:17 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%vreg1<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg1 dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %vreg1, 0, %EFLAGS<imp-def>; GR64:%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Predecessors according to CFG: BB#0
	%vreg24<def> = COPY %vreg1; GR64:%vreg24,%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = COPY %vreg24; GR64:%vreg24 dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Predecessors according to CFG: BB#0 BB#1
	%vreg25<def> = MOV32r0 %EFLAGS<imp-def>; GR32:%vreg25 Node Type ID: []
	%EAX<def> = COPY %vreg25; GR32:%vreg25 dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Two-Address instruction pass ***:
# Machine code for function main: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
  fi#2: size=2, align=2, at location [SP+8]
  fi#3: size=8, align=8, at location [SP+8]

BB#0: derived from LLVM BB %0
	%vreg15<def> = MOV32ri 8; GR32:%vreg15 Node Type ID: []
	%vreg16<def> = SUBREG_TO_REG 0, %vreg15, sub_32bit; GR64:%vreg16 GR32:%vreg15 Node Type ID: []
	%vreg21<def> = LEA64r <fi#2>, 1, %noreg, 0, %noreg; GR64:%vreg21 Node Type ID: []
	MOV32mi <fi#0>, 1, %noreg, 0, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 <fi#1>, 1, %noreg, 0, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi <fi#2>, 1, %noreg, 0, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	%vreg22<def> = COPY %vreg21; GR64:%vreg22,%vreg21 dbg:test.cpp:36:16 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg22; mem:ST8[%2] GR64:%vreg22 dbg:test.cpp:36:14 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg17<def> = MOV32ri64 8; GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%vreg18<def> = SUBREG_TO_REG 0, %vreg17<kill>, sub_32bit; GR64:%vreg18 GR32:%vreg17 dbg:test.cpp:38:31 Node Type ID: []
	%RDI<def> = COPY %vreg18; GR64:%vreg18 dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:31 Node Type ID: []
	%vreg19<def> = COPY %RAX; GR64:%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg13<def> = COPY %vreg19; GR64:%vreg13,%vreg19 dbg:test.cpp:38:31 Node Type ID: []
	%vreg14<def> = COPY %vreg13; GR64:%vreg14,%vreg13 dbg:test.cpp:38:31 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%RDI<def> = COPY %vreg14; GR64:%vreg14 dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:38:35 Node Type ID: []
	%vreg12<def> = COPY %vreg14; GR64:%vreg12,%vreg14 dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr <fi#3>, 1, %noreg, 0, %noreg, %vreg12; mem:ST8[%4] GR64:%vreg12 dbg:test.cpp:38:18 Node Type ID: []
	%vreg9<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg9 dbg:test.cpp:39:5 Node Type ID: []
	%vreg8<def> = MOV64rm %vreg9, 1, %noreg, 0, %noreg; mem:LD8[%10] GR64:%vreg8,%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%vreg7<def> = MOV64rm %vreg8, 1, %noreg, 0, %noreg; mem:LD8[%12] GR64:%vreg7,%vreg8 dbg:test.cpp:39:17 Node Type ID: []
	%vreg5<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%2] GR64:%vreg5 dbg:test.cpp:39:24 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%RDI<def> = COPY %vreg9; GR64:%vreg9 dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = COPY %vreg5; GR64:%vreg5 dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %vreg7, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSI<imp-use>; GR64:%vreg7 dbg:test.cpp:39:17 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def>, %EFLAGS<imp-def>, %RSP<imp-use>; dbg:test.cpp:39:17 Node Type ID: []
	%vreg1<def> = MOV64rm <fi#3>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg1 dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %vreg1, 0, %EFLAGS<imp-def>; GR64:%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Predecessors according to CFG: BB#0
	%vreg24<def> = COPY %vreg1; GR64:%vreg24,%vreg1 dbg:test.cpp:40:5 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = COPY %vreg24; GR64:%vreg24 dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Predecessors according to CFG: BB#0 BB#1
	%vreg25<def> = MOV32r0 %EFLAGS<imp-def>; GR32:%vreg25 Node Type ID: []
	%EAX<def> = COPY %vreg25; GR32:%vreg25 dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Prologue/Epilogue Insertion & Frame Finalization ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%RCX<def> = SUBREG_TO_REG 0, %EAX<kill>, sub_32bit Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri64 8; dbg:test.cpp:38:31 Node Type ID: []
	%RDI<def> = SUBREG_TO_REG 0, %EAX<kill>, sub_32bit; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = COPY %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = COPY %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = COPY %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def> = MOV32r0 %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Post-RA pseudo instruction expansion pass ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Analyze Machine Code For Garbage Collection ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Contiguously Lay Out Funclets ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After StackMap Liveness Analysis ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Live DEBUG_VALUE analysis ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Insert XRay ops ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Implement the 'patchable-function' attribute ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

# *** IR Dump After Implement the 'TyCHE Stack Object Dump ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=4, align=4, at location [SP-12]
  fi#1: size=8, align=8, at location [SP-24]
  fi#2: size=2, align=2, at location [SP-26]
  fi#3: size=8, align=8, at location [SP-40]
  fi#4: size=8, align=8, at location [SP-48]
  fi#5: size=8, align=8, at location [SP-56]
  fi#6: size=8, align=8, at location [SP-64]

BB#0: derived from LLVM BB %0
    Live Ins: %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	%EAX<def> = MOV32ri 8 Node Type ID: []
	%ECX<def> = MOV32rr %EAX<kill>, %RCX<imp-def> Node Type ID: []
	%RDX<def> = LEA64r %RBP, 1, %noreg, -18, %noreg Node Type ID: []
	MOV32mi %RBP, 1, %noreg, -4, %noreg, 0; mem:ST4[%1] Node Type ID: []
	MOV64mi32 %RBP, 1, %noreg, -16, %noreg, 0; mem:ST8[%2] dbg:test.cpp:32:10 Node Type ID: []
	MOV16mi %RBP, 1, %noreg, -18, %noreg, 8; mem:ST2[%3] dbg:test.cpp:35:15 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDX<kill>; mem:ST8[%2] dbg:test.cpp:36:14 Node Type ID: []
	%EAX<def> = MOV32ri 8; dbg:test.cpp:38:31 Node Type ID: []
	%EDI<def> = MOV32rr %EAX<kill>, %RDI<imp-def>; dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -40, %noreg, %RCX<kill>; mem:ST8[FixedStack4] dbg:test.cpp:38:31 Node Type ID: []
	CALL64pcrel32 <ga:@_Znwm>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>, %RAX<imp-def>; dbg:test.cpp:38:31 Node Type ID: [38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
	%RDI<def> = MOV64rr %RAX; dbg:test.cpp:38:35 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -48, %noreg, %RAX<kill>; mem:ST8[FixedStack5] dbg:test.cpp:38:35 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN10CWE843_badC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:38:35 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -48, %noreg; mem:LD8[FixedStack5] dbg:test.cpp:38:31 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -32, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:38:18 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:39:5 Node Type ID: []
	%RCX<def> = MOV64rm %RAX, 1, %noreg, 0, %noreg; mem:LD8[%10] dbg:test.cpp:39:17 Node Type ID: []
	%RCX<def> = MOV64rm %RCX<kill>, 1, %noreg, 0, %noreg; mem:LD8[%12] dbg:test.cpp:39:17 Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%2] dbg:test.cpp:39:24 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:39:17 Node Type ID: []
	CALL64r %RCX<kill>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSI<imp-use,kill>; dbg:test.cpp:39:17 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -32, %noreg; mem:LD8[%4] dbg:test.cpp:40:12 Node Type ID: []
	CMP64ri8 %RAX, 0, %EFLAGS<imp-def>; dbg:test.cpp:40:5 Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -56, %noreg, %RAX<kill>; mem:ST8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	JE_1 <BB#2>, %EFLAGS<imp-use>; dbg:test.cpp:40:5 Node Type ID: []
    Successors according to CFG: BB#2 BB#1

BB#1: derived from LLVM BB %17
    Live Ins: %RBP
    Predecessors according to CFG: BB#0
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -56, %noreg; mem:LD8[FixedStack6] dbg:test.cpp:40:5 Node Type ID: []
	%RDI<def> = MOV64rr %RAX<kill>; dbg:test.cpp:40:5 Node Type ID: []
	CALL64pcrel32 <ga:@_ZdlPv>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:40:5 Node Type ID: [40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %19
    Live Ins: %RBP
    Predecessors according to CFG: BB#0 BB#1
	%EAX<def,tied1> = XOR32rr %EAX<undef,tied0>, %EAX<undef>, %EFLAGS<imp-def> Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 64, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:41:5 Node Type ID: []
	RETQ %EAX<imp-use,kill>; dbg:test.cpp:41:5 Node Type ID: []

# End machine code for function main.

*** IR Dump After Exception handling preparation ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
*** IR Dump After Safe Stack instrumentation pass ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN10CWE843_badC2Ev(%class.CWE843_bad*) unnamed_addr #4 comdat align 2 !dbg !76 !effectiveSanArgs !77 {
  %2 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !78
  store %class.CWE843_bad* %0, %class.CWE843_bad** %2, align 8
  %3 = load %class.CWE843_bad*, %class.CWE843_bad** %2, align 8, !effectiveSan !26
  %4 = bitcast %class.CWE843_bad* %3 to %class.CWE843_base*, !dbg !79, !effectiveSan !14
  call void @_ZN11CWE843_baseC2Ev(%class.CWE843_base* %4) #6, !dbg !79
  %5 = bitcast %class.CWE843_bad* %3 to i32 (...)***, !dbg !79, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV10CWE843_bad, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5, align 8, !dbg !79
  ret void, !dbg !79
}
# *** IR Dump After Expand ISel Pseudo-instructions ***:
# Machine code for function _ZN10CWE843_badC2Ev: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = COPY %vreg2; GR64:%vreg2 dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; GR64:%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%5] GR64:%vreg2,%vreg4 dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Local Stack Slot Allocation ***:
# Machine code for function _ZN10CWE843_badC2Ev: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = COPY %vreg2; GR64:%vreg2 dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; GR64:%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%5] GR64:%vreg2,%vreg4 dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Eliminate PHI nodes for register allocation ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = COPY %vreg2; GR64:%vreg2 dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; GR64:%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%5] GR64:%vreg2,%vreg4 dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Two-Address instruction pass ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = COPY %vreg2; GR64:%vreg2 dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:23:7 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; GR64:%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	%vreg4<def> = COPY %vreg3; GR64:%vreg4,%vreg3 dbg:test.cpp:23:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg4<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4 dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%5] GR64:%vreg2,%vreg4 dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Prologue/Epilogue Insertion & Frame Finalization ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Post-RA pseudo instruction expansion pass ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Analyze Machine Code For Garbage Collection ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Contiguously Lay Out Funclets ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After StackMap Liveness Analysis ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Live DEBUG_VALUE analysis ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Insert XRay ops ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Implement the 'patchable-function' attribute ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

# *** IR Dump After Implement the 'TyCHE Stack Object Dump ***:
# Machine code for function _ZN10CWE843_badC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RDI; mem:ST8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	CALL64pcrel32 <ga:@_ZN11CWE843_baseC2Ev>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %RDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def> = MOV64ri <ga:@_ZTV10CWE843_bad>; dbg:test.cpp:23:7 Node Type ID: []
	%RDI<def,tied1> = ADD64ri8 %RDI<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:23:7 Node Type ID: []
	%RAX<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[FixedStack1] dbg:test.cpp:23:7 Node Type ID: []
	MOV64mr %RAX<kill>, 1, %noreg, 0, %noreg, %RDI<kill>; mem:ST8[%5] dbg:test.cpp:23:7 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:23:7 Node Type ID: []
	RETQ; dbg:test.cpp:23:7 Node Type ID: []

# End machine code for function _ZN10CWE843_badC2Ev.

*** IR Dump After Exception handling preparation ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
*** IR Dump After Safe Stack instrumentation pass ***
; Function Attrs: noinline nounwind uwtable
define linkonce_odr void @_ZN11CWE843_baseC2Ev(%class.CWE843_base*) unnamed_addr #4 comdat align 2 !dbg !80 !effectiveSanArgs !81 {
  %2 = alloca %class.CWE843_base*, align 8, !effectiveSan !13, !TYCHE_MD !82
  store %class.CWE843_base* %0, %class.CWE843_base** %2, align 8
  %3 = load %class.CWE843_base*, %class.CWE843_base** %2, align 8, !effectiveSan !14
  %4 = bitcast %class.CWE843_base* %3 to i32 (...)***, !dbg !83, !effectiveSan !40
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV11CWE843_base, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %4, align 8, !dbg !83
  ret void, !dbg !83
}
# *** IR Dump After Expand ISel Pseudo-instructions ***:
# Machine code for function _ZN11CWE843_baseC2Ev: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV11CWE843_base>; GR64:%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%4] GR64:%vreg2,%vreg4 dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Local Stack Slot Allocation ***:
# Machine code for function _ZN11CWE843_baseC2Ev: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV11CWE843_base>; GR64:%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%4] GR64:%vreg2,%vreg4 dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Eliminate PHI nodes for register allocation ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV11CWE843_base>; GR64:%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg3<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4,%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%4] GR64:%vreg2,%vreg4 dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Two-Address instruction pass ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0

BB#0: derived from LLVM BB %1
    Live Ins: %RDI
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%2] GR64:%vreg1 Node Type ID: []
	%vreg2<def> = MOV64rm <fi#0>, 1, %noreg, 0, %noreg; mem:LD8[%2](dereferenceable) GR64:%vreg2 Node Type ID: []
	%vreg3<def> = MOV64ri <ga:@_ZTV11CWE843_base>; GR64:%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	%vreg4<def> = COPY %vreg3; GR64:%vreg4,%vreg3 dbg:test.cpp:11:7 Node Type ID: []
	%vreg4<def,tied1> = ADD64ri8 %vreg4<tied0>, 16, %EFLAGS<imp-def,dead>; GR64:%vreg4 dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %vreg2, 1, %noreg, 0, %noreg, %vreg4<kill>; mem:ST8[%4] GR64:%vreg2,%vreg4 dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Prologue/Epilogue Insertion & Frame Finalization ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Post-RA pseudo instruction expansion pass ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Analyze Machine Code For Garbage Collection ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Contiguously Lay Out Funclets ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After StackMap Liveness Analysis ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Live DEBUG_VALUE analysis ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Insert XRay ops ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Implement the 'patchable-function' attribute ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

# *** IR Dump After Implement the 'TyCHE Stack Object Dump ***:
# Machine code for function _ZN11CWE843_baseC2Ev: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
Function Live Ins: %RDI

BB#0: derived from LLVM BB %1
    Live Ins: %RDI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%2] Node Type ID: []
	%RDI<def> = MOV64rm %RBP, 1, %noreg, -8, %noreg; mem:LD8[%2](dereferenceable) Node Type ID: []
	%RAX<def> = MOV64ri <ga:@_ZTV11CWE843_base>; dbg:test.cpp:11:7 Node Type ID: []
	%RAX<def,tied1> = ADD64ri8 %RAX<tied0>, 16, %EFLAGS<imp-def,dead>; dbg:test.cpp:11:7 Node Type ID: []
	MOV64mr %RDI<kill>, 1, %noreg, 0, %noreg, %RAX<kill>; mem:ST8[%4] dbg:test.cpp:11:7 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:11:7 Node Type ID: []
	RETQ; dbg:test.cpp:11:7 Node Type ID: []

# End machine code for function _ZN11CWE843_baseC2Ev.

*** IR Dump After Exception handling preparation ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
*** IR Dump After Safe Stack instrumentation pass ***
; Function Attrs: noinline uwtable
define linkonce_odr void @_ZN10CWE843_bad6actionEPv(%class.CWE843_bad*, i8*) unnamed_addr #0 comdat align 2 !dbg !84 !effectiveSanArgs !85 {
  %3 = alloca %class.CWE843_bad*, align 8, !effectiveSan !39, !TYCHE_MD !86
  %4 = alloca i8*, align 8, !effectiveSan !8, !TYCHE_MD !87
  store %class.CWE843_bad* %0, %class.CWE843_bad** %3, align 8
  store i8* %1, i8** %4, align 8
  %5 = load %class.CWE843_bad*, %class.CWE843_bad** %3, align 8, !effectiveSan !26
  %6 = load i8*, i8** %4, align 8, !dbg !88, !effectiveSan !0
  %7 = bitcast i8* %6 to i32*, !dbg !89, !effectiveSan !6
  %8 = load i32, i32* %7, align 4, !dbg !90, !effectiveSan !7
  call void @_Z12printIntLinei(i32 %8), !dbg !91
  ret void, !dbg !92
}
# *** IR Dump After Expand ISel Pseudo-instructions ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0, %RSI in %vreg2

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI
	%vreg2<def> = COPY %RSI; GR64:%vreg2 Node Type ID: []
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	%vreg3<def> = COPY %vreg2<kill>; GR64:%vreg3,%vreg2 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%3] GR64:%vreg1 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg3; mem:ST8[%4] GR64:%vreg3 Node Type ID: []
	%vreg7<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg7 dbg:test.cpp:27:30 Node Type ID: []
	%vreg6<def> = MOV32rm %vreg7, 1, %noreg, 0, %noreg; mem:LD4[%7] GR32:%vreg6 GR64:%vreg7 dbg:test.cpp:27:22 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	%EDI<def> = COPY %vreg6; GR32:%vreg6 dbg:test.cpp:27:9 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Local Stack Slot Allocation ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: IsSSA, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0, %RSI in %vreg2

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI
	%vreg2<def> = COPY %RSI; GR64:%vreg2 Node Type ID: []
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	%vreg3<def> = COPY %vreg2<kill>; GR64:%vreg3,%vreg2 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%3] GR64:%vreg1 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg3; mem:ST8[%4] GR64:%vreg3 Node Type ID: []
	%vreg7<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg7 dbg:test.cpp:27:30 Node Type ID: []
	%vreg6<def> = MOV32rm %vreg7, 1, %noreg, 0, %noreg; mem:LD4[%7] GR32:%vreg6 GR64:%vreg7 dbg:test.cpp:27:22 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	%EDI<def> = COPY %vreg6; GR32:%vreg6 dbg:test.cpp:27:9 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Eliminate PHI nodes for register allocation ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0, %RSI in %vreg2

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI
	%vreg2<def> = COPY %RSI; GR64:%vreg2 Node Type ID: []
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	%vreg3<def> = COPY %vreg2<kill>; GR64:%vreg3,%vreg2 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%3] GR64:%vreg1 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg3; mem:ST8[%4] GR64:%vreg3 Node Type ID: []
	%vreg7<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg7 dbg:test.cpp:27:30 Node Type ID: []
	%vreg6<def> = MOV32rm %vreg7, 1, %noreg, 0, %noreg; mem:LD4[%7] GR32:%vreg6 GR64:%vreg7 dbg:test.cpp:27:22 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	%EDI<def> = COPY %vreg6; GR32:%vreg6 dbg:test.cpp:27:9 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Two-Address instruction pass ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness
Frame Objects:
  fi#0: size=8, align=8, at location [SP+8]
  fi#1: size=8, align=8, at location [SP+8]
Function Live Ins: %RDI in %vreg0, %RSI in %vreg2

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI
	%vreg2<def> = COPY %RSI; GR64:%vreg2 Node Type ID: []
	%vreg0<def> = COPY %RDI; GR64:%vreg0 Node Type ID: []
	%vreg1<def> = COPY %vreg0<kill>; GR64:%vreg1,%vreg0 Node Type ID: []
	%vreg3<def> = COPY %vreg2<kill>; GR64:%vreg3,%vreg2 Node Type ID: []
	MOV64mr <fi#0>, 1, %noreg, 0, %noreg, %vreg1; mem:ST8[%3] GR64:%vreg1 Node Type ID: []
	MOV64mr <fi#1>, 1, %noreg, 0, %noreg, %vreg3; mem:ST8[%4] GR64:%vreg3 Node Type ID: []
	%vreg7<def> = MOV64rm <fi#1>, 1, %noreg, 0, %noreg; mem:LD8[%4] GR64:%vreg7 dbg:test.cpp:27:30 Node Type ID: []
	%vreg6<def> = MOV32rm %vreg7, 1, %noreg, 0, %noreg; mem:LD4[%7] GR32:%vreg6 GR64:%vreg7 dbg:test.cpp:27:22 Node Type ID: []
	ADJCALLSTACKDOWN64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	%EDI<def> = COPY %vreg6; GR32:%vreg6 dbg:test.cpp:27:9 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	ADJCALLSTACKUP64 0, 0, %RSP<imp-def,dead>, %EFLAGS<imp-def,dead>, %RSP<imp-use>; dbg:test.cpp:27:9 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Prologue/Epilogue Insertion & Frame Finalization ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Post-RA pseudo instruction expansion pass ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Analyze Machine Code For Garbage Collection ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Contiguously Lay Out Funclets ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After StackMap Liveness Analysis ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Live DEBUG_VALUE analysis ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Insert XRay ops ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Implement the 'patchable-function' attribute ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

# *** IR Dump After Implement the 'TyCHE Stack Object Dump ***:
# Machine code for function _ZN10CWE843_bad6actionEPv: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#-1: size=8, align=16, fixed, at location [SP-8]
  fi#0: size=8, align=8, at location [SP-16]
  fi#1: size=8, align=8, at location [SP-24]
Function Live Ins: %RDI, %RSI

BB#0: derived from LLVM BB %2
    Live Ins: %RDI %RSI %RBP
	PUSH64r %RBP<kill>, %RSP<imp-def>, %RSP<imp-use>; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RBP<def> = MOV64rr %RSP; flags: FrameSetup Node Type ID: []
	CFI_INSTRUCTION <call frame instruction> Node Type ID: []
	%RSP<def,tied1> = SUB64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameSetup Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -8, %noreg, %RDI<kill>; mem:ST8[%3] Node Type ID: []
	MOV64mr %RBP, 1, %noreg, -16, %noreg, %RSI<kill>; mem:ST8[%4] Node Type ID: []
	%RSI<def> = MOV64rm %RBP, 1, %noreg, -16, %noreg; mem:LD8[%4] dbg:test.cpp:27:30 Node Type ID: []
	%EDI<def> = MOV32rm %RSI<kill>, 1, %noreg, 0, %noreg; mem:LD4[%7] dbg:test.cpp:27:22 Node Type ID: []
	CALL64pcrel32 <ga:@_Z12printIntLinei>, <regmask %BH %BL %BP %BPL %BX %EBP %EBX %RBP %RBX %R12 %R13 %R14 %R15 %R12B %R13B %R14B %R15B %R12D %R13D %R14D %R15D %R12W %R13W %R14W %R15W>, %RSP<imp-use>, %EDI<imp-use,kill>, %RSP<imp-def>; dbg:test.cpp:27:9 Node Type ID: []
	%RSP<def,tied1> = ADD64ri8 %RSP<tied0>, 16, %EFLAGS<imp-def,dead>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	%RBP<def> = POP64r %RSP<imp-def>, %RSP<imp-use>; flags: FrameDestroy dbg:test.cpp:28:5 Node Type ID: []
	RETQ; dbg:test.cpp:28:5 Node Type ID: []

# End machine code for function _ZN10CWE843_bad6actionEPv.

2 warnings generated.
End: X86DAGToDAGISel Phase! OpCode: 47 -1 0x231f9d0: i64,ch,glue = CopyFromReg 0x2320330; Register:i64 %physreg35; 0x2320330:1 Node TypeID: [ 1#38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
End: X86DAGToDAGISel Phase! OpCode: 65088 -1 0x2320150: ch,glue = <<Unknown Machine Node #65088>> TargetGlobalAddress:i64<i8* (i64)* @_Znwm> 0; Register:i64 %physreg39; RegisterMask:Untyped; 0x231f890; 0x231f890:1 Node TypeID: [ 1#38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
Instr Emitter Phase: Node OpCode: 65088 38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#0x2320150: ch,glue = <<Unknown Machine Node #65088>> TargetGlobalAddress:i64<i8* (i64)* @_Znwm> 0; Register:i64 %physreg39; RegisterMask:Untyped; 0x231f890; 0x231f890:1 Node TypeID: [ 1#38#31#36554568#7996980728488718250#2769108292725333437#38#31#36249472#36266160#3#36266160#36249472#_Znwm#class CWE843_bad#main#]
End: X86DAGToDAGISel Phase! OpCode: 65316 -1 0x231ff70: i64,ch,glue = <<Unknown Machine Node #65316>> TargetConstant:i64<0>; TargetConstant:i64<0>; 0x231f890; 0x231f890:1 Node TypeID: [ 1#40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
End: X86DAGToDAGISel Phase! OpCode: 65088 -1 0x231f890: ch,glue = <<Unknown Machine Node #65088>> TargetGlobalAddress:i64<void (i8*)* @_ZdlPv> 0; Register:i64 %physreg39; RegisterMask:Untyped; 0x231f9d0; 0x231f9d0:1 Node TypeID: [ 1#40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
Instr Emitter Phase: Node OpCode: 65088 40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#0x231f890: ch,glue = <<Unknown Machine Node #65088>> TargetGlobalAddress:i64<void (i8*)* @_ZdlPv> 0; Register:i64 %physreg39; RegisterMask:Untyped; 0x231f9d0; 0x231f9d0:1 Node TypeID: [ 1#40#5#0#0#0#40#5#36264704#36280432#18446744073709551615#36280432#36264704#_ZdlPv#FREE#main#]
