=====
SETUP
-9.868
32.157
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
21.523
top/processor/sha_core/n1734_s1
21.523
21.580
top/processor/sha_core/n1733_s1
21.580
21.637
top/processor/sha_core/n1732_s1
21.637
21.694
top/processor/sha_core/n1731_s1
21.694
21.751
top/processor/sha_core/n1730_s1
21.751
21.808
top/processor/sha_core/n1729_s1
21.808
22.371
top/processor/sha_core/n6279_s0
26.591
27.413
top/processor/sha_core/w_w_2_5_s0
32.157
=====
SETUP
-9.862
32.151
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
21.523
top/processor/sha_core/n1734_s1
21.523
21.580
top/processor/sha_core/n1733_s1
21.580
21.637
top/processor/sha_core/n1732_s1
21.637
21.694
top/processor/sha_core/n1731_s1
21.694
21.751
top/processor/sha_core/n1730_s1
21.751
21.808
top/processor/sha_core/n1729_s1
21.808
22.371
top/processor/sha_core/n6279_s0
26.591
27.413
top/processor/sha_core/w_w_0_5_s0
32.151
=====
SETUP
-9.833
32.122
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
22.498
top/processor/sha_core/n1721_s1
22.498
23.061
top/processor/sha_core/n6271_s0
26.940
28.039
top/processor/sha_core/w_w_0_7_s2
32.122
=====
SETUP
-9.798
32.087
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.679
top/processor/sha_core/n6275_s0
26.899
27.998
top/processor/sha_core/w_w_1_6_s0
32.087
=====
SETUP
-9.792
32.081
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.679
top/processor/sha_core/n6275_s0
26.899
27.998
top/processor/sha_core/w_w_2_6_s0
32.081
=====
SETUP
-9.622
31.911
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
22.029
top/processor/sha_core/n6285_s0
26.079
27.178
top/processor/sha_core/w_w_0_3_s0
31.911
=====
SETUP
-9.578
31.867
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
21.523
top/processor/sha_core/n1734_s1
21.523
21.580
top/processor/sha_core/n1733_s1
21.580
21.637
top/processor/sha_core/n1732_s1
21.637
21.694
top/processor/sha_core/n1731_s1
21.694
21.751
top/processor/sha_core/n1730_s1
21.751
21.808
top/processor/sha_core/n1729_s1
21.808
22.371
top/processor/sha_core/n6279_s0
26.591
27.413
top/processor/sha_core/w_w_3_5_s0
31.867
=====
SETUP
-9.578
31.867
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
21.523
top/processor/sha_core/n1734_s1
21.523
21.580
top/processor/sha_core/n1733_s1
21.580
21.637
top/processor/sha_core/n1732_s1
21.637
21.694
top/processor/sha_core/n1731_s1
21.694
21.751
top/processor/sha_core/n1730_s1
21.751
21.808
top/processor/sha_core/n1729_s1
21.808
22.371
top/processor/sha_core/n6279_s0
26.591
27.413
top/processor/sha_core/w_w_1_5_s0
31.867
=====
SETUP
-9.544
31.832
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
22.498
top/processor/sha_core/n1721_s1
22.498
23.061
top/processor/sha_core/n6271_s0
26.940
28.039
top/processor/sha_core/w_w_3_7_s2
31.832
=====
SETUP
-9.544
31.832
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
22.498
top/processor/sha_core/n1721_s1
22.498
23.061
top/processor/sha_core/n6271_s0
26.940
28.039
top/processor/sha_core/w_w_2_7_s2
31.832
=====
SETUP
-9.525
31.813
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
23.004
top/processor/sha_core/n6272_s0
26.719
27.541
top/processor/sha_core/w_w_3_6_s2
31.813
=====
SETUP
-9.499
31.787
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
22.498
top/processor/sha_core/n1721_s1
22.498
23.061
top/processor/sha_core/n6271_s0
26.940
28.039
top/processor/sha_core/w_w_1_7_s2
31.787
=====
SETUP
-9.490
31.779
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.679
top/processor/sha_core/n6275_s0
26.899
27.998
top/processor/sha_core/w_w_3_6_s0
31.779
=====
SETUP
-9.490
31.779
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.679
top/processor/sha_core/n6275_s0
26.899
27.998
top/processor/sha_core/w_w_0_6_s0
31.779
=====
SETUP
-9.476
31.764
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.679
top/processor/sha_core/n6275_s0
26.899
27.998
top/processor/sha_core/w_w_3_6_s2
31.764
=====
SETUP
-9.452
31.741
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
22.029
top/processor/sha_core/n6285_s0
26.079
27.178
top/processor/sha_core/w_w_3_3_s0
31.741
=====
SETUP
-9.414
31.703
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.173
top/processor/sha_core/n1724_s1
22.173
22.736
top/processor/sha_core/n6274_s0
26.137
27.236
top/processor/sha_core/w_w_3_6_s2
31.703
=====
SETUP
-9.371
31.660
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.173
top/processor/sha_core/n1724_s1
22.173
22.736
top/processor/sha_core/n6274_s0
26.137
27.236
top/processor/sha_core/w_w_1_6_s2
31.660
=====
SETUP
-9.354
31.643
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
23.004
top/processor/sha_core/n6272_s0
26.719
27.541
top/processor/sha_core/w_w_0_6_s2
31.643
=====
SETUP
-9.348
31.637
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
20.107
top/processor/sha_core/n1723_s1
21.396
22.441
top/processor/sha_core/n1722_s1
22.441
23.004
top/processor/sha_core/n6272_s0
26.719
27.541
top/processor/sha_core/w_w_1_6_s2
31.637
=====
SETUP
-9.326
31.615
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_30_G[0]_s9
11.353
11.979
top/processor/sha_core/w_DOL_30_G[0]_s4
11.979
12.128
top/processor/sha_core/n1377_s0
15.563
16.189
top/processor/sha_core/n1749_s
16.994
18.039
top/processor/sha_core/n1748_s
18.039
18.602
top/processor/sha_core/n1748_s1
19.737
20.782
top/processor/sha_core/n1747_s1
20.782
20.839
top/processor/sha_core/n1746_s1
20.839
20.896
top/processor/sha_core/n1745_s1
20.896
20.953
top/processor/sha_core/n1744_s1
20.953
21.010
top/processor/sha_core/n1743_s1
21.010
21.067
top/processor/sha_core/n1742_s1
21.067
21.124
top/processor/sha_core/n1741_s1
21.124
21.181
top/processor/sha_core/n1740_s1
21.181
21.238
top/processor/sha_core/n1739_s1
21.238
21.295
top/processor/sha_core/n1738_s1
21.295
21.352
top/processor/sha_core/n1737_s1
21.352
21.409
top/processor/sha_core/n1736_s1
21.409
21.466
top/processor/sha_core/n1735_s1
21.466
22.029
top/processor/sha_core/n6285_s0
26.079
27.178
top/processor/sha_core/w_w_1_3_s0
31.615
=====
SETUP
-9.280
31.569
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
19.601
top/processor/sha_core/n1722_s
19.601
19.658
top/processor/sha_core/n1721_s
19.658
20.221
top/processor/sha_core/n1721_s1
21.526
22.571
top/processor/sha_core/n1720_s1
22.571
23.134
top/processor/sha_core/n6270_s0
26.866
27.492
top/processor/sha_core/w_w_0_7_s2
31.569
=====
SETUP
-9.252
31.540
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.373
top/processor/sha_core/n1726_s
19.373
19.430
top/processor/sha_core/n1725_s
19.430
19.487
top/processor/sha_core/n1724_s
19.487
19.544
top/processor/sha_core/n1723_s
19.544
19.601
top/processor/sha_core/n1722_s
19.601
19.658
top/processor/sha_core/n1721_s
19.658
20.221
top/processor/sha_core/n1721_s1
21.526
22.571
top/processor/sha_core/n1720_s1
22.571
22.628
top/processor/sha_core/n1719_s1
22.628
22.685
top/processor/sha_core/n1718_s1
22.685
23.248
top/processor/sha_core/n6268_s0
26.984
28.083
top/processor/sha_core/w_w_1_7_s2
31.540
=====
SETUP
-9.232
31.520
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.173
top/processor/sha_core/n1724_s1
22.173
22.736
top/processor/sha_core/n6274_s0
26.137
27.236
top/processor/sha_core/w_w_2_6_s2
31.520
=====
SETUP
-9.232
31.520
22.289
clk_ibuf
0.000
2.088
top/processor/sha_core/t_2_s1
2.332
2.790
top/processor/sha_core/n1286_s2
5.319
6.141
top/processor/sha_core/n1284_s3
7.931
8.557
top/processor/sha_core/w_DOL_24_G[0]_s10
11.537
12.359
top/processor/sha_core/w_DOL_24_G[0]_s4
12.359
12.508
top/processor/sha_core/n1398_s0
15.284
16.316
top/processor/sha_core/n1728_s
18.271
19.316
top/processor/sha_core/n1727_s
19.316
19.879
top/processor/sha_core/n1727_s1
21.014
22.059
top/processor/sha_core/n1726_s1
22.059
22.116
top/processor/sha_core/n1725_s1
22.116
22.173
top/processor/sha_core/n1724_s1
22.173
22.736
top/processor/sha_core/n6274_s0
26.137
27.236
top/processor/sha_core/w_w_0_6_s2
31.520
=====
HOLD
0.576
2.153
1.577
clk_ibuf
0.000
1.392
top/uart_rx_inst/rx_d0_s0
1.577
1.910
top/uart_rx_inst/rx_d1_s0
2.153
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_19_s0
1.577
1.910
top/processor/n11422_s9
1.912
2.284
top/processor/total_bits_19_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_39_s0
1.577
1.910
top/processor/n11402_s9
1.912
2.284
top/processor/total_bits_39_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_48_s0
1.577
1.910
top/processor/n11393_s9
1.912
2.284
top/processor/total_bits_48_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_61_s0
1.577
1.910
top/processor/n11380_s9
1.912
2.284
top/processor/total_bits_61_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/uart_tx_inst/cycle_cnt_15_s0
1.577
1.910
top/uart_tx_inst/n160_s2
1.912
2.284
top/uart_tx_inst/cycle_cnt_15_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
top/uart_rx_inst/cycle_cnt_5_s0
1.577
1.910
top/uart_rx_inst/n163_s2
1.912
2.284
top/uart_rx_inst/cycle_cnt_5_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_6_s0
1.577
1.910
top/processor/n11435_s9
1.913
2.285
top/processor/total_bits_6_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_13_s0
1.577
1.910
top/processor/n11428_s9
1.913
2.285
top/processor/total_bits_13_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_14_s0
1.577
1.910
top/processor/n11427_s9
1.913
2.285
top/processor/total_bits_14_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_27_s0
1.577
1.910
top/processor/n11414_s9
1.913
2.285
top/processor/total_bits_27_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_30_s0
1.577
1.910
top/processor/n11411_s9
1.913
2.285
top/processor/total_bits_30_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_32_s0
1.577
1.910
top/processor/n11409_s11
1.913
2.285
top/processor/total_bits_32_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_40_s0
1.577
1.910
top/processor/n11401_s9
1.913
2.285
top/processor/total_bits_40_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_42_s0
1.577
1.910
top/processor/n11399_s9
1.913
2.285
top/processor/total_bits_42_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_49_s0
1.577
1.910
top/processor/n11392_s9
1.913
2.285
top/processor/total_bits_49_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_53_s0
1.577
1.910
top/processor/n11388_s9
1.913
2.285
top/processor/total_bits_53_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/processor/total_bits_62_s0
1.577
1.910
top/processor/n11379_s9
1.913
2.285
top/processor/total_bits_62_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_tx_inst/bit_cnt_2_s1
1.577
1.910
top/uart_tx_inst/n116_s1
1.913
2.285
top/uart_tx_inst/bit_cnt_2_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_tx_inst/cycle_cnt_3_s0
1.577
1.910
top/uart_tx_inst/n172_s2
1.913
2.285
top/uart_tx_inst/cycle_cnt_3_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_tx_inst/cycle_cnt_4_s0
1.577
1.910
top/uart_tx_inst/n171_s2
1.913
2.285
top/uart_tx_inst/cycle_cnt_4_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_tx_inst/cycle_cnt_6_s0
1.577
1.910
top/uart_tx_inst/n169_s2
1.913
2.285
top/uart_tx_inst/cycle_cnt_6_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_rx_inst/bit_cnt_2_s1
1.577
1.910
top/uart_rx_inst/n109_s1
1.913
2.285
top/uart_rx_inst/bit_cnt_2_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_rx_inst/cycle_cnt_0_s0
1.577
1.910
top/uart_rx_inst/n168_s3
1.913
2.285
top/uart_rx_inst/cycle_cnt_0_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
top/uart_rx_inst/cycle_cnt_2_s0
1.577
1.910
top/uart_rx_inst/n166_s2
1.913
2.285
top/uart_rx_inst/cycle_cnt_2_s0
2.285
