// Seed: 3156342530
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
  assign id_0 = 1;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_3 = id_3;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    output wire id_16,
    input tri id_17,
    output tri0 id_18
);
  assign id_3 = 1;
  module_0(
      id_4, id_13
  );
endmodule
