// Seed: 2789729518
module module_0 (
    output supply1 id_0
    , id_14, id_15,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10
    , id_16,
    input uwire id_11,
    output supply1 id_12
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_6,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = -1;
  localparam id_8 = ~1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire [1 : -1] id_16;
  assign #id_17 id_3 = -1;
  logic id_18;
endmodule
