module Project(clk,			//输入32.768MHZ
					rst,			//复位按键
					fsk_to_DAC) //输出到DAC的信号
	input  clk,rst;
	output [7:0]fsk_to_DAC;
	reg    [7:0]count;
	reg    m_sequence;
	
	reg clk_32,clk_32x16,clk_32x8,clk_32x16x160;
	LY_DIV#(32)  mod_a(clk,rst,clk_32); 
	LY_DIV#(16)  mod_a(clk_32,rst,clk_32x16); 	
	LY_DIV#(8)   mod_a(clk_32,rst,clk_32x8);
	LY_DIV#(160) mod_a(clk_32x16,rst,clk_32x16x160); 	
	wlx_m_sequence   m_sequence1(clk_32x16x160,rst,m_sequence);
	
	
	
endmodule

	
	
	
	