$date
	Sat Aug 31 10:26:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_enc_4to2_tb $end
$var wire 2 ! out [1:0] $end
$var reg 1 " EN $end
$var reg 4 # in [3:0] $end
$scope module p_enc4to2 $end
$var wire 1 " en $end
$var wire 4 $ in [3:0] $end
$var reg 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
0"
b0 !
$end
#20
b1001 #
b1001 $
#40
b1 #
b1 $
1"
#60
b10 !
b10 %
b101 #
b101 $
#80
b11 !
b11 %
b1111 #
b1111 $
#100
b1 !
b1 %
b11 #
b11 $
#120
b11 !
b11 %
b1010 #
b1010 $
#140
b1110 #
b1110 $
#160
