Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 23:13:42 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          20          
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.854      -98.476                     20                   73        0.219        0.000                      0                   73        4.500        0.000                       0                    41  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.854      -98.476                     20                   73        0.219        0.000                      0                   73        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack       -6.854ns,  Total Violation      -98.476ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.854ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.635ns  (logic 9.175ns (55.155%)  route 7.460ns (44.845%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.225    19.714    s/number2__243_carry__6_n_2
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.963 f  s/number[3]_i_3/O
                         net (fo=5, routed)           0.504    20.467    s/number[3]_i_3_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  s/number[3]_i_1/O
                         net (fo=4, routed)           0.245    20.809    s/number_0
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201    13.927    s/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/C
                         clock pessimism              0.213    14.140    
                         clock uncertainty           -0.035    14.105    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.150    13.955    s/number_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -20.809    
  -------------------------------------------------------------------
                         slack                                 -6.854    

Slack (VIOLATED) :        -6.834ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.662ns  (logic 9.175ns (55.064%)  route 7.487ns (44.936%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.225    19.714    s/number2__243_carry__6_n_2
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.963 f  s/number[3]_i_3/O
                         net (fo=5, routed)           0.504    20.467    s/number[3]_i_3_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  s/number[3]_i_1/O
                         net (fo=4, routed)           0.273    20.837    s/number_0
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X2Y48          FDRE (Setup_fdre_C_CE)      -0.119    14.003    s/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                 -6.834    

Slack (VIOLATED) :        -6.821ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.650ns  (logic 9.175ns (55.105%)  route 7.475ns (44.895%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.225    19.714    s/number2__243_carry__6_n_2
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.963 f  s/number[3]_i_3/O
                         net (fo=5, routed)           0.504    20.467    s/number[3]_i_3_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  s/number[3]_i_1/O
                         net (fo=4, routed)           0.260    20.824    s/number_0
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.119    14.003    s/number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -20.824    
  -------------------------------------------------------------------
                         slack                                 -6.821    

Slack (VIOLATED) :        -6.759ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 9.175ns (55.473%)  route 7.365ns (44.527%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.225    19.714    s/number2__243_carry__6_n_2
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.963 f  s/number[3]_i_3/O
                         net (fo=5, routed)           0.504    20.467    s/number[3]_i_3_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  s/number[3]_i_1/O
                         net (fo=4, routed)           0.150    20.714    s/number_0
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201    13.927    s/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/C
                         clock pessimism              0.213    14.140    
                         clock uncertainty           -0.035    14.105    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.150    13.955    s/number_reg[2]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -20.714    
  -------------------------------------------------------------------
                         slack                                 -6.759    

Slack (VIOLATED) :        -6.583ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 9.280ns (55.978%)  route 7.298ns (44.022%))
  Logic Levels:           37  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.217    19.706    s/number2__243_carry__6_n_2
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.955 r  s/number[3]_i_5/O
                         net (fo=5, routed)           0.326    20.281    s/number[3]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I2_O)        0.097    20.378 r  s/number[0]_i_2/O
                         net (fo=1, routed)           0.269    20.647    s/number[0]_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.105    20.752 r  s/number[0]_i_1/O
                         net (fo=1, routed)           0.000    20.752    s/number[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201    13.927    s/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/C
                         clock pessimism              0.213    14.140    
                         clock uncertainty           -0.035    14.105    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.064    14.169    s/number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -20.752    
  -------------------------------------------------------------------
                         slack                                 -6.583    

Slack (VIOLATED) :        -6.536ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.497ns  (logic 9.272ns (56.206%)  route 7.225ns (43.794%))
  Logic Levels:           37  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.217    19.706    s/number2__243_carry__6_n_2
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.955 r  s/number[3]_i_5/O
                         net (fo=5, routed)           0.326    20.282    s/number[3]_i_5_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.097    20.379 r  s/number[2]_i_2/O
                         net (fo=1, routed)           0.195    20.574    s/number[2]_i_2_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.097    20.671 r  s/number[2]_i_1/O
                         net (fo=1, routed)           0.000    20.671    s/number[2]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201    13.927    s/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/C
                         clock pessimism              0.213    14.140    
                         clock uncertainty           -0.035    14.105    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.030    14.135    s/number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                         -20.671    
  -------------------------------------------------------------------
                         slack                                 -6.536    

Slack (VIOLATED) :        -6.503ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 9.272ns (56.126%)  route 7.248ns (43.874%))
  Logic Levels:           37  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.217    19.706    s/number2__243_carry__6_n_2
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.955 r  s/number[3]_i_5/O
                         net (fo=5, routed)           0.322    20.277    s/number[3]_i_5_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I2_O)        0.097    20.374 r  s/number[1]_i_2/O
                         net (fo=1, routed)           0.224    20.597    s/number[1]_i_2_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I2_O)        0.097    20.694 r  s/number[1]_i_1/O
                         net (fo=1, routed)           0.000    20.694    s/number[1]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.069    14.191    s/number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -20.694    
  -------------------------------------------------------------------
                         slack                                 -6.503    

Slack (VIOLATED) :        -6.486ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.503ns  (logic 9.272ns (56.185%)  route 7.231ns (43.815%))
  Logic Levels:           37  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.341     9.100    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.237     9.337 r  vga_sync_unit/row2_carry__1_i_4/O
                         net (fo=2, routed)           0.305     9.642    vga_sync_unit/row2_carry__1_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.097     9.739 r  vga_sync_unit/row2_carry__0_i_9/O
                         net (fo=50, routed)          0.407    10.146    vga_sync_unit/row3[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.097    10.243 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=5, routed)           0.495    10.738    s/row2__91_carry_i_8[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.112 r  s/number2__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    s/number2__14_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.342 r  s/number2__14_carry__1/O[1]
                         net (fo=3, routed)           0.475    11.817    s/number2__14_carry__1_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.225    12.042 r  s/number2__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.042    s/number2__94_carry__1_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.454 r  s/number2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.454    s/number2__94_carry__1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.543 r  s/number2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.543    s/number2__94_carry__2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.773 r  s/number2__94_carry__3/O[1]
                         net (fo=3, routed)           0.224    12.997    s/number2__94_carry__3_n_6
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.225    13.222 r  s/number2__138_carry__0_i_2/O
                         net (fo=1, routed)           0.458    13.680    s/number2__138_carry__0_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    13.978 r  s/number2__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    s/number2__138_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.070 r  s/number2__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.070    s/number2__138_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.293 f  s/number2__138_carry__2/O[1]
                         net (fo=5, routed)           0.414    14.707    s/number2__138_carry__2_n_6
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.216    14.923 r  s/number2__191_carry_i_3/O
                         net (fo=1, routed)           0.000    14.923    s/number2__191_carry_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.335 r  s/number2__191_carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    s/number2__191_carry_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.424 r  s/number2__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.424    s/number2__191_carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.597 r  s/number2__191_carry__1/CO[2]
                         net (fo=12, routed)          0.280    15.877    vga_sync_unit/number2__243_carry__2[0]
    SLICE_X1Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.449 r  vga_sync_unit/number2__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.449    vga_sync_unit/number2__243_carry__2_i_9_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.538 r  vga_sync_unit/number2__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.538    vga_sync_unit/number2__243_carry__3_i_9_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.725 r  vga_sync_unit/number2__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.278    17.003    vga_sync_unit/number2__243_carry__4_i_9_n_3
    SLICE_X1Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.626 r  vga_sync_unit/number2__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.249    17.875    vga_sync_unit/number2__243_carry__5_i_9_n_1
    SLICE_X0Y48          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.581    18.456 r  vga_sync_unit/number2__243_carry__6_i_5/CO[2]
                         net (fo=5, routed)           0.429    18.885    vga_sync_unit/row2_carry__1_i_1_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.237    19.122 r  vga_sync_unit/number2__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.122    s/number[3]_i_4_1[1]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.489 r  s/number2__243_carry__6/CO[1]
                         net (fo=4, routed)           0.217    19.706    s/number2__243_carry__6_n_2
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.249    19.955 r  s/number[3]_i_5/O
                         net (fo=5, routed)           0.323    20.278    s/number[3]_i_5_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I2_O)        0.097    20.375 r  s/number[3]_i_7/O
                         net (fo=1, routed)           0.205    20.580    s/number[3]_i_7_n_0
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.097    20.677 r  s/number[3]_i_2/O
                         net (fo=1, routed)           0.000    20.677    s/number[3]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X2Y48          FDRE (Setup_fdre_C_D)        0.069    14.191    s/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                 -6.486    

Slack (VIOLATED) :        -4.037ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.790ns  (logic 6.588ns (47.774%)  route 7.202ns (52.226%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.338     9.097    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.237     9.334 r  vga_sync_unit/row2_carry_i_13_comp/O
                         net (fo=34, routed)          0.745    10.080    vga_sync_unit/h_count_reg_reg[9]_10
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.097    10.177 r  vga_sync_unit/row2_carry__0_i_4_comp_3/O
                         net (fo=15, routed)          0.507    10.684    vga_sync_unit/h_count_reg_reg[9]_7[0]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.097    10.781 r  vga_sync_unit/row2__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.781    s/row2__91_carry__0_i_3_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.233 r  s/row2__14_carry__0/O[3]
                         net (fo=2, routed)           0.604    11.837    s/row2__14_carry__0_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.241    12.078 r  s/row2__91_carry__1_i_3/O
                         net (fo=2, routed)           0.462    12.540    s/row2__91_carry__1_i_3_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567    13.107 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.107    s/row2__91_carry__1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.199 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.199    s/row2__91_carry__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    13.422 r  s/row2__91_carry__3/O[1]
                         net (fo=2, routed)           0.403    13.826    s/row2__91_carry__3_n_6
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.216    14.042 r  s/row2__133_carry__0_i_2/O
                         net (fo=2, routed)           0.372    14.414    s/row2__133_carry__0_i_2_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    14.709 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.709    s/row2__133_carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.798 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.798    s/row2__133_carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.957 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.297    s/row2__133_carry__2_n_7
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    15.711 r  s/row2__164_carry/O[0]
                         net (fo=1, routed)           0.204    15.915    vga_sync_unit/col_reg[0]_0[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.209    16.124 r  vga_sync_unit/row2__169_carry_i_4/O
                         net (fo=1, routed)           0.000    16.124    s/col_reg[0]_0[1]
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    16.556 r  s/row2__169_carry/O[2]
                         net (fo=3, routed)           0.402    16.958    s/row2__169_carry_n_5
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.217    17.175 f  s/col[2]_i_5/O
                         net (fo=1, routed)           0.233    17.407    vga_sync_unit/row_reg[0]_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.097    17.504 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=11, routed)          0.460    17.964    s/row_reg[0]_0
    SLICE_X10Y43         FDRE                                         r  s/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142    13.868    s/clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  s/col_reg[0]/C
                         clock pessimism              0.213    14.081    
                         clock uncertainty           -0.035    14.046    
    SLICE_X10Y43         FDRE (Setup_fdre_C_CE)      -0.119    13.927    s/col_reg[0]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                 -4.037    

Slack (VIOLATED) :        -3.869ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.590ns  (logic 6.588ns (48.477%)  route 7.002ns (51.523%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.295     4.174    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.341     4.515 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.382     4.897    vga_sync_unit/x[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.097     4.994 f  vga_sync_unit/row2_carry_i_47/O
                         net (fo=2, routed)           0.345     5.339    vga_sync_unit/row2_carry_i_47_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.097     5.436 r  vga_sync_unit/row2_carry_i_16/O
                         net (fo=2, routed)           0.404     5.840    vga_sync_unit/row2_carry_i_16_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.097     5.937 r  vga_sync_unit/row2_carry_i_20/O
                         net (fo=1, routed)           0.000     5.937    vga_sync_unit/row2_carry_i_20_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.238 r  vga_sync_unit/row2_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.238    vga_sync_unit/row2_carry_i_8_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.419 r  vga_sync_unit/row2_carry_i_9/O[2]
                         net (fo=23, routed)          0.560     6.978    vga_sync_unit_n_6
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.230     7.208 r  row2_carry_i_59/O
                         net (fo=1, routed)           0.000     7.208    row2_carry_i_59_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.507 r  row2_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.507    row2_carry_i_37_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.666 r  row2_carry_i_11/O[0]
                         net (fo=3, routed)           0.441     8.107    vga_sync_unit/col_reg[0][0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.224     8.331 r  vga_sync_unit/row2_carry_i_35/O
                         net (fo=1, routed)           0.000     8.331    vga_sync_unit/row2_carry_i_35_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     8.759 r  vga_sync_unit/row2_carry_i_10/CO[2]
                         net (fo=68, routed)          0.338     9.097    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.237     9.334 r  vga_sync_unit/row2_carry_i_13_comp/O
                         net (fo=34, routed)          0.745    10.080    vga_sync_unit/h_count_reg_reg[9]_10
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.097    10.177 r  vga_sync_unit/row2_carry__0_i_4_comp_3/O
                         net (fo=15, routed)          0.507    10.684    vga_sync_unit/h_count_reg_reg[9]_7[0]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.097    10.781 r  vga_sync_unit/row2__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.781    s/row2__91_carry__0_i_3_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.233 r  s/row2__14_carry__0/O[3]
                         net (fo=2, routed)           0.604    11.837    s/row2__14_carry__0_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.241    12.078 r  s/row2__91_carry__1_i_3/O
                         net (fo=2, routed)           0.462    12.540    s/row2__91_carry__1_i_3_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567    13.107 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.107    s/row2__91_carry__1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.199 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.199    s/row2__91_carry__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    13.422 r  s/row2__91_carry__3/O[1]
                         net (fo=2, routed)           0.403    13.826    s/row2__91_carry__3_n_6
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.216    14.042 r  s/row2__133_carry__0_i_2/O
                         net (fo=2, routed)           0.372    14.414    s/row2__133_carry__0_i_2_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    14.709 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.709    s/row2__133_carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.798 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.798    s/row2__133_carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.957 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.297    s/row2__133_carry__2_n_7
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    15.711 r  s/row2__164_carry/O[0]
                         net (fo=1, routed)           0.204    15.915    vga_sync_unit/col_reg[0]_0[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.209    16.124 r  vga_sync_unit/row2__169_carry_i_4/O
                         net (fo=1, routed)           0.000    16.124    s/col_reg[0]_0[1]
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    16.556 r  s/row2__169_carry/O[2]
                         net (fo=3, routed)           0.402    16.958    s/row2__169_carry_n_5
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.217    17.175 f  s/col[2]_i_5/O
                         net (fo=1, routed)           0.233    17.407    vga_sync_unit/row_reg[0]_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.097    17.504 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=11, routed)          0.259    17.764    s/row_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  s/row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.141    13.867    s/clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  s/row_reg[0]/C
                         clock pessimism              0.213    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.150    13.895    s/row_reg[0]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                 -3.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 s/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.766%)  route 0.147ns (41.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    s/clk_IBUF_BUFG
    SLICE_X8Y46          FDRE                                         r  s/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  s/col_reg[1]/Q
                         net (fo=2, routed)           0.147     1.760    s/col[1]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  s/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.805    s/rgb_reg[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.964    s/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  s/rgb_reg_reg[11]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     1.586    s/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    vga_sync_unit/CLK
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.165     1.776    vga_sync_unit/pixel_reg[0]
    SLICE_X5Y32          LUT2 (Prop_lut2_I0_O)        0.042     1.818 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga_sync_unit/pixel_next[1]
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    vga_sync_unit/CLK
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.107     1.577    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.147%)  route 0.184ns (46.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.184     1.797    vga_sync_unit/y[1]
    SLICE_X10Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.842 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X10Y45         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    vga_sync_unit/CLK
    SLICE_X10Y45         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.120     1.585    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    vga_sync_unit/CLK
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.165     1.776    vga_sync_unit/pixel_reg[0]
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga_sync_unit/pixel_next[0]
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    vga_sync_unit/CLK
    SLICE_X5Y32          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.091     1.561    vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.820%)  route 0.187ns (50.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.187     1.801    vga_sync_unit/x[7]
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X1Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.092     1.578    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=20, routed)          0.149     1.747    vga_sync_unit/y[2]
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.098     1.845 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.121     1.570    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.729%)  route 0.221ns (54.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X3Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=24, routed)          0.221     1.834    vga_sync_unit/x[4]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga_sync_unit/hsync_next
    SLICE_X4Y32          FDCE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    vga_sync_unit/CLK
    SLICE_X4Y32          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.478     1.505    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.091     1.596    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.589%)  route 0.169ns (40.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=20, routed)          0.169     1.766    vga_sync_unit/y[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.101     1.867 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.131     1.580    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.173%)  route 0.225ns (51.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.225     1.838    vga_sync_unit/y[3]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.121     1.586    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.691%)  route 0.250ns (57.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    vga_sync_unit/CLK
    SLICE_X4Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.250     1.862    vga_sync_unit/x[6]
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.907 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.907    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.091     1.599    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y43   s/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46    s/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46    s/col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    s/number_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47    s/number_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47    s/number_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    s/number_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47    s/rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47    s/rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   s/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   s/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47    s/number_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47    s/number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    s/number_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    s/number_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   s/col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   s/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    s/col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47    s/number_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47    s/number_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    s/number_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    s/number_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 3.852ns (52.477%)  route 3.488ns (47.523%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.929     6.323    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.557 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.781     8.338    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.125    11.463 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.463    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.874ns (52.947%)  route 3.443ns (47.053%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.926     6.320    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.554 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.739     8.293    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.147    11.440 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.440    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.880ns (53.397%)  route 3.386ns (46.603%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.799     6.193    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.427 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.810     8.236    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.153    11.389 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.389    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.873ns (53.755%)  route 3.332ns (46.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.929     6.323    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.557 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.625     8.182    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.146    11.329 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.329    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 3.853ns (53.537%)  route 3.344ns (46.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.926     6.320    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.554 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.640     8.194    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.126    11.319 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.319    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.845ns (53.575%)  route 3.332ns (46.425%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.926     6.320    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.554 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.628     8.182    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.118    11.299 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.299    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 3.868ns (54.447%)  route 3.236ns (45.553%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.926     6.320    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.554 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.532     8.086    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.141    11.228 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.228    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.870ns (55.212%)  route 3.140ns (44.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.799     6.193    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.427 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.563     7.990    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143    11.133 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.133    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 3.873ns (55.477%)  route 3.108ns (44.523%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.929     6.323    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.557 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.401     7.958    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.146    11.105 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.105    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.855ns (56.006%)  route 3.028ns (43.994%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.244     4.123    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.393     4.516 f  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.778     5.294    vga_sync_unit/y[5]
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.100     5.394 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.799     6.193    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.234     6.427 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.451     7.878    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.128    11.006 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.006    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.339ns (77.753%)  route 0.383ns (22.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    vga_sync_unit/CLK
    SLICE_X4Y32          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.383     1.994    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.192 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.192    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.345ns (72.408%)  route 0.513ns (27.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    vga_sync_unit/CLK
    SLICE_X0Y44          FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.513     2.132    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.336 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.336    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.416ns (66.226%)  route 0.722ns (33.774%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    s/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  s/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  s/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.315     1.905    vga_sync_unit/rgb[8][1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.407     2.357    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.587 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.587    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.393ns (64.052%)  route 0.782ns (35.948%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    s/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  s/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  s/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.315     1.905    vga_sync_unit/rgb[8][1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.466     2.417    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.623 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.623    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.429ns (64.314%)  route 0.793ns (35.686%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    s/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  s/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.277     1.892    vga_sync_unit/rgb[8][0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.515     2.452    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.672 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.672    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.429ns (64.126%)  route 0.800ns (35.874%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X8Y45          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=23, routed)          0.430     2.043    vga_sync_unit/y[9]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.045     2.088 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.370     2.458    rgb_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.678 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.678    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.408ns (63.024%)  route 0.826ns (36.976%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    s/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  s/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  s/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.315     1.905    vga_sync_unit/rgb[8][1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.511     2.461    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.683 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.406ns (62.480%)  route 0.844ns (37.520%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    s/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  s/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.277     1.892    vga_sync_unit/rgb[8][0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.567     2.503    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.700 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.700    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.414ns (62.334%)  route 0.854ns (37.666%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    s/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  s/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.277     1.892    vga_sync_unit/rgb[8][0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.577     2.513    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.718 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.718    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.434ns (62.532%)  route 0.859ns (37.468%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    vga_sync_unit/CLK
    SLICE_X8Y45          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=23, routed)          0.430     2.043    vga_sync_unit/y[9]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.045     2.088 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.429     2.517    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.742 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.742    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            s/number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.505ns (35.282%)  route 2.760ns (64.718%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.491     3.793    s/sw_IBUF[8]
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.097     3.890 r  s/number[0]_i_2/O
                         net (fo=1, routed)           0.269     4.160    s/number[0]_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.105     4.265 r  s/number[0]_i_1/O
                         net (fo=1, routed)           0.000     4.265    s/number[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201     3.927    s/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  s/number_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            s/number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 1.495ns (35.580%)  route 2.707ns (64.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.301     1.301 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           2.483     3.784    s/sw_IBUF[13]
    SLICE_X3Y47          LUT5 (Prop_lut5_I3_O)        0.097     3.881 r  s/number[1]_i_2/O
                         net (fo=1, routed)           0.224     4.105    s/number[1]_i_2_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I2_O)        0.097     4.202 r  s/number[1]_i_1/O
                         net (fo=1, routed)           0.000     4.202    s/number[1]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202     3.928    s/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            s/number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 1.498ns (36.194%)  route 2.641ns (63.806%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           2.436     3.741    s/sw_IBUF[15]
    SLICE_X3Y47          LUT5 (Prop_lut5_I3_O)        0.097     3.838 r  s/number[3]_i_7/O
                         net (fo=1, routed)           0.205     4.043    s/number[3]_i_7_n_0
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.097     4.140 r  s/number[3]_i_2/O
                         net (fo=1, routed)           0.000     4.140    s/number[3]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.202     3.928    s/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            s/number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.497ns (36.907%)  route 2.560ns (63.093%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.365     3.668    s/sw_IBUF[14]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.097     3.765 r  s/number[2]_i_2/O
                         net (fo=1, routed)           0.195     3.960    s/number[2]_i_2_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.097     4.057 r  s/number[2]_i_1/O
                         net (fo=1, routed)           0.000     4.057    s/number[2]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.201     3.927    s/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  s/number_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 1.289ns (35.608%)  route 2.332ns (64.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.332     3.621    vga_sync_unit/AR[0]
    SLICE_X10Y44         FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.289ns (35.684%)  route 2.324ns (64.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.324     3.613    vga_sync_unit/AR[0]
    SLICE_X10Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.289ns (35.684%)  route 2.324ns (64.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.324     3.613    vga_sync_unit/AR[0]
    SLICE_X10Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.289ns (35.684%)  route 2.324ns (64.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.324     3.613    vga_sync_unit/AR[0]
    SLICE_X10Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.289ns (35.684%)  route 2.324ns (64.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.324     3.613    vga_sync_unit/AR[0]
    SLICE_X10Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.289ns (35.684%)  route 2.324ns (64.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          2.324     3.613    vga_sync_unit/AR[0]
    SLICE_X10Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.142     3.868    vga_sync_unit/CLK
    SLICE_X10Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.210ns (21.111%)  route 0.783ns (78.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.783     0.992    vga_sync_unit/AR[0]
    SLICE_X1Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X1Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.210ns (21.111%)  route 0.783ns (78.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.783     0.992    vga_sync_unit/AR[0]
    SLICE_X1Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X1Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.042%)  route 0.786ns (78.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.786     0.996    vga_sync_unit/AR[0]
    SLICE_X0Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X0Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.042%)  route 0.786ns (78.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.786     0.996    vga_sync_unit/AR[0]
    SLICE_X0Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X0Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.210ns (20.248%)  route 0.825ns (79.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.825     1.035    vga_sync_unit/AR[0]
    SLICE_X3Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X3Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.210ns (20.248%)  route 0.825ns (79.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.825     1.035    vga_sync_unit/AR[0]
    SLICE_X3Y32          FDCE                                         f  vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    vga_sync_unit/CLK
    SLICE_X3Y32          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            s/number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.262ns (23.508%)  route 0.851ns (76.492%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.068    s/sw_IBUF[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.113 r  s/number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.113    s/number[3]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     1.994    s/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  s/number_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            s/number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.274ns (23.655%)  route 0.885ns (76.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.885     1.115    s/sw_IBUF[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045     1.160 r  s/number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.160    s/number[1]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     1.994    s/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  s/number_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.512%)  route 0.987ns (82.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.987     1.196    vga_sync_unit/AR[0]
    SLICE_X1Y33          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.512%)  route 0.987ns (82.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=26, routed)          0.987     1.196    vga_sync_unit/AR[0]
    SLICE_X1Y33          FDCE                                         f  vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    vga_sync_unit/CLK
    SLICE_X1Y33          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C





