<!doctype html>
<html lang="en" class="h-100">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="">
    <meta name="author" content="Mark Otto, Jacob Thornton, and Bootstrap contributors">
    <meta name="generator" content="Hugo 0.88.1">
    <title>Cover Template · Bootstrap v5.1</title>

    <link rel="canonical" href="https://getbootstrap.com/docs/5.1/examples/cover/">

    

    <!-- Bootstrap core CSS -->
<link href="./css/bootstrap.min.css" rel="stylesheet">

    <style>
      .bd-placeholder-img {
        font-size: 1.125rem;
        text-anchor: middle;
        -webkit-user-select: none;
        -moz-user-select: none;
        user-select: none;
      }

      @media (min-width: 768px) {
        .bd-placeholder-img-lg {
          font-size: 3.5rem;
        }
      }
    </style>

    
    <!-- Custom styles for this template -->
    <link href="./css/cover.css" rel="stylesheet">
  </head>
  <body class="d-flex h-100 text-center text-white bg-dark">
    
<div class="cover-container d-flex w-100 h-100 p-3 mx-auto flex-column">
  <header class="mb-auto">
    <div>
      <h3 class="float-md-start mb-0">Zelos Technology
      </h3>
      <nav class="nav nav-masthead justify-content-center float-md-end">
        <a class="nav-link" href="#">Home</a>
        <a class="nav-link active" aria-current="page" href="jobs.html">Jobs</a>
        <a class="nav-link" href="#">Contact</a>
      </nav>
    </div>
  </header>

  <main class="px-3">

    <p class="lead"> <img src="./inc/logo.png" width=360> </p>
    <p class="lead"> &nbsp; </p>
    
    <h1>Job openings</h1>
  
    <p class="lead"> &nbsp; </p>
    <h3 id="senior-ai-chip-architect">SENIOR AI CHIP ARCHITECT</h3>
<p class="lead"><strong>YOUR RESPONSIBILITIES:</strong></p>
<ul>
  <li>Implement performance and functional model for AI accelerator architecture exploration and functional verification</li>
  <li>Develop tests, test plans, and testing infrastructure to verify new algorithm and functionality and their performance</li>
  <li>Integrate with popular machine learning frameworks and optimize for AI chip</li>
  <li>Develop customized high-performance computation library on AI chip</li>
  <li>Research the industry trend and customer requirement of the machine learning algorithms and accelerators and drive partnerships for access to the most advanced technologies</li>
</ul>

<p><strong>QUALIFICATION:</strong></p>
<ul>
  <li>Master/PhD degree in CS/EE/Math or equivalent</li>
  <li>4+ years as a silicon or compute architect or micro-architect</li>
  <li>1+ year experience with ML architectures, acceleration and optimization</li>
  <li>Experience with CPUs, GPUs, memory systems, and accelerators</li>
  <li>Experience with performance simulation and modeling in C++/python</li>
  <li>Strong background in computer architecture is a good plus</li>
  <li>Familiarity with Video, DSP, PCIe, SoC Interconnect and NoC is a good plus</li>
  <li>Experience on compiler and machine learning framework such as Tensorflow/MXNet/Pytorch/Caffe/Onnx is a good plus</li>
  <li>Experiences on hardware and RTL implementation (Verilog/System Verilog) is a good plus</li>
  <li>Strong communication skills</li>
</ul>

<p class="lead"> &nbsp; </p>
<h3 id="asic-design-engineer">ASIC DESIGN ENGINEER</h3>
<p><strong>YOUR RESPONSIBILITIES:</strong></p>
<ul>
  <li>You will work with the hardware and software teams to design an ASIC/FPGA system for CNN accelerate engine.</li>
  <li>Design the micro-architecture and protocols to meet the system performance requirements.</li>
  <li>Write the RTL for multiple blocks according to design specification.</li>
  <li>Work with verification team to test/debug the design.</li>
  <li>Bring up and validate the design in the lab.</li>
  <li>Work closely with architects / HW&amp;SW engineers for implementation, integration, and test plan development and execution</li>
</ul>

<p><strong>QUALIFICATION:</strong></p>
<ul>
  <li>5+ years relevant experience of ASIC/FPGA design.</li>
  <li>Experience with the latest industry ASIC/FPGA development tools, design flow and verification methodology</li>
  <li>Working knowledge with implementing ASIC/FPGA designs using industry standard languages incl. Verilog, VHDL, System Verilog.</li>
  <li>Familiar with ARM/RISCV processor, DDR controller and PCIE interface.</li>
  <li>Familiar with HLS setup for SystemC/Chisel is a good plus</li>
  <li>Hands on experience in AI chip design is a good plus</li>
  <li>Knowledge with CPU/GPU/DSP/AI Accelerator Architecture Design</li>
</ul>
<p class="lead"> &nbsp; </p>
<p class="lead"> &nbsp; </p>
<h3 id="fpga产品原型设计工程师">FPGA产品原型设计工程师</h3>

<p><strong>要求：</strong> 在 FPGA 上进行启动、调试和验证的成熟经验
有AI加速器FPGA开发经验者优先
使用 Xilinx Vivido FPGA 平台的经验
维护 ASIC 和 FPGA 的通用设计平台
使用 Verilog/System Verilog 进行设计和验证
执行 FPGA 综合、布局布线、时序优化
执行设计的启动、调试和验证以实现功能和性能目标
关键词/技能
前端ASIC设计经验
RTL设计和验证
系统 Verilog、脚本和建模语言（TCL、Python、Perl、C）等</p>

<p class="lead"> &nbsp; </p>
<h3 id="芯片前端设计工程师">芯片前端设计工程师</h3>

<p><strong>职责：</strong>
芯片前端RTL硬件设计和优化；
为系统设计DFT模块，UVM验证和测试设计正确性；
对系统架构进行快速FPGA验证；
与团队合作共同迭代优化加速器架构，优化低延迟和高吞吐的人工智能芯片；
对性能、功耗、面积进行分析和权衡；开发PPA模拟环境，建立和维护PPA模型和测试系统。</p>

<p><strong>要求：</strong>
RTL设计经验，精通Verilog/VHDL芯片前端开发和仿真流程，精通时序分析
DFT设计经验，熟悉UVM等验证环境
熟悉C++、SystemC、SystemVerilog、Chisel、SpinalHDL一种或多种HLS高级综合流程
熟悉芯片T/O流程
FPGA开发经验优先
熟悉加速器架构相关开发经验优先
性能/功耗/面积分析研发经验优先
学历：硕士及以上学历（CS/EE专业）；
熟悉Linux/Unix的工作环境；熟悉Python/Matlab/Perl等脚本语言</p>

<p class="lead"> &nbsp; </p>
<h3 id="asicfpga-rtl设计工程师">ASIC/FPGA RTL设计工程师</h3>

<p><strong>职责：</strong>
设计AI加速器系统架构，优化低延迟和高吞吐的AI加速器；
为系统设计DFT模块，UVM验证和测试设计正确性；
对系统架构进行快速FPGA验证；
对性能、功耗、面积进行分析和权衡；开发PPA模拟环境，建立和维护PPA模型和测试系统。</p>

<p><strong>要求：</strong>
RTL设计经验，精通Verilog/VHDL芯片前端开发和仿真流程，精通时序分析
DFT设计经验，熟悉UVM等验证环境
熟悉C++、SystemC、SystemVerilog、Chisel、SpinalHDL一种或多种HLS高级综合流程
熟悉芯片T/O流程
FPGA开发经验优先
熟悉AI加速器架构相关开发经验优先
性能/功耗/面积分析研发经验优先</p>

    <p class="lead"> &nbsp; </p>



    <p class="lead"> &nbsp; </p>

  </main>

  <footer class="mt-auto text-white-50">
    <p>Zelos Technology </p>
  </footer>
</div>


    
  </body>
</html>
