/**********************************************************************************************
 *
 * INTEL CONFIDENTIAL
 *
 * Copyright (C) 2022 Intel Corporation
 *
 * This software and the related documents ("Material") are Intel copyrighted materials,
 * and your use of them is governed by the express license under which they were provided
 * to you ("License"). Unless the License provides otherwise, you may not use, modify,
 * copy, publish, distribute, disclose or transmit this software or the related documents
 * without Intel's prior written permission.
 * This software and the related documents are provided as is, with no express or implied
 * warranties, other than those that are expressly stated in the License.
 * No license under any patent, copyright, trade secret or other intellectual property
 * right is granted to or conferred upon you by disclosure or delivery of the Materials,
 * either expressly, by implication, inducement, estoppel or otherwise. Any license under
 * such intellectual property rights must be expressed and approved by Intel in writing.
 *
 *********************************************************************************************/

/*
 * @file     This file contains functions and declarations that are applicable for all the NOC tests.
 * **/
#include "access_check_common_noc_definitions.h"

// Populate NOC ORION BRDG structure

noc_type_t g_noc_bridges =
{
    .m_rcs_0 =
    {
        "M_RCS_0",
        NOC_RCS_M_0_0X00130000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_STAT_VAL_DEFAULT,
            0xfb/*NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_STAT_VAL_RD_MASK*/,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_STAT_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_BRDG_ID_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AR_OVRD_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_AW_OVRD_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_0_3_16_AXIM_MAXOFFS_PLCHLDR_VAL"
        },
    },
    .m_rcs_1 =
    {
        "M_RCS_1",
        NOC_RCS_M_1_0X00138000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL" 
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL" 
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL" 
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL" 
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL" 
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL" 
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL" 
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL" 
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL" 
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL" 
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL" 
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL" 
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL" 
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL" 
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL" 
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL" 
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL" 
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL" 
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL" 
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL" 
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL" 
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL" 
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL" 
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL" 
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL" 
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL" 
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL" 
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL" 
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL" 
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL" 
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL" 
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL" 
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL" 
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL" 
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL" 
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL" 
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL" 
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL" 
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL" 
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL" 
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL" 
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL" 
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL" 
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL" 
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL" 
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL" 
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL" 
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL" 
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL" 
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL" 
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL" 
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL" 
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL" 
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL" 
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL" 
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL" 
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL" 
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL" 
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL" 
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL" 
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL" 
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL" 
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL" 
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL" 
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL" 
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL" 
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL" 
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL" 
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL" 
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL" 
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL" 
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL" 
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL" 
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL" 
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL" 
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL" 
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL" 
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL" 
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL" 
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL" 
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL" 
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL" 
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL" 
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL" 
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL" 
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL" 
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL" 
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL" 
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL" 
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL" 
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL" 
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL" 
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL" 
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL" 
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL" 
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL" 
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL" 
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL" 
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_STAT_VAL_DEFAULT,
            0xfb/*(uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_STAT_VAL_RD_MASK*/,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_STAT_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_BRDG_ID_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AR_OVRD_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_AW_OVRD_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_M_RCS_1_4_16_AXIM_MAXOFFS_PLCHLDR_VAL"
        },
    },
    .m_pcie =
    {
        "M_PCIE",
        NOC_DLNK_M_PCIE_0X00008000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_STAT_VAL_DEFAULT,
            0xfb/*NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_STAT_VAL_RD_MASK*/,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_BRDG_ID_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[216] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AR_OVRD_VAL_OFFSET,
               (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AR_OVRD_VAL_DEFAULT,
               (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AR_OVRD_VAL_RD_MASK,
               (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AR_OVRD_VAL_WR_MASK,
               "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AR_OVRD_VAL"
        },
        .regs[217] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_AW_OVRD_VAL"
        },
        .regs[218] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_M_PCIE_0_11_AXIM_MAXOFFS_PLCHLDR_VAL"
        },
    },
    .m_cs_dbg =
    {
        "M_CS_DBG",
        NOC_SYSCON_M_CS_DBG_0X00150000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_STAT_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_BRDG_ID_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AR_OVRD_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_AW_OVRD_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_CS_DBG_5_10_AXIM_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .m_syscon_1 =
    {
        "M_SYSCON_1",
        NOC_SYSCON_M_1_0X00160000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
               (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
               (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
               "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_BRDG_ID_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[216] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AR_OVRD_VAL"
        },
        .regs[217] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_AW_OVRD_VAL"
        },
        .regs[218] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_1_7_10_AXIM_MAXOFFS_PLCHLDR_VAL"
        },
     },
    .m_syscon_0 =
    {
        "M_SYSCON_0",
        NOC_SYSCON_M_0_0X00158000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RBM_SYSRBM_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_STAT_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_BRDG_ID_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[216] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[217] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[218] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[219] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AR_OVRD_VAL"
        },
        .regs[220] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_AW_OVRD_VAL"
        },
        .regs[221] =
     {
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_M_SYSCON_0_6_10_AXIM_MAXOFFS_PLCHLDR_VAL"
        },
    },
    .m_drf0_mem_fb =
    {
        "M_DRF0_MEM_FB",
        NOC_DRF_0_M_FB_0X00040000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_FB_MEM_FB_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_STAT_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_BRDG_ID_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AR_OVRD_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_AW_OVRD_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_M_MEM_FB_1_25_AXIM_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .m_drf1_mem_fb =
    {
        "M_DRF1_MEM_FB",
        NOC_DRF_1_M_FB_0X000B8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_HUB_JESD_HUB_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_0_JESD_0_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_1_JESD_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_JESD_1_JESD_1_0_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_2_JESD_2_0_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_JESD_3_JESD_3_0_VAL"
        },
        .regs[15] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[16] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[17] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[18] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[19] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_MAIN_0_VAL"
        },
        .regs[20] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_CFG_PCIE_CFG_0_VAL"
        },
        .regs[21] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[22] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[23] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DLNK_S_PCIE_DBI_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DLNK_S_PCIE_DBI_0_VAL"
        },
        .regs[24] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[25] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[26] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_0_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_0_ANT_0_VAL"
        },
        .regs[27] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[28] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[29] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_ANT_1_ANT_1_0_VAL"
        },
        .regs[30] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[31] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[32] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_ANT_FB_ANT_0_VAL"
        },
        .regs[33] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[34] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[35] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_FB_SYS_FB_SYS_0_VAL"
        },
        .regs[36] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[37] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[38] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_0_VAL"
        },
        .regs[39] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[40] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[41] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_MEM_FB_MEM_FB_0_VAL"
        },
        .regs[42] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[43] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[44] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_0_TRXANT_0_VAL"
        },
        .regs[45] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[46] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[47] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_1_TRXANT_1_0_VAL"
        },
        .regs[48] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[49] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[50] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_2_TRXANT_2_0_VAL"
        },
        .regs[51] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[52] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[53] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXANT_3_TRXANT_3_0_VAL"
        },
        .regs[54] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[55] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[56] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_0_TRXSYS_0_VAL"
        },
        .regs[57] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[58] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[59] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_1_TRXSYS_1_0_VAL"
        },
        .regs[60] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[61] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[62] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_2_TRXSYS_2_0_VAL"
        },
        .regs[63] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[64] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[65] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_0_S_TRXSYS_3_TRXSYS_3_0_VAL"
        },
        .regs[66] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[67] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[68] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_0_ANT_2_0_VAL"
        },
        .regs[69] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[70] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[71] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_ANT_1_ANT_3_0_VAL"
        },
        .regs[72] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[73] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[74] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_ANT_FB_ANT_1_0_VAL"
        },
        .regs[75] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[76] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[77] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_FB_SYS_FB_SYS_1_0_VAL"
        },
        .regs[78] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[79] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[80] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_MEM_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_MEM_1_0_VAL"
        },
        .regs[81] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[82] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[83] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_0_TRXANT_4_0_VAL"
        },
        .regs[84] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[85] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[86] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_1_TRXANT_5_0_VAL"
        },
        .regs[87] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[88] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[89] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_2_TRXANT_6_0_VAL"
        },
        .regs[90] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[91] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[92] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXANT_3_TRXANT_7_0_VAL"
        },
        .regs[93] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[94] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[95] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_0_TRXSYS_4_0_VAL"
        },
        .regs[96] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[97] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[98] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_1_TRXSYS_5_0_VAL"
        },
        .regs[99] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[100] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[101] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_2_TRXSYS_6_0_VAL"
        },
        .regs[102] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[103] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[104] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_BASE_MEM_DRF_1_S_TRXSYS_3_TRXSYS_7_0_VAL"
        },
        .regs[105] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[106] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[107] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_0_RCS_0_VAL"
        },
        .regs[108] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[109] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[110] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_1_RCS_1_0_VAL"
        },
        .regs[111] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[112] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[113] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_RCS_S_RCS_CS_RCS_CS_0_VAL"
        },
        .regs[114] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[115] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[116] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_SYSCON_S_MAIN_SYSMAIN_0_VAL"
        },
        .regs[117] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[118] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[119] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_0_V2D_0_VAL"
        },
        .regs[120] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[121] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[122] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_1_V2D_1_0_VAL"
        },
        .regs[123] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[124] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[125] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_2_V2D_2_0_VAL"
        },
        .regs[126] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[127] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[128] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_3_V2D_3_0_VAL"
        },
        .regs[129] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[130] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[131] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_4_V2D_4_0_VAL"
        },
        .regs[132] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[133] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[134] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_5_V2D_5_0_VAL"
        },
        .regs[135] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[136] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[137] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_6_V2D_6_0_VAL"
        },
        .regs[138] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[139] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[140] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_V2D_7_V2D_7_0_VAL"
        },
        .regs[141] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[142] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[143] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_0_VEX_0_VAL"
        },
        .regs[144] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[145] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[146] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_1_VEX_1_0_VAL"
        },
        .regs[147] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[148] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[149] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_2_VEX_2_0_VAL"
        },
        .regs[150] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[151] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[152] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_CAR_VEX_SFC_CAR_0_VAL"
        },
        .regs[153] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[154] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[155] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_0_VEX_DGB_0_VAL"
        },
        .regs[156] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[157] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[158] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_1_VEX_DGB_1_0_VAL"
        },
        .regs[159] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[160] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[161] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VEX_DBG_2_VEX_DGB_2_0_VAL"
        },
        .regs[162] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[163] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[164] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_0_VHA_0_VAL"
        },
        .regs[165] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[166] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[167] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_1_VHA_1_0_VAL"
        },
        .regs[168] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[169] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[170] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_2_VHA_2_0_VAL"
        },
        .regs[171] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[172] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[173] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_3_VHA_3_0_VAL"
        },
        .regs[174] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[175] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[176] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_4_VHA_4_0_VAL"
        },
        .regs[177] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[178] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[179] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_5_VHA_5_0_VAL"
        },
        .regs[180] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[181] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[182] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_6_VHA_6_0_VAL"
        },
        .regs[183] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_BASE_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[184] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ADDR_MASK_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[185] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_SLAVE_ADDR_RELOCATION_MEM_VEX_SFC_S_VHA_7_VHA_7_0_VAL"
        },
        .regs[186] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_CTRL_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_CTRL_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_CTRL_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_CTRL_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_CTRL_VAL"
        },
        .regs[187] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CHECK_OUTSTANDING_REQ_TO_DESTID_VAL"
        },
        .regs[188] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[189] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CLK_GATING_OVRD_VAL"
        },
        .regs[190] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AUTOWAKE_PWR_DOMAIN_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AUTOWAKE_PWR_DOMAIN_VAL"
        },
        .regs[191] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_QOS_WEIGHT_0_VAL"
        },
        .regs[192] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_STAT_VAL"
        },
        .regs[193] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_BRDG_ID_VAL"
        },
        .regs[194] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[195] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_STAT_VAL"
        },
        .regs[196] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_INJECT_VAL"
        },
        .regs[197] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ERR_INTR_MASK_VAL"
        },
        .regs[198] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_DESTID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_DESTID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_DESTID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_DESTID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_RSP_TIMEOUT_DESTID_VAL"
        },
        .regs[199] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ARADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ARADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ARADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ARADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_ARADDR_ON_ERR_VAL"
        },
        .regs[200] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AWADDR_ON_ERR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AWADDR_ON_ERR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AWADDR_ON_ERR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AWADDR_ON_ERR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AWADDR_ON_ERR_VAL"
        },
        .regs[201] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_VAL"
        },
        .regs[202] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ADDR_MASK_VAL"
        },
        .regs[203] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_0_VAL"
        },
        .regs[204] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_0_VAL"
        },
        .regs[205] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_0_VAL"
        },
        .regs[206] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_0_VAL"
        },
        .regs[207] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_1_VAL"
        },
        .regs[208] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_CMD_MASK_1_VAL"
        },
        .regs[209] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CNTER_1_VAL"
        },
        .regs[210] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_1_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_1_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_1_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_1_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_CNT_FOR_LATENCY_1_VAL"
        },
        .regs[211] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_VAL"
        },
        .regs[212] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_EVENT_CAP_ID_MASK_VAL"
        },
        .regs[213] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AR_OVRD_VAL"
        },
        .regs[214] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_AW_OVRD_VAL"
        },
        .regs[215] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_M_MEM_FB_2_19_AXIM_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[0] =
    {
        "S_JESD_0",
        NOC_DLNK_S_JESD_0_0X00010000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_0_10_14_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[1] =
    {
        "S_JESD_1",
        NOC_DLNK_S_JESD_1_0X00018000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_1_11_14_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[2] =
    {
        "S_JESD_2",
        NOC_DLNK_S_JESD_2_0X00020000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CAP_COMM      AND_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_2_12_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[3] =
    {
        "S_JESD_3",
        NOC_DLNK_S_JESD_3_0X00028000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_JESD_3_13_12_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[4] =
    {
        "S_DRF0_FB_ANT",
        NOC_DRF_0_S_FB_ANT_0X00058000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_ANT_19_52_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[5] =
    {
        "S_DRF0_FB_SYS",
        NOC_DRF_0_S_FB_SYS_0X00060000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_FB_SYS_20_52_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[6] =
    {
        "S_DRF0_TRXANT_0",
        NOC_DRF_0_S_TRXANT_0_0X00078000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_0_23_25_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[7] =
    {
        "S_DRF_0_S_ANT_0",
        NOC_DRF_0_S_ANT_0_0X00048000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_0_17_43_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[8] =
    {
        "S_DRF0_TRXSYS_0",
        NOC_DRF_0_S_TRXSYS_0_0X00098000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_0_27_25_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[9] =
    {
        "S_DRF0_TRXANT_1",
        NOC_DRF_0_S_TRXANT_1_0X00080000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_1_24_43_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[10] =
    {
        "S_DRF_0_S_ANT_1",
        NOC_DRF_0_S_ANT_1_0X00050000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_ANT_1_18_61_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[11] =
    {
        "S_DRF0_TRXSYS_1",
        NOC_DRF_0_S_TRXSYS_1_0X000A0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_1_28_43_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[12] =
    {
        "S_DRF0_TRXANT_2",
        NOC_DRF_0_S_TRXANT_2_0X00088000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_2_25_52_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[13] =
    {
        "S_DRF0_TRXSYS_2",
        NOC_DRF_0_S_TRXSYS_2_0X000A8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_2_29_52_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[14] =
    {
        "S_DRF0_TRXANT_3",
        NOC_DRF_0_S_TRXANT_3_0X00090000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXANT_3_26_61_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[15] =
    {
        "S_DRF0_TRXSYS_3",
        NOC_DRF_0_S_TRXSYS_3_0X000B0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_TRXSYS_3_30_61_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[16] =
    {
        "S_DRF0",
        NOC_DRF_0_S_0X00068000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_21_79_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[17] =
    {
        "S_DRF0_FB",
        NOC_DRF_0_S_FB_0X00070000_BASE ,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_0_S_MEM_FB_22_25_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[18] =
    {
        "S_DRF1_FB_ANT",
        NOC_DRF_1_S_FB_ANT_0X000D0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_ANT_33_46_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[19] =
    {
        "S_DRF1_FB_SYS",
        NOC_DRF_1_S_FB_SYS_0X000D8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_FB_SYS_34_46_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[20] =
    {
        "S_DRF1_TRXANT_0",
        NOC_DRF_1_S_TRXANT_0_0X000F0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_0_37_19_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[21] =
    {
        "S_DRF_1_S_ANT_0",
        NOC_DRF_1_S_ANT_0_0X000C0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_0_31_37_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[22] =
    {
        "S_DRF1_TRXSYS_0",
        NOC_DRF_1_S_TRXSYS_0_0X00110000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_0_41_19_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[23] =
    {
        "S_DRF1_TRXANT_1",
        NOC_DRF_1_S_TRXANT_1_0X000F8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_1_38_37_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[24] =
    {
        "S_DRF_1_S_ANT_1",
        NOC_DRF_1_S_ANT_1_0X000C8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_ANT_1_32_55_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[25] =
    {
        "S_DRF1_TRXSYS_1",
        NOC_DRF_1_S_TRXSYS_1_0X00118000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_1_42_37_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[26] =
    {
        "S_DRF1_TRXANT_2",
        NOC_DRF_1_S_TRXANT_2_0X00100000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_2_39_46_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[27] =
    {
        "S_DRF1_TRXSYS_2",
        NOC_DRF_1_S_TRXSYS_2_0X00120000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_2_43_46_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[28] =
    {
        "S_DRF1_TRXANT_3",
        NOC_DRF_1_S_TRXANT_3_0X00108000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXANT_3_40_55_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[29] =
    {
        "S_DRF1_TRXSYS_3",
        NOC_DRF_1_S_TRXSYS_3_0X00128000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_TRXSYS_3_44_55_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[30] =
    {
        "S_DRF1",
        NOC_DRF_1_S_0X000E0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_35_73_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[31] =
    {
        "S_DRF_1_FB",
        NOC_DRF_1_S_FB_0X000E8000_BASE ,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DRF_1_S_MEM_FB_36_19_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[32] =
    {
        "S_SYSCON_MAIN",
        NOC_SYSCON_S_MAIN_0X00168000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AW_OVRD_VAL_OFFSET,
             (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AW_OVRD_VAL_DEFAULT,
             (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AW_OVRD_VAL_RD_MASK,
             (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AW_OVRD_VAL_WR_MASK,
             "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_SYSCON_S_MAIN_49_10_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[33] =
    {
        "S_PCIE",
        NOC_DLNK_S_PCIE_0X00030000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_14_11_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[34] =
    {
        "S_PCIE_DBI",
        NOC_DLNK_S_PCIE_DBI_0X00038000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (unsigned int)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_DLNK_S_PCIE_DBI_16_11_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[35] =
    {
        "S_VEX_CAR",
        NOC_VEX_SFC_S_CAR_0X001C8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_CAR_61_13_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[36] =
    {
        "S_VEX_0",
        NOC_VEX_SFC_S_0_0X001B0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_0_58_14_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[37] =
    {
        "S_VEX_1",
        NOC_VEX_SFC_S_1_0X001B8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_1_59_12_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[38] =
    {
        "S_VEX_2",
        NOC_VEX_SFC_S_2_0X001C0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VEX_2_60_13_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[39] =
    {
        "S_VHA_0",
        NOC_VEX_SFC_S_VHA_0_0X001D0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_0_65_25_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[40] =
    {
        "S_VHA_1",
        NOC_VEX_SFC_S_VHA_1_0X001D8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_1_66_43_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[41] =
    {
        "S_VHA_2",
        NOC_VEX_SFC_S_VHA_2_0X001E0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_2_67_61_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[42] =
    {
        "S_VHA_3",
        NOC_VEX_SFC_S_VHA_3_0X001E8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_3_68_79_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[43] =
    {
        "S_VHA_4",
        NOC_VEX_SFC_S_VHA_4_0X001F0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_4_69_19_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[44] =
    {
        "S_VHA_5",
        NOC_VEX_SFC_S_VHA_5_0X001F8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_5_70_37_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[45] =
    {
        "S_VHA_6",
        NOC_VEX_SFC_S_VHA_6_0X00200000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_6_71_55_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[46] =
    {
        "S_VHA_7",
        NOC_VEX_SFC_S_VHA_7_0X00208000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_VHA_7_72_73_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[47] =
    {
        "S_V2D_0",
        NOC_VEX_SFC_S_V2D_0_0X00170000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_0_50_25_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[48] =
    {
        "S_V2D_1",
        NOC_VEX_SFC_S_V2D_1_0X00178000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_1_51_43_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[49] =
    {
        "S_V2D_2",
        NOC_VEX_SFC_S_V2D_2_0X00180000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_2_52_61_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[50] =
    {
        "S_V2D_3",
        NOC_VEX_SFC_S_V2D_3_0X00188000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_3_53_79_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[51] =
    {
        "S_V2D_4",
        NOC_VEX_SFC_S_V2D_4_0X00190000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_4_54_19_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[52] =
    {
        "S_V2D_5",
        NOC_VEX_SFC_S_V2D_5_0X00198000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_5_55_37_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[53] =
    {
        "S_V2D_6",
        NOC_VEX_SFC_S_V2D_6_0X001A0000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_6_56_55_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[54] =
    {
        "S_V2D_7",
        NOC_VEX_SFC_S_V2D_7_0X001A8000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_VEX_SFC_S_V2D_7_57_73_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[55] =
    {
        "S_RCS_0",
        NOC_RCS_S_0_0X00140000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_STAT_VAL_DEFAULT,
            0x7/*NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_STAT_VAL_RD_MASK*/,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_0_46_16_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridges[56] =
    {
        "S_RCS_1",
        NOC_RCS_S_1_0X00148000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_HYSTERESIS_CNT_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_QOS_WEIGHT_0_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_QOS_WEIGHT_0_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_QOS_WEIGHT_0_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_QOS_WEIGHT_0_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_QOS_WEIGHT_0_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_BRDG_ID_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_STRG_VAL"
        },
        .regs[6] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_STAT_VAL"
        },
        .regs[7] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_INJECT_VAL"
        },
        .regs[8] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_ERR_INTR_MASK_VAL"
        },
        .regs[9] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_VAL"
        },
        .regs[10] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CAP_CMD_MASK_VAL"
        },
        .regs[11] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CNTER_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CNTER_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CNTER_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CNTER_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_EVENT_CNTER_VAL"
        },
        .regs[12] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AR_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AR_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AR_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AR_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AR_OVRD_VAL"
        },
        .regs[13] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AW_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AW_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AW_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AW_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_AW_OVRD_VAL"
        },
        .regs[14] =
        {
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_MAXOFFS_PLCHLDR_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_MAXOFFS_PLCHLDR_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_MAXOFFS_PLCHLDR_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_MAXOFFS_PLCHLDR_VAL_WR_MASK,
            "NOC_ORION_BRDG_RCS_S_RCS_1_47_16_AXIS_MAXOFFS_PLCHLDR_VAL"
        }
    },
    .s_bridge_rbm =
    {
        "S_RBM",
        NOC_RBM_0X00000000_BASE,
        .regs[0] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_BRDG_ID_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_BRDG_ID_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_BRDG_ID_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_BRDG_ID_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_BRDG_ID_VAL"
        },
        .regs[1] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_CLK_GATING_OVRD_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_CLK_GATING_OVRD_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_CLK_GATING_OVRD_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_CLK_GATING_OVRD_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_CLK_GATING_OVRD_VAL"
        },
        .regs[2] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_STRG_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_STRG_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_STRG_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_STRG_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_STRG_VAL"
        },
        .regs[3] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_ERR_STAT_VAL"
        },
        .regs[4] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL"
        },
        .regs[5] =
        {
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_INJECT_VAL_OFFSET,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_INJECT_VAL_DEFAULT,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_INJECT_VAL_RD_MASK,
            (uint32_t)NOC_ORION_BRDG_RBM_73_8_RBM_ERR_INJECT_VAL_WR_MASK,
            "NOC_ORION_BRDG_RBM_73_8_RBM_ERR_INJECT_VAL_VALUE"
        }
    }
};

// Populate each NoC target with two address offsets (start addr, end addr)
target_list_type_t g_noc_targets[64] =
{
    {
        "HUB",
        .regs[0] =
        {
            0x01b0000,
            0x0000000,
            0x0000000,
            0xfffffff,
            0x0000000
        },
        .regs[1] =
        {
            0x01b0000,
            0x0000004,
            0x0000000,
            0xfffffff,
            0x0000000
        }
    },

    {
        "JESD_0",
        .regs[0] =
        {
            DLNK_JESD0_XIP_204C_TX_BASE,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_WR_MASK
        },
        .regs[1] =
        {
            DLNK_JESD0_XIP_204C_RX_BASE,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_WR_MASK
        }
    },

    {
        "JESD_1",
        .regs[0] =
        {
            DLNK_JESD1_XIP_204C_TX_BASE,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_WR_MASK
        },
        .regs[1] =
        {
            DLNK_JESD1_XIP_204C_RX_BASE,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_WR_MASK
        }
    },

    {
        "JESD_2",
        .regs[0] =
        {
            DLNK_JESD2_XIP_204C_TX_BASE,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_WR_MASK
        },
        .regs[1] =
        {
            DLNK_JESD2_XIP_204C_RX_BASE,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_WR_MASK
        }
    },

    {
        "JESD_3",
        .regs[0] =
        {
            DLNK_JESD3_XIP_204C_TX_BASE,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_TX_DATAPATH_INTERCONNECT_WR_MASK
        },
        .regs[1] =
        {
            DLNK_JESD3_XIP_204C_RX_BASE,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_OFFSET,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_DEFAULT,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_RD_MASK,
            JESD_XIP_204C_RX_DATAPATH_INTERCONNECT_WR_MASK
        }
    },

    {
        "PCIE",
        .regs[0] =
        {
            0x0c000000,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            0x0c000000,
            0x0000ffff,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "PCIE_CFG",
        .regs[0] =
        {
            0x01a00000,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            0x01a00000,
            0x0000ffff,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "PCIE_DBI",
        .regs[0] =
        {
            0x01000000,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            0x01000000,
            0x0000ffff,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_0_ANT_0",
        .regs[0] =
        {
            ANT0_ADC_DIG0_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        },
        .regs[1] =
        {
            ANT0_ADC_DIG3_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        }
    },

    {
        "DRF_0_ANT_1",
        .regs[0] =
        {
            ANT1_ADC_DIG0_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        },
        .regs[1] =
        {
            ANT1_ADC_DIG3_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        }
    },

    {
        "DRF_0_FB_ANT",
        .regs[0] =
        {
            FB_ANT0_CMEM0_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            FB_ANT0_CMEM1_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_0_FB_SYS",
        .regs[0] =
        {
            FB_SYS0_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            FB_SYS0_RXG1_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "DRF_0_MEM",
        .regs[0] =
        {
            MEM_CAP0_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            MEM_CAP0_SRAM_BASE,
            0x0001fffc,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_0_MEM_FB",
        .regs[0] =
        {
            MEM_FB0_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            MEM_FB0_SRAM_BASE,
            0x0001fffc,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_0_TRXANT_0",
        .regs[0] =
        {
            TRX_ANT0_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT0_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_0_TRXANT_1",
        .regs[0] =
        {
            TRX_ANT1_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT1_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_0_TRXANT_2",
        .regs[0] =
        {
            TRX_ANT2_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT2_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_0_TRXANT_3",
        .regs[0] =
        {
            TRX_ANT3_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT3_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_0_TRXSYS_0",
        .regs[0] =
        {
            TRX_SYS0_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS0_DDC0_BASE,
            DDC_SCRATCH_OFFSET,
            DDC_SCRATCH_DEFAULT,
            DDC_SCRATCH_RD_MASK,
            DDC_SCRATCH_WR_MASK,
        }
    },

    {
        "DRF_0_TRXSYS_1",
        .regs[0] =
        {
            TRX_SYS1_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS1_DDC0_BASE,
            DDC_SCRATCH_OFFSET,
            DDC_SCRATCH_DEFAULT,
            DDC_SCRATCH_RD_MASK,
            DDC_SCRATCH_WR_MASK,
        }
    },

    {
        "DRF_0_TRXSYS_2",
        .regs[0] =
        {
            TRX_SYS2_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS2_DDC0_BASE,
            DDC_SCRATCH_OFFSET,
            DDC_SCRATCH_DEFAULT,
            DDC_SCRATCH_RD_MASK,
            DDC_SCRATCH_WR_MASK,
        }
    },

    {
        "DRF_0_TRXSYS_3",
        .regs[0] =
        {
            TRX_SYS3_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS3_DDC0_BASE,
            DDC_SCRATCH_OFFSET,
            DDC_SCRATCH_DEFAULT,
            DDC_SCRATCH_RD_MASK,
            DDC_SCRATCH_WR_MASK,
        }
    },

    {
        "DRF_1_ANT_0",
        .regs[0] =
        {
            ANT2_ADC_DIG0_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        },
        .regs[1] =
        {
            ANT2_ADC_DIG3_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        }
    },

    {
        "DRF_1_ANT_1",
        .regs[0] =
        {
            ANT3_ADC_DIG0_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        },
        .regs[1] =
        {
            ANT3_ADC_DIG3_BASE,
            ADC_DIG_SEQ0_MEM0_CMD_DATA_OFFSET,
            ADC_DIG_SEQ0_MEM_CMD_DATA_DEFAULT,
            ADC_DIG_SEQ0_MEM_CMD_DATA_RD_MASK,
            ADC_DIG_SEQ0_MEM_CMD_DATA_WR_MASK
        }
    },

    {
        "DRF_1_FB_ANT",
        .regs[0] =
        {
            FB_ANT1_CMEM0_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            FB_ANT1_CMEM1_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_1_FB_SYS",
        .regs[0] =
        {
            FB_SYS1_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            FB_SYS1_RXG1_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_MEM",
        .regs[0] =
        {
            MEM_CAP1_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            MEM_CAP1_SRAM_BASE,
            0x0001ffc0,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_1_MEM_FB",
        .regs[0] =
        {
            MEM_FB1_SRAM_BASE,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            MEM_FB1_SRAM_BASE,
            0x0001fffc,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "DRF_1_TRXANT_0",
        .regs[0] =
        {
            TRX_ANT4_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT4_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXANT_1",
        .regs[0] =
        {
            TRX_ANT5_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT5_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXANT_2",
        .regs[0] =
        {
            TRX_ANT6_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT6_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXANT_3",
        .regs[0] =
        {
            TRX_ANT6_CDPD0_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_ANT7_CDPD1_BASE,
            CDPD_D00_SHDW0_OFFSET,
            CDPD_D00_SHDW_DEFAULT,
            CDPD_D00_SHDW_RD_MASK,
            CDPD_D00_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXSYS_0",
        .regs[0] =
        {
            TRX_SYS4_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS4_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXSYS_1",
        .regs[0] =
        {
            TRX_SYS5_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS5_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXSYS_2",
        .regs[0] =
        {
            TRX_SYS6_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS6_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "DRF_1_TRXSYS_3",
        .regs[0] =
        {
            TRX_SYS7_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        },
        .regs[1] =
        {
            TRX_SYS7_RXG0_BASE,
            RXG_GAIN_COEFF_SHDW_OFFSET,
            RXG_GAIN_COEFF_SHDW_DEFAULT,
            RXG_GAIN_COEFF_SHDW_RD_MASK,
            RXG_GAIN_COEFF_SHDW_WR_MASK
        }
    },

    {
        "VEX_SFC_RBM",
        .regs[0] =
        {
            NOC_RBM_0X00000000_BASE,
            NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_OFFSET,
            NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_DEFAULT,
            NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_RD_MASK,
            NOC_ORION_BRDG_RBM_73_8_RBM_ERR_MASK_VAL_WR_MASK
        },
        .regs[1] =
        {
            NOC_RBM_0X00210000_BASE,
            NOC_ORION_AGENT_RBM_RBC_CLK_GATING_OVRD_VAL_OFFSET,
            NOC_ORION_AGENT_RBM_RBC_CLK_GATING_OVRD_VAL_DEFAULT,
            NOC_ORION_AGENT_RBM_RBC_CLK_GATING_OVRD_VAL_RD_MASK,
            NOC_ORION_AGENT_RBM_RBC_CLK_GATING_OVRD_VAL_WR_MASK
        }
    },

    {
        "RCS_0",
        .regs[0] =
        {
            0x00000000,                                    // ROM memory location
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            RCS_CRUX_INTF_BASE,
            CRUX_INTF_WDATA0_R_OFFSET,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "RCS_1",
        .regs[0] =
        {
            0x00800000,
            0x00000000,
            0x00000000,
            0xffffffff,
            0xffffffff
        },
        .regs[1] =
        {
            0x00800000,
            0x0003fffc,
            0x00000000,
            0xffffffff,
            0xffffffff
        }
    },

    {
        "RCS_CS",                                          // Header not available, HSD raised 16025070209.
        .regs[0] =
        {
            0x0ac10000,
            0x00000010,
            0x00000000,
            0x0003ffff,
            0x00000858
        },
        .regs[1] =
        {
            0x0ac10000,
            0x00001000,
            0x00000000,
            0x00000000,
            0x00000007
        }
    },

    {
        "SYSCON_MAIN",
        .regs[0] =
        {
            SYSCON_DTS_MONITOR_BASE,
            DTS_EN_OFFSET,
            DTS_MON_EN_DEFAULT,
            DTS_MON_EN_RD_MASK,
            DTS_MON_EN_WR_MASK
        },
        .regs[1] =
        {
            SYSCON_FUSE_CLIENT_ECM_BASE,
            FUSE_CLIENT_ECM_ID_ECM_ID_0_OFFSET,
            FUSE_CLIENT_ECM_ID_ECM_ID_0_DEFAULT,
            FUSE_CLIENT_ECM_ID_ECM_ID_0_RD_MASK,
            FUSE_CLIENT_ECM_ID_ECM_ID_0_WR_MASK
        }
    },

    {
        "V2D_0",
        .regs[0] =
        {
            V2D0_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D0_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_1",
        .regs[0] =
        {
            V2D1_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D1_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_2",
        .regs[0] =
        {
            V2D2_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D2_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_3",
        .regs[0] =
        {
            V2D3_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D3_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_4",
        .regs[0] =
        {
            V2D4_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D4_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_5",
        .regs[0] =
        {
            V2D5_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D5_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_6",
        .regs[0] =
        {
            V2D6_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D6_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "V2D_7",
        .regs[0] =
        {
            V2D7_PDPD_0_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        },
        .regs[1] =
        {
            V2D7_PDPD_1_BASE,
            PDPD_GMP_DYNAMIC_SHDW0_GMP_C_SHDW0_OFFSET,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_DEFAULT,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_RD_MASK,
            PDPD_GMP_DYNAMIC_SHDW_GMP_C_SHDW_WR_MASK
        }
    },

    {
        "VEX_0",
        .regs[0] =
        {
            VEXABC0_SC_VE32_CELL_BASE,
            VE32_CELL_START_ADDR_OFFSET,
            VE32_CELL_START_ADDR_DEFAULT,
            VE32_CELL_START_ADDR_RD_MASK,
            VE32_CELL_START_ADDR_WR_MASK
        },
        .regs[1] =
        {
            VEXABC1_SC_VE32_CELL_BASE,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_OFFSET,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_DEFAULT,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_RD_MASK,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_WR_MASK
        }
    },

    {
        "VEX_1",
        .regs[0] =
        {
            VEXABC16_SC_VE32_CELL_BASE,
            VE32_CELL_CTRL_OFFSET,
            VE32_CELL_CTRL_DEFAULT,
            VE32_CELL_CTRL_RD_MASK,
            VE32_CELL_CTRL_WR_MASK
        },
        .regs[1] =
        {
            VEXABC16_SC_VE32_CELL_BASE,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_OFFSET,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_DEFAULT,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_RD_MASK,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_WR_MASK
        }
    },

    {
        "VEX_2",
        .regs[0] =
        {
            VEXABC32_SC_VE32_CELL_BASE,
            VE32_CELL_START_ADDR_OFFSET,
            VE32_CELL_START_ADDR_DEFAULT,
            VE32_CELL_START_ADDR_RD_MASK,
            VE32_CELL_START_ADDR_WR_MASK
        },
        .regs[1] =
        {
            VEXABC38_SC_VE32_CELL_BASE,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_OFFSET,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_DEFAULT,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_RD_MASK,
            VE32_CELL_SEG_BASE_0_SIMD0_XVMEM_EXT_IF_WR_MASK
        }
    },

    {
        "VEX_CAR",
        .regs[0] =
        {
            VEXA_ABCNOC_JESD_0_P0_0X00000400_BASE,
            NOC_BRDG_JESD_0_P0_64_21_NOC_TX_AB_DEST_DEC_ERR_VAL_OFFSET,
            NOC_BRDG_JESD_0_P0_64_21_NOC_TX_AB_DEST_DEC_ERR_VAL_DEFAULT,
            NOC_BRDG_JESD_0_P0_64_21_NOC_TX_AB_DEST_DEC_ERR_VAL_RD_MASK,
            NOC_BRDG_JESD_0_P0_64_21_NOC_TX_AB_DEST_DEC_ERR_VAL_WR_MASK
        },
        .regs[1] =
        {
            VEXA_ABCNOC_VE_4_6_P0_0X00014000_BASE,
            NOC_BRDG_VE_4_7_P0_39_38_NOC_TX_AB_DEST_DEC_ERR_VAL_OFFSET,
            NOC_BRDG_VE_4_7_P0_39_38_NOC_TX_AB_DEST_DEC_ERR_VAL_DEFAULT,
            NOC_BRDG_VE_4_7_P0_39_38_NOC_TX_AB_DEST_DEC_ERR_VAL_RD_MASK,
            NOC_BRDG_VE_4_7_P0_39_38_NOC_TX_AB_DEST_DEC_ERR_VAL_WR_MASK
        }
    },

    {
        "VEX_DBG_0",
        .regs[0] =
        {
            VEXABCCS0_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_TRCCONFIGR_OFFSET,
            VE32_TILE_ETMB_TRCCONFIGR_DEFAULT,
            VE32_TILE_ETMB_TRCCONFIGR_RD_MASK,
            VE32_TILE_ETMB_TRCCONFIGR_WR_MASK
        },
        .regs[1] =
        {
            VEXABCCS0_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_DACVALR3_OFFSET,
            VE32_TILE_ETMB_DACVALR3_DEFAULT,
            VE32_TILE_ETMB_DACVALR3_RD_MASK,
            VE32_TILE_ETMB_DACVALR3_WR_MASK
        }
    },

    {
        "VEX_DBG_1",
        .regs[0] =
        {
            VEXABCCS16_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_TRCCONFIGR_OFFSET,
            VE32_TILE_ETMB_TRCCONFIGR_DEFAULT,
            VE32_TILE_ETMB_TRCCONFIGR_RD_MASK,
            VE32_TILE_ETMB_TRCCONFIGR_WR_MASK
        },
        .regs[1] =
        {
            VEXABCCS16_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_DACVALR3_OFFSET,
            VE32_TILE_ETMB_DACVALR3_DEFAULT,
            VE32_TILE_ETMB_DACVALR3_RD_MASK,
            VE32_TILE_ETMB_DACVALR3_WR_MASK
        }
    },

    {
        "VEX_DBG_2",
        .regs[0] =
        {
            VEXABCCS34_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_TRCCONFIGR_OFFSET,
            VE32_TILE_ETMB_TRCCONFIGR_DEFAULT,
            VE32_TILE_ETMB_TRCCONFIGR_RD_MASK,
            VE32_TILE_ETMB_TRCCONFIGR_WR_MASK
        },
        .regs[1] =
        {
            VEXABCCS34_ETMB_VE32_TILE_BASE,
            VE32_TILE_ETMB_DACVALR3_OFFSET,
            VE32_TILE_ETMB_DACVALR3_DEFAULT,
            VE32_TILE_ETMB_DACVALR3_RD_MASK,
            VE32_TILE_ETMB_DACVALR3_WR_MASK
        }
    },

    {
        "VHA_0",
        .regs[0] =
        {
            VHA0_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA0_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_1",
        .regs[0] =
        {
            VHA1_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA1_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_2",
        .regs[0] =
        {
            VHA2_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA2_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_3",
        .regs[0] =
        {
            VHA3_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA3_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_4",
        .regs[0] =
        {
            VHA4_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA4_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_5",
        .regs[0] =
        {
            VHA5_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA5_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_6",
        .regs[0] =
        {
            VHA6_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA6_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    },

    {
        "VHA_7",
        .regs[0] =
        {
            VHA7_ANT0_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        },
        .regs[1] =
        {
            VHA7_ANT1_DUC0_BASE,
            VHA_DUC_SCRATCH_OFFSET,
            VHA_DUC_SCRATCH_DEFAULT,
            VHA_DUC_SCRATCH_RD_MASK,
            VHA_DUC_SCRATCH_WR_MASK
        }
    }

};

