
F103C8T6_ACL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08006e00  08006e00  00016e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e8c  08006e8c  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08006e8c  08006e8c  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e8c  08006e8c  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e8c  08006e8c  00016e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e90  08006e90  00016e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08006e94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002264  20000064  08006ef8  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022c8  08006ef8  000222c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016f54  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c0f  00000000  00000000  00037024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d0  00000000  00000000  0003ac38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001017  00000000  00000000  0003c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b3a0  00000000  00000000  0003d11f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187b8  00000000  00000000  000584bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000956c3  00000000  00000000  00070c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005abc  00000000  00000000  0010633c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010bdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08006de8 	.word	0x08006de8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08006de8 	.word	0x08006de8

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2iz>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d215      	bcs.n	8000752 <__aeabi_d2iz+0x36>
 8000726:	d511      	bpl.n	800074c <__aeabi_d2iz+0x30>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d912      	bls.n	8000758 <__aeabi_d2iz+0x3c>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000742:	fa23 f002 	lsr.w	r0, r3, r2
 8000746:	bf18      	it	ne
 8000748:	4240      	negne	r0, r0
 800074a:	4770      	bx	lr
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	4770      	bx	lr
 8000752:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000756:	d105      	bne.n	8000764 <__aeabi_d2iz+0x48>
 8000758:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800075c:	bf08      	it	eq
 800075e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000762:	4770      	bx	lr
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop

0800076c <__aeabi_frsub>:
 800076c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000770:	e002      	b.n	8000778 <__addsf3>
 8000772:	bf00      	nop

08000774 <__aeabi_fsub>:
 8000774:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000778 <__addsf3>:
 8000778:	0042      	lsls	r2, r0, #1
 800077a:	bf1f      	itttt	ne
 800077c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000780:	ea92 0f03 	teqne	r2, r3
 8000784:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000788:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800078c:	d06a      	beq.n	8000864 <__addsf3+0xec>
 800078e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000792:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000796:	bfc1      	itttt	gt
 8000798:	18d2      	addgt	r2, r2, r3
 800079a:	4041      	eorgt	r1, r0
 800079c:	4048      	eorgt	r0, r1
 800079e:	4041      	eorgt	r1, r0
 80007a0:	bfb8      	it	lt
 80007a2:	425b      	neglt	r3, r3
 80007a4:	2b19      	cmp	r3, #25
 80007a6:	bf88      	it	hi
 80007a8:	4770      	bxhi	lr
 80007aa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80007b6:	bf18      	it	ne
 80007b8:	4240      	negne	r0, r0
 80007ba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007be:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80007c2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80007c6:	bf18      	it	ne
 80007c8:	4249      	negne	r1, r1
 80007ca:	ea92 0f03 	teq	r2, r3
 80007ce:	d03f      	beq.n	8000850 <__addsf3+0xd8>
 80007d0:	f1a2 0201 	sub.w	r2, r2, #1
 80007d4:	fa41 fc03 	asr.w	ip, r1, r3
 80007d8:	eb10 000c 	adds.w	r0, r0, ip
 80007dc:	f1c3 0320 	rsb	r3, r3, #32
 80007e0:	fa01 f103 	lsl.w	r1, r1, r3
 80007e4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007e8:	d502      	bpl.n	80007f0 <__addsf3+0x78>
 80007ea:	4249      	negs	r1, r1
 80007ec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80007f0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80007f4:	d313      	bcc.n	800081e <__addsf3+0xa6>
 80007f6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80007fa:	d306      	bcc.n	800080a <__addsf3+0x92>
 80007fc:	0840      	lsrs	r0, r0, #1
 80007fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000802:	f102 0201 	add.w	r2, r2, #1
 8000806:	2afe      	cmp	r2, #254	; 0xfe
 8000808:	d251      	bcs.n	80008ae <__addsf3+0x136>
 800080a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800080e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000812:	bf08      	it	eq
 8000814:	f020 0001 	biceq.w	r0, r0, #1
 8000818:	ea40 0003 	orr.w	r0, r0, r3
 800081c:	4770      	bx	lr
 800081e:	0049      	lsls	r1, r1, #1
 8000820:	eb40 0000 	adc.w	r0, r0, r0
 8000824:	3a01      	subs	r2, #1
 8000826:	bf28      	it	cs
 8000828:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800082c:	d2ed      	bcs.n	800080a <__addsf3+0x92>
 800082e:	fab0 fc80 	clz	ip, r0
 8000832:	f1ac 0c08 	sub.w	ip, ip, #8
 8000836:	ebb2 020c 	subs.w	r2, r2, ip
 800083a:	fa00 f00c 	lsl.w	r0, r0, ip
 800083e:	bfaa      	itet	ge
 8000840:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000844:	4252      	neglt	r2, r2
 8000846:	4318      	orrge	r0, r3
 8000848:	bfbc      	itt	lt
 800084a:	40d0      	lsrlt	r0, r2
 800084c:	4318      	orrlt	r0, r3
 800084e:	4770      	bx	lr
 8000850:	f092 0f00 	teq	r2, #0
 8000854:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000858:	bf06      	itte	eq
 800085a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800085e:	3201      	addeq	r2, #1
 8000860:	3b01      	subne	r3, #1
 8000862:	e7b5      	b.n	80007d0 <__addsf3+0x58>
 8000864:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000868:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800086c:	bf18      	it	ne
 800086e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000872:	d021      	beq.n	80008b8 <__addsf3+0x140>
 8000874:	ea92 0f03 	teq	r2, r3
 8000878:	d004      	beq.n	8000884 <__addsf3+0x10c>
 800087a:	f092 0f00 	teq	r2, #0
 800087e:	bf08      	it	eq
 8000880:	4608      	moveq	r0, r1
 8000882:	4770      	bx	lr
 8000884:	ea90 0f01 	teq	r0, r1
 8000888:	bf1c      	itt	ne
 800088a:	2000      	movne	r0, #0
 800088c:	4770      	bxne	lr
 800088e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000892:	d104      	bne.n	800089e <__addsf3+0x126>
 8000894:	0040      	lsls	r0, r0, #1
 8000896:	bf28      	it	cs
 8000898:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800089c:	4770      	bx	lr
 800089e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80008a2:	bf3c      	itt	cc
 80008a4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80008a8:	4770      	bxcc	lr
 80008aa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008ae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80008b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008b6:	4770      	bx	lr
 80008b8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80008bc:	bf16      	itet	ne
 80008be:	4608      	movne	r0, r1
 80008c0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80008c4:	4601      	movne	r1, r0
 80008c6:	0242      	lsls	r2, r0, #9
 80008c8:	bf06      	itte	eq
 80008ca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80008ce:	ea90 0f01 	teqeq	r0, r1
 80008d2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80008d6:	4770      	bx	lr

080008d8 <__aeabi_ui2f>:
 80008d8:	f04f 0300 	mov.w	r3, #0
 80008dc:	e004      	b.n	80008e8 <__aeabi_i2f+0x8>
 80008de:	bf00      	nop

080008e0 <__aeabi_i2f>:
 80008e0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80008e4:	bf48      	it	mi
 80008e6:	4240      	negmi	r0, r0
 80008e8:	ea5f 0c00 	movs.w	ip, r0
 80008ec:	bf08      	it	eq
 80008ee:	4770      	bxeq	lr
 80008f0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80008f4:	4601      	mov	r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	e01c      	b.n	8000936 <__aeabi_l2f+0x2a>

080008fc <__aeabi_ul2f>:
 80008fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000900:	bf08      	it	eq
 8000902:	4770      	bxeq	lr
 8000904:	f04f 0300 	mov.w	r3, #0
 8000908:	e00a      	b.n	8000920 <__aeabi_l2f+0x14>
 800090a:	bf00      	nop

0800090c <__aeabi_l2f>:
 800090c:	ea50 0201 	orrs.w	r2, r0, r1
 8000910:	bf08      	it	eq
 8000912:	4770      	bxeq	lr
 8000914:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000918:	d502      	bpl.n	8000920 <__aeabi_l2f+0x14>
 800091a:	4240      	negs	r0, r0
 800091c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000920:	ea5f 0c01 	movs.w	ip, r1
 8000924:	bf02      	ittt	eq
 8000926:	4684      	moveq	ip, r0
 8000928:	4601      	moveq	r1, r0
 800092a:	2000      	moveq	r0, #0
 800092c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000930:	bf08      	it	eq
 8000932:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000936:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800093a:	fabc f28c 	clz	r2, ip
 800093e:	3a08      	subs	r2, #8
 8000940:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000944:	db10      	blt.n	8000968 <__aeabi_l2f+0x5c>
 8000946:	fa01 fc02 	lsl.w	ip, r1, r2
 800094a:	4463      	add	r3, ip
 800094c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000950:	f1c2 0220 	rsb	r2, r2, #32
 8000954:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000958:	fa20 f202 	lsr.w	r2, r0, r2
 800095c:	eb43 0002 	adc.w	r0, r3, r2
 8000960:	bf08      	it	eq
 8000962:	f020 0001 	biceq.w	r0, r0, #1
 8000966:	4770      	bx	lr
 8000968:	f102 0220 	add.w	r2, r2, #32
 800096c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000970:	f1c2 0220 	rsb	r2, r2, #32
 8000974:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000978:	fa21 f202 	lsr.w	r2, r1, r2
 800097c:	eb43 0002 	adc.w	r0, r3, r2
 8000980:	bf08      	it	eq
 8000982:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000986:	4770      	bx	lr

08000988 <__aeabi_fmul>:
 8000988:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800098c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000990:	bf1e      	ittt	ne
 8000992:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000996:	ea92 0f0c 	teqne	r2, ip
 800099a:	ea93 0f0c 	teqne	r3, ip
 800099e:	d06f      	beq.n	8000a80 <__aeabi_fmul+0xf8>
 80009a0:	441a      	add	r2, r3
 80009a2:	ea80 0c01 	eor.w	ip, r0, r1
 80009a6:	0240      	lsls	r0, r0, #9
 80009a8:	bf18      	it	ne
 80009aa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009ae:	d01e      	beq.n	80009ee <__aeabi_fmul+0x66>
 80009b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80009b4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80009b8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80009bc:	fba0 3101 	umull	r3, r1, r0, r1
 80009c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009c4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80009c8:	bf3e      	ittt	cc
 80009ca:	0049      	lslcc	r1, r1, #1
 80009cc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80009d0:	005b      	lslcc	r3, r3, #1
 80009d2:	ea40 0001 	orr.w	r0, r0, r1
 80009d6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80009da:	2afd      	cmp	r2, #253	; 0xfd
 80009dc:	d81d      	bhi.n	8000a1a <__aeabi_fmul+0x92>
 80009de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80009e2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e6:	bf08      	it	eq
 80009e8:	f020 0001 	biceq.w	r0, r0, #1
 80009ec:	4770      	bx	lr
 80009ee:	f090 0f00 	teq	r0, #0
 80009f2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80009f6:	bf08      	it	eq
 80009f8:	0249      	lsleq	r1, r1, #9
 80009fa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80009fe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a02:	3a7f      	subs	r2, #127	; 0x7f
 8000a04:	bfc2      	ittt	gt
 8000a06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a0e:	4770      	bxgt	lr
 8000a10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a14:	f04f 0300 	mov.w	r3, #0
 8000a18:	3a01      	subs	r2, #1
 8000a1a:	dc5d      	bgt.n	8000ad8 <__aeabi_fmul+0x150>
 8000a1c:	f112 0f19 	cmn.w	r2, #25
 8000a20:	bfdc      	itt	le
 8000a22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000a26:	4770      	bxle	lr
 8000a28:	f1c2 0200 	rsb	r2, r2, #0
 8000a2c:	0041      	lsls	r1, r0, #1
 8000a2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a32:	f1c2 0220 	rsb	r2, r2, #32
 8000a36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a3e:	f140 0000 	adc.w	r0, r0, #0
 8000a42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a46:	bf08      	it	eq
 8000a48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a4c:	4770      	bx	lr
 8000a4e:	f092 0f00 	teq	r2, #0
 8000a52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a56:	bf02      	ittt	eq
 8000a58:	0040      	lsleq	r0, r0, #1
 8000a5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a5e:	3a01      	subeq	r2, #1
 8000a60:	d0f9      	beq.n	8000a56 <__aeabi_fmul+0xce>
 8000a62:	ea40 000c 	orr.w	r0, r0, ip
 8000a66:	f093 0f00 	teq	r3, #0
 8000a6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0049      	lsleq	r1, r1, #1
 8000a72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a76:	3b01      	subeq	r3, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fmul+0xe6>
 8000a7a:	ea41 010c 	orr.w	r1, r1, ip
 8000a7e:	e78f      	b.n	80009a0 <__aeabi_fmul+0x18>
 8000a80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a84:	ea92 0f0c 	teq	r2, ip
 8000a88:	bf18      	it	ne
 8000a8a:	ea93 0f0c 	teqne	r3, ip
 8000a8e:	d00a      	beq.n	8000aa6 <__aeabi_fmul+0x11e>
 8000a90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a94:	bf18      	it	ne
 8000a96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a9a:	d1d8      	bne.n	8000a4e <__aeabi_fmul+0xc6>
 8000a9c:	ea80 0001 	eor.w	r0, r0, r1
 8000aa0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000aa4:	4770      	bx	lr
 8000aa6:	f090 0f00 	teq	r0, #0
 8000aaa:	bf17      	itett	ne
 8000aac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	f091 0f00 	teqne	r1, #0
 8000ab6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000aba:	d014      	beq.n	8000ae6 <__aeabi_fmul+0x15e>
 8000abc:	ea92 0f0c 	teq	r2, ip
 8000ac0:	d101      	bne.n	8000ac6 <__aeabi_fmul+0x13e>
 8000ac2:	0242      	lsls	r2, r0, #9
 8000ac4:	d10f      	bne.n	8000ae6 <__aeabi_fmul+0x15e>
 8000ac6:	ea93 0f0c 	teq	r3, ip
 8000aca:	d103      	bne.n	8000ad4 <__aeabi_fmul+0x14c>
 8000acc:	024b      	lsls	r3, r1, #9
 8000ace:	bf18      	it	ne
 8000ad0:	4608      	movne	r0, r1
 8000ad2:	d108      	bne.n	8000ae6 <__aeabi_fmul+0x15e>
 8000ad4:	ea80 0001 	eor.w	r0, r0, r1
 8000ad8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000adc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae4:	4770      	bx	lr
 8000ae6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_fdiv>:
 8000af0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000af4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000af8:	bf1e      	ittt	ne
 8000afa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000afe:	ea92 0f0c 	teqne	r2, ip
 8000b02:	ea93 0f0c 	teqne	r3, ip
 8000b06:	d069      	beq.n	8000bdc <__aeabi_fdiv+0xec>
 8000b08:	eba2 0203 	sub.w	r2, r2, r3
 8000b0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b10:	0249      	lsls	r1, r1, #9
 8000b12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b16:	d037      	beq.n	8000b88 <__aeabi_fdiv+0x98>
 8000b18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	bf38      	it	cc
 8000b2c:	005b      	lslcc	r3, r3, #1
 8000b2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000b32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000b36:	428b      	cmp	r3, r1
 8000b38:	bf24      	itt	cs
 8000b3a:	1a5b      	subcs	r3, r3, r1
 8000b3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b44:	bf24      	itt	cs
 8000b46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b52:	bf24      	itt	cs
 8000b54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000b58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000b60:	bf24      	itt	cs
 8000b62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b6a:	011b      	lsls	r3, r3, #4
 8000b6c:	bf18      	it	ne
 8000b6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b72:	d1e0      	bne.n	8000b36 <__aeabi_fdiv+0x46>
 8000b74:	2afd      	cmp	r2, #253	; 0xfd
 8000b76:	f63f af50 	bhi.w	8000a1a <__aeabi_fmul+0x92>
 8000b7a:	428b      	cmp	r3, r1
 8000b7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b90:	327f      	adds	r2, #127	; 0x7f
 8000b92:	bfc2      	ittt	gt
 8000b94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b9c:	4770      	bxgt	lr
 8000b9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba2:	f04f 0300 	mov.w	r3, #0
 8000ba6:	3a01      	subs	r2, #1
 8000ba8:	e737      	b.n	8000a1a <__aeabi_fmul+0x92>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bb2:	bf02      	ittt	eq
 8000bb4:	0040      	lsleq	r0, r0, #1
 8000bb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bba:	3a01      	subeq	r2, #1
 8000bbc:	d0f9      	beq.n	8000bb2 <__aeabi_fdiv+0xc2>
 8000bbe:	ea40 000c 	orr.w	r0, r0, ip
 8000bc2:	f093 0f00 	teq	r3, #0
 8000bc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bca:	bf02      	ittt	eq
 8000bcc:	0049      	lsleq	r1, r1, #1
 8000bce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bd2:	3b01      	subeq	r3, #1
 8000bd4:	d0f9      	beq.n	8000bca <__aeabi_fdiv+0xda>
 8000bd6:	ea41 010c 	orr.w	r1, r1, ip
 8000bda:	e795      	b.n	8000b08 <__aeabi_fdiv+0x18>
 8000bdc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000be0:	ea92 0f0c 	teq	r2, ip
 8000be4:	d108      	bne.n	8000bf8 <__aeabi_fdiv+0x108>
 8000be6:	0242      	lsls	r2, r0, #9
 8000be8:	f47f af7d 	bne.w	8000ae6 <__aeabi_fmul+0x15e>
 8000bec:	ea93 0f0c 	teq	r3, ip
 8000bf0:	f47f af70 	bne.w	8000ad4 <__aeabi_fmul+0x14c>
 8000bf4:	4608      	mov	r0, r1
 8000bf6:	e776      	b.n	8000ae6 <__aeabi_fmul+0x15e>
 8000bf8:	ea93 0f0c 	teq	r3, ip
 8000bfc:	d104      	bne.n	8000c08 <__aeabi_fdiv+0x118>
 8000bfe:	024b      	lsls	r3, r1, #9
 8000c00:	f43f af4c 	beq.w	8000a9c <__aeabi_fmul+0x114>
 8000c04:	4608      	mov	r0, r1
 8000c06:	e76e      	b.n	8000ae6 <__aeabi_fmul+0x15e>
 8000c08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c0c:	bf18      	it	ne
 8000c0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c12:	d1ca      	bne.n	8000baa <__aeabi_fdiv+0xba>
 8000c14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000c18:	f47f af5c 	bne.w	8000ad4 <__aeabi_fmul+0x14c>
 8000c1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000c20:	f47f af3c 	bne.w	8000a9c <__aeabi_fmul+0x114>
 8000c24:	e75f      	b.n	8000ae6 <__aeabi_fmul+0x15e>
 8000c26:	bf00      	nop

08000c28 <__gesf2>:
 8000c28:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000c2c:	e006      	b.n	8000c3c <__cmpsf2+0x4>
 8000c2e:	bf00      	nop

08000c30 <__lesf2>:
 8000c30:	f04f 0c01 	mov.w	ip, #1
 8000c34:	e002      	b.n	8000c3c <__cmpsf2+0x4>
 8000c36:	bf00      	nop

08000c38 <__cmpsf2>:
 8000c38:	f04f 0c01 	mov.w	ip, #1
 8000c3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c4c:	bf18      	it	ne
 8000c4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c52:	d011      	beq.n	8000c78 <__cmpsf2+0x40>
 8000c54:	b001      	add	sp, #4
 8000c56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000c5a:	bf18      	it	ne
 8000c5c:	ea90 0f01 	teqne	r0, r1
 8000c60:	bf58      	it	pl
 8000c62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000c66:	bf88      	it	hi
 8000c68:	17c8      	asrhi	r0, r1, #31
 8000c6a:	bf38      	it	cc
 8000c6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000c70:	bf18      	it	ne
 8000c72:	f040 0001 	orrne.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	d102      	bne.n	8000c84 <__cmpsf2+0x4c>
 8000c7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c82:	d105      	bne.n	8000c90 <__cmpsf2+0x58>
 8000c84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c88:	d1e4      	bne.n	8000c54 <__cmpsf2+0x1c>
 8000c8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c8e:	d0e1      	beq.n	8000c54 <__cmpsf2+0x1c>
 8000c90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_cfrcmple>:
 8000c98:	4684      	mov	ip, r0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	4661      	mov	r1, ip
 8000c9e:	e7ff      	b.n	8000ca0 <__aeabi_cfcmpeq>

08000ca0 <__aeabi_cfcmpeq>:
 8000ca0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ca2:	f7ff ffc9 	bl	8000c38 <__cmpsf2>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	bf48      	it	mi
 8000caa:	f110 0f00 	cmnmi.w	r0, #0
 8000cae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000cb0 <__aeabi_fcmpeq>:
 8000cb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cb4:	f7ff fff4 	bl	8000ca0 <__aeabi_cfcmpeq>
 8000cb8:	bf0c      	ite	eq
 8000cba:	2001      	moveq	r0, #1
 8000cbc:	2000      	movne	r0, #0
 8000cbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_fcmplt>:
 8000cc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cc8:	f7ff ffea 	bl	8000ca0 <__aeabi_cfcmpeq>
 8000ccc:	bf34      	ite	cc
 8000cce:	2001      	movcc	r0, #1
 8000cd0:	2000      	movcs	r0, #0
 8000cd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fcmple>:
 8000cd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cdc:	f7ff ffe0 	bl	8000ca0 <__aeabi_cfcmpeq>
 8000ce0:	bf94      	ite	ls
 8000ce2:	2001      	movls	r0, #1
 8000ce4:	2000      	movhi	r0, #0
 8000ce6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cea:	bf00      	nop

08000cec <__aeabi_fcmpge>:
 8000cec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cf0:	f7ff ffd2 	bl	8000c98 <__aeabi_cfrcmple>
 8000cf4:	bf94      	ite	ls
 8000cf6:	2001      	movls	r0, #1
 8000cf8:	2000      	movhi	r0, #0
 8000cfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cfe:	bf00      	nop

08000d00 <__aeabi_fcmpgt>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff ffc8 	bl	8000c98 <__aeabi_cfrcmple>
 8000d08:	bf34      	ite	cc
 8000d0a:	2001      	movcc	r0, #1
 8000d0c:	2000      	movcs	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <ADXL_Init>:

/** Initializes the ADXL unit
* @param adxl, structure of ADXL_InitTypeDef: 
*/
adxlStatus ADXL_Init(ADXL_InitTypeDef * adxl)
{ 
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
    // CS is active low. Here we deselect the chip. In each function the CS signal is asserted individually
    HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port,ADXL_SPI1_CS_Pin,GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2110      	movs	r1, #16
 8000d20:	484d      	ldr	r0, [pc, #308]	; (8000e58 <ADXL_Init+0x144>)
 8000d22:	f001 fbed 	bl	8002500 <HAL_GPIO_WritePin>
    // Unknown delay should apply
    osDelay(5);
 8000d26:	2005      	movs	r0, #5
 8000d28:	f003 fc45 	bl	80045b6 <osDelay>
    uint8_t testval = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	73fb      	strb	r3, [r7, #15]
    // The Device Address register is constant, i.e. = 0xE5
    readRegister(DEVID,&testval,1);
 8000d30:	f107 030f 	add.w	r3, r7, #15
 8000d34:	2201      	movs	r2, #1
 8000d36:	4619      	mov	r1, r3
 8000d38:	2000      	movs	r0, #0
 8000d3a:	f000 fa47 	bl	80011cc <readRegister>
    if (testval != 0xE5) return ADXL_ERR;
 8000d3e:	7bfb      	ldrb	r3, [r7, #15]
 8000d40:	2be5      	cmp	r3, #229	; 0xe5
 8000d42:	d001      	beq.n	8000d48 <ADXL_Init+0x34>
 8000d44:	2301      	movs	r3, #1
 8000d46:	e082      	b.n	8000e4e <ADXL_Init+0x13a>
    // Init. of BW_RATE and DATAFORMAT registers
    adxlBW(adxl);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f000 fa7f 	bl	800124c <adxlBW>
    adxlFormat(adxl);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f000 fac0 	bl	80012d4 <adxlFormat>

    // Settings gains 
    if (adxl->Resolution == RESOLUTION_10BIT)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	795b      	ldrb	r3, [r3, #5]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d13f      	bne.n	8000ddc <ADXL_Init+0xc8>
    {
        switch (adxl->Range) 
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	791b      	ldrb	r3, [r3, #4]
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	d846      	bhi.n	8000df2 <ADXL_Init+0xde>
 8000d64:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <ADXL_Init+0x58>)
 8000d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6a:	bf00      	nop
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d95 	.word	0x08000d95
 8000d74:	08000dad 	.word	0x08000dad
 8000d78:	08000dc5 	.word	0x08000dc5
        {
            case RANGE_2G:  GAINX = GAINY = GAINZ = 1/255.0f;  break;
 8000d7c:	4b37      	ldr	r3, [pc, #220]	; (8000e5c <ADXL_Init+0x148>)
 8000d7e:	4a38      	ldr	r2, [pc, #224]	; (8000e60 <ADXL_Init+0x14c>)
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	4b36      	ldr	r3, [pc, #216]	; (8000e5c <ADXL_Init+0x148>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a37      	ldr	r2, [pc, #220]	; (8000e64 <ADXL_Init+0x150>)
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <ADXL_Init+0x150>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a36      	ldr	r2, [pc, #216]	; (8000e68 <ADXL_Init+0x154>)
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	e02e      	b.n	8000df2 <ADXL_Init+0xde>
            case RANGE_4G:  GAINX = GAINY = GAINZ = 1/127.0f;  break;
 8000d94:	4b31      	ldr	r3, [pc, #196]	; (8000e5c <ADXL_Init+0x148>)
 8000d96:	4a35      	ldr	r2, [pc, #212]	; (8000e6c <ADXL_Init+0x158>)
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	4b30      	ldr	r3, [pc, #192]	; (8000e5c <ADXL_Init+0x148>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a31      	ldr	r2, [pc, #196]	; (8000e64 <ADXL_Init+0x150>)
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	4b30      	ldr	r3, [pc, #192]	; (8000e64 <ADXL_Init+0x150>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a30      	ldr	r2, [pc, #192]	; (8000e68 <ADXL_Init+0x154>)
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	e022      	b.n	8000df2 <ADXL_Init+0xde>
            case RANGE_8G:  GAINX = GAINY = GAINZ = 1/63.0f;   break;
 8000dac:	4b2b      	ldr	r3, [pc, #172]	; (8000e5c <ADXL_Init+0x148>)
 8000dae:	4a30      	ldr	r2, [pc, #192]	; (8000e70 <ADXL_Init+0x15c>)
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	4b2a      	ldr	r3, [pc, #168]	; (8000e5c <ADXL_Init+0x148>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a2b      	ldr	r2, [pc, #172]	; (8000e64 <ADXL_Init+0x150>)
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	4b2a      	ldr	r3, [pc, #168]	; (8000e64 <ADXL_Init+0x150>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a2a      	ldr	r2, [pc, #168]	; (8000e68 <ADXL_Init+0x154>)
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e016      	b.n	8000df2 <ADXL_Init+0xde>
            case RANGE_16G: GAINX = GAINY = GAINZ = 1/31.0f;   break;                              
 8000dc4:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <ADXL_Init+0x148>)
 8000dc6:	4a2b      	ldr	r2, [pc, #172]	; (8000e74 <ADXL_Init+0x160>)
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	4b24      	ldr	r3, [pc, #144]	; (8000e5c <ADXL_Init+0x148>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a25      	ldr	r2, [pc, #148]	; (8000e64 <ADXL_Init+0x150>)
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	4b24      	ldr	r3, [pc, #144]	; (8000e64 <ADXL_Init+0x150>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a24      	ldr	r2, [pc, #144]	; (8000e68 <ADXL_Init+0x154>)
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e00a      	b.n	8000df2 <ADXL_Init+0xde>
        }
    } 
    else 
    {
        GAINX = GAINY = GAINZ = 1/255.0f;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	; (8000e5c <ADXL_Init+0x148>)
 8000dde:	4a20      	ldr	r2, [pc, #128]	; (8000e60 <ADXL_Init+0x14c>)
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	4b1e      	ldr	r3, [pc, #120]	; (8000e5c <ADXL_Init+0x148>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a1f      	ldr	r2, [pc, #124]	; (8000e64 <ADXL_Init+0x150>)
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <ADXL_Init+0x150>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <ADXL_Init+0x154>)
 8000df0:	6013      	str	r3, [r2, #0]
    }
    // Setting AutoSleep and Link bits
    uint8_t reg;
    readRegister(POWER_CTL,&reg,1);
 8000df2:	f107 030e 	add.w	r3, r7, #14
 8000df6:	2201      	movs	r2, #1
 8000df8:	4619      	mov	r1, r3
 8000dfa:	202d      	movs	r0, #45	; 0x2d
 8000dfc:	f000 f9e6 	bl	80011cc <readRegister>
    
    if ( (adxl->AutoSleep) == AUTOSLEEPON) reg |= (1 << 4); else reg &= ~(1 << 4);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	79db      	ldrb	r3, [r3, #7]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d105      	bne.n	8000e14 <ADXL_Init+0x100>
 8000e08:	7bbb      	ldrb	r3, [r7, #14]
 8000e0a:	f043 0310 	orr.w	r3, r3, #16
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	73bb      	strb	r3, [r7, #14]
 8000e12:	e004      	b.n	8000e1e <ADXL_Init+0x10a>
 8000e14:	7bbb      	ldrb	r3, [r7, #14]
 8000e16:	f023 0310 	bic.w	r3, r3, #16
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	73bb      	strb	r3, [r7, #14]
    if ( (adxl->LinkMode) == LINKMODEON) reg |= (1 << 5);   else reg &= ~(1 << 5);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	7a1b      	ldrb	r3, [r3, #8]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d105      	bne.n	8000e32 <ADXL_Init+0x11e>
 8000e26:	7bbb      	ldrb	r3, [r7, #14]
 8000e28:	f043 0320 	orr.w	r3, r3, #32
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	73bb      	strb	r3, [r7, #14]
 8000e30:	e004      	b.n	8000e3c <ADXL_Init+0x128>
 8000e32:	7bbb      	ldrb	r3, [r7, #14]
 8000e34:	f023 0320 	bic.w	r3, r3, #32
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	73bb      	strb	r3, [r7, #14]
    writeRegister(POWER_CTL,reg);
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	202d      	movs	r0, #45	; 0x2d
 8000e42:	f000 f993 	bl	800116c <writeRegister>
    
    adxlInterrupt(adxl);            
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 f8d9 	bl	8000ffe <adxlInterrupt>
    
    return ADXL_OK;
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	200000a4 	.word	0x200000a4
 8000e60:	3b808081 	.word	0x3b808081
 8000e64:	200000a0 	.word	0x200000a0
 8000e68:	2000009c 	.word	0x2000009c
 8000e6c:	3c010204 	.word	0x3c010204
 8000e70:	3c820821 	.word	0x3c820821
 8000e74:	3d042108 	.word	0x3d042108

08000e78 <ADXL_getAccel>:
		      uint16_t acc[3];
		      ADXL_getAccel(acc,OUTPUT_SIGNED);
		      and so on...
*/
void ADXL_getAccel(void *Data , uint8_t outputType)
{
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	460b      	mov	r3, r1
 8000e82:	70fb      	strb	r3, [r7, #3]
    uint8_t data[6]={0,0,0,0,0,0};	
 8000e84:	4a41      	ldr	r2, [pc, #260]	; (8000f8c <ADXL_getAccel+0x114>)
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e8e:	6018      	str	r0, [r3, #0]
 8000e90:	3304      	adds	r3, #4
 8000e92:	8019      	strh	r1, [r3, #0]
    readRegister(DATA0,data,6);
 8000e94:	f107 0308 	add.w	r3, r7, #8
 8000e98:	2206      	movs	r2, #6
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	2032      	movs	r0, #50	; 0x32
 8000e9e:	f000 f995 	bl	80011cc <readRegister>

    if (outputType == OUTPUT_SIGNED)
 8000ea2:	78fb      	ldrb	r3, [r7, #3]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d125      	bne.n	8000ef4 <ADXL_getAccel+0x7c>
    {
        int16_t * acc = Data;	
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	613b      	str	r3, [r7, #16]
        // Two's Complement
        acc[0] = (int16_t) ((data[1]*256+data[0]));
 8000eac:	7a7b      	ldrb	r3, [r7, #9]
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	7a3b      	ldrb	r3, [r7, #8]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	4413      	add	r3, r2
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	b21a      	sxth	r2, r3
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	801a      	strh	r2, [r3, #0]
        acc[1] = (int16_t) ((data[3]*256+data[2]));
 8000ec2:	7afb      	ldrb	r3, [r7, #11]
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	7abb      	ldrb	r3, [r7, #10]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	4413      	add	r3, r2
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	b212      	sxth	r2, r2
 8000ed8:	801a      	strh	r2, [r3, #0]
        acc[2] = (int16_t) ((data[5]*256+data[4]));
 8000eda:	7b7b      	ldrb	r3, [r7, #13]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	021b      	lsls	r3, r3, #8
 8000ee0:	b29a      	uxth	r2, r3
 8000ee2:	7b3b      	ldrb	r3, [r7, #12]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4413      	add	r3, r2
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	3304      	adds	r3, #4
 8000eee:	b212      	sxth	r2, r2
 8000ef0:	801a      	strh	r2, [r3, #0]
        float * fdata = Data;
        fdata[0] = ( (int16_t) ((data[1]*256+data[0])))*GAINX;
        fdata[1] = ( (int16_t) ((data[3]*256+data[2])))*GAINY;
        fdata[2] = ( (int16_t) ((data[5]*256+data[4])))*GAINZ;
    }
}
 8000ef2:	e046      	b.n	8000f82 <ADXL_getAccel+0x10a>
    else if (outputType == OUTPUT_FLOAT)
 8000ef4:	78fb      	ldrb	r3, [r7, #3]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d143      	bne.n	8000f82 <ADXL_getAccel+0x10a>
        float * fdata = Data;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	617b      	str	r3, [r7, #20]
        fdata[0] = ( (int16_t) ((data[1]*256+data[0])))*GAINX;
 8000efe:	7a7b      	ldrb	r3, [r7, #9]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	021b      	lsls	r3, r3, #8
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	7a3b      	ldrb	r3, [r7, #8]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	4413      	add	r3, r2
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fce5 	bl	80008e0 <__aeabi_i2f>
 8000f16:	4602      	mov	r2, r0
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <ADXL_getAccel+0x118>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4610      	mov	r0, r2
 8000f20:	f7ff fd32 	bl	8000988 <__aeabi_fmul>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	601a      	str	r2, [r3, #0]
        fdata[1] = ( (int16_t) ((data[3]*256+data[2])))*GAINY;
 8000f2c:	7afb      	ldrb	r3, [r7, #11]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	7abb      	ldrb	r3, [r7, #10]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	4413      	add	r3, r2
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	b21b      	sxth	r3, r3
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fcce 	bl	80008e0 <__aeabi_i2f>
 8000f44:	4b13      	ldr	r3, [pc, #76]	; (8000f94 <ADXL_getAccel+0x11c>)
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	1d1c      	adds	r4, r3, #4
 8000f4c:	4611      	mov	r1, r2
 8000f4e:	f7ff fd1b 	bl	8000988 <__aeabi_fmul>
 8000f52:	4603      	mov	r3, r0
 8000f54:	6023      	str	r3, [r4, #0]
        fdata[2] = ( (int16_t) ((data[5]*256+data[4])))*GAINZ;
 8000f56:	7b7b      	ldrb	r3, [r7, #13]
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	7b3b      	ldrb	r3, [r7, #12]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	4413      	add	r3, r2
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fcb9 	bl	80008e0 <__aeabi_i2f>
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <ADXL_getAccel+0x120>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	f103 0408 	add.w	r4, r3, #8
 8000f78:	4611      	mov	r1, r2
 8000f7a:	f7ff fd05 	bl	8000988 <__aeabi_fmul>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6023      	str	r3, [r4, #0]
}
 8000f82:	bf00      	nop
 8000f84:	371c      	adds	r7, #28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd90      	pop	{r4, r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	08006e00 	.word	0x08006e00
 8000f90:	2000009c 	.word	0x2000009c
 8000f94:	200000a0 	.word	0x200000a0
 8000f98:	200000a4 	.word	0x200000a4

08000f9c <ADXL_Measure>:
		
/** Starts Measure Mode
* @param: s = ON or OFF				
*/
void ADXL_Measure(Switch s)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    readRegister(POWER_CTL,&reg,1);
 8000fa6:	f107 030f 	add.w	r3, r7, #15
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	202d      	movs	r0, #45	; 0x2d
 8000fb0:	f000 f90c 	bl	80011cc <readRegister>
    
    switch (s) 
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d002      	beq.n	8000fc0 <ADXL_Measure+0x24>
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d010      	beq.n	8000fe0 <ADXL_Measure+0x44>
            reg &= ~(1<<3);
            writeRegister(POWER_CTL,reg);
        }
        break;				
    }
}
 8000fbe:	e01a      	b.n	8000ff6 <ADXL_Measure+0x5a>
            reg &= ~(1<<2);
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	f023 0304 	bic.w	r3, r3, #4
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	73fb      	strb	r3, [r7, #15]
            reg |= (1<<3);
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	f043 0308 	orr.w	r3, r3, #8
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	73fb      	strb	r3, [r7, #15]
            writeRegister(POWER_CTL,reg);
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	202d      	movs	r0, #45	; 0x2d
 8000fda:	f000 f8c7 	bl	800116c <writeRegister>
        break;
 8000fde:	e00a      	b.n	8000ff6 <ADXL_Measure+0x5a>
            reg &= ~(1<<3);
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	f023 0308 	bic.w	r3, r3, #8
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	73fb      	strb	r3, [r7, #15]
            writeRegister(POWER_CTL,reg);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	4619      	mov	r1, r3
 8000fee:	202d      	movs	r0, #45	; 0x2d
 8000ff0:	f000 f8bc 	bl	800116c <writeRegister>
        break;				
 8000ff4:	bf00      	nop
}
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <adxlInterrupt>:
}

//************************** I N T E R R U P T S *******************************

void adxlInterrupt(ADXL_InitTypeDef * adxl)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b084      	sub	sp, #16
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
    uint8_t reg=0;
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]

    // Settings Int output
    readRegister(INT_MAP,&reg,1);
 800100a:	f107 030f 	add.w	r3, r7, #15
 800100e:	2201      	movs	r2, #1
 8001010:	4619      	mov	r1, r3
 8001012:	202f      	movs	r0, #47	; 0x2f
 8001014:	f000 f8da 	bl	80011cc <readRegister>
    if (adxl->IntPin == INT1)   reg &= ~(adxl->Interrupt); 
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7a9b      	ldrb	r3, [r3, #10]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d10b      	bne.n	8001038 <adxlInterrupt+0x3a>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7a5b      	ldrb	r3, [r3, #9]
 8001024:	b25b      	sxtb	r3, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	b25a      	sxtb	r2, r3
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	b25b      	sxtb	r3, r3
 800102e:	4013      	ands	r3, r2
 8001030:	b25b      	sxtb	r3, r3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	73fb      	strb	r3, [r7, #15]
 8001036:	e005      	b.n	8001044 <adxlInterrupt+0x46>
    else                        reg |= (adxl->Interrupt);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	7a5a      	ldrb	r2, [r3, #9]
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	4313      	orrs	r3, r2
 8001040:	b2db      	uxtb	r3, r3
 8001042:	73fb      	strb	r3, [r7, #15]
    writeRegister(INT_MAP,reg);
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4619      	mov	r1, r3
 8001048:	202f      	movs	r0, #47	; 0x2f
 800104a:	f000 f88f 	bl	800116c <writeRegister>
    
    // Enabling the TAP interrupt
    readRegister(INT_ENABLE, &reg, 1);
 800104e:	f107 030f 	add.w	r3, r7, #15
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	202e      	movs	r0, #46	; 0x2e
 8001058:	f000 f8b8 	bl	80011cc <readRegister>
    reg |= (adxl->Interrupt);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	7a5a      	ldrb	r2, [r3, #9]
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	4313      	orrs	r3, r2
 8001064:	b2db      	uxtb	r3, r3
 8001066:	73fb      	strb	r3, [r7, #15]
    writeRegister(INT_ENABLE,reg);  
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	4619      	mov	r1, r3
 800106c:	202e      	movs	r0, #46	; 0x2e
 800106e:	f000 f87d 	bl	800116c <writeRegister>
}
 8001072:	bf00      	nop
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <ADXL_enableDoubleTap>:
* @param Threshold: The threshold value for tap interrupt. The scale factor is 62.5 mg/LSB. Should not be 0!
* @param Latent: 		The delay time after the first Tap. Scale factor is : 1.25 ms/LSB. Should not be 0!
* @param Windows:		The time interval between two Taps. Scale factor is : 1.25 ms/LSB.  Should not be 0!
*/
void ADXL_enableDoubleTap(ADXL_IntOutput out, uint8_t axes, uint8_t Duration, uint8_t Threshold, uint8_t Latent, uint8_t Window)
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b085      	sub	sp, #20
 800107e:	af00      	add	r7, sp, #0
 8001080:	4604      	mov	r4, r0
 8001082:	4608      	mov	r0, r1
 8001084:	4611      	mov	r1, r2
 8001086:	461a      	mov	r2, r3
 8001088:	4623      	mov	r3, r4
 800108a:	71fb      	strb	r3, [r7, #7]
 800108c:	4603      	mov	r3, r0
 800108e:	71bb      	strb	r3, [r7, #6]
 8001090:	460b      	mov	r3, r1
 8001092:	717b      	strb	r3, [r7, #5]
 8001094:	4613      	mov	r3, r2
 8001096:	713b      	strb	r3, [r7, #4]
    uint8_t reg=0;
 8001098:	2300      	movs	r3, #0
 800109a:	73fb      	strb	r3, [r7, #15]

    writeRegister(DUR,Duration);
 800109c:	797b      	ldrb	r3, [r7, #5]
 800109e:	4619      	mov	r1, r3
 80010a0:	2021      	movs	r0, #33	; 0x21
 80010a2:	f000 f863 	bl	800116c <writeRegister>
    writeRegister(THRESH_TAP,Threshold);
 80010a6:	793b      	ldrb	r3, [r7, #4]
 80010a8:	4619      	mov	r1, r3
 80010aa:	201d      	movs	r0, #29
 80010ac:	f000 f85e 	bl	800116c <writeRegister>
    writeRegister(LATENT,Latent);
 80010b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010b4:	4619      	mov	r1, r3
 80010b6:	2022      	movs	r0, #34	; 0x22
 80010b8:	f000 f858 	bl	800116c <writeRegister>
    writeRegister(WINDOW,Window);
 80010bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80010c0:	4619      	mov	r1, r3
 80010c2:	2023      	movs	r0, #35	; 0x23
 80010c4:	f000 f852 	bl	800116c <writeRegister>

    //Setting the Axes
    readRegister(TAP_AXES,&reg,1);
 80010c8:	f107 030f 	add.w	r3, r7, #15
 80010cc:	2201      	movs	r2, #1
 80010ce:	4619      	mov	r1, r3
 80010d0:	202a      	movs	r0, #42	; 0x2a
 80010d2:	f000 f87b 	bl	80011cc <readRegister>
    reg += axes;
 80010d6:	7bfa      	ldrb	r2, [r7, #15]
 80010d8:	79bb      	ldrb	r3, [r7, #6]
 80010da:	4413      	add	r3, r2
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	73fb      	strb	r3, [r7, #15]
    writeRegister(TAP_AXES,reg);
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	4619      	mov	r1, r3
 80010e4:	202a      	movs	r0, #42	; 0x2a
 80010e6:	f000 f841 	bl	800116c <writeRegister>

    // Settings Int output
    readRegister(INT_MAP,&reg,1);
 80010ea:	f107 030f 	add.w	r3, r7, #15
 80010ee:	2201      	movs	r2, #1
 80010f0:	4619      	mov	r1, r3
 80010f2:	202f      	movs	r0, #47	; 0x2f
 80010f4:	f000 f86a 	bl	80011cc <readRegister>
    //if (out == INT1) reg &= ~(1<<5); else reg |= (1<<5);
    reg |= (1<<5);
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	f043 0320 	orr.w	r3, r3, #32
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	73fb      	strb	r3, [r7, #15]
    writeRegister(INT_MAP,reg);
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	4619      	mov	r1, r3
 8001106:	202f      	movs	r0, #47	; 0x2f
 8001108:	f000 f830 	bl	800116c <writeRegister>

    // Enabling the TAP interrupt
    readRegister(INT_ENABLE,&reg,1);
 800110c:	f107 030f 	add.w	r3, r7, #15
 8001110:	2201      	movs	r2, #1
 8001112:	4619      	mov	r1, r3
 8001114:	202e      	movs	r0, #46	; 0x2e
 8001116:	f000 f859 	bl	80011cc <readRegister>
    reg |= (1<<5);
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	f043 0320 	orr.w	r3, r3, #32
 8001120:	b2db      	uxtb	r3, r3
 8001122:	73fb      	strb	r3, [r7, #15]
    writeRegister(INT_ENABLE,reg);
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	4619      	mov	r1, r3
 8001128:	202e      	movs	r0, #46	; 0x2e
 800112a:	f000 f81f 	bl	800116c <writeRegister>
}
 800112e:	bf00      	nop
 8001130:	3714      	adds	r7, #20
 8001132:	46bd      	mov	sp, r7
 8001134:	bd90      	pop	{r4, r7, pc}

08001136 <ADXL_IntProto>:
/** Interrupt prototype
* @brief In order to interrupt flags being reset, the address 0x30 should be read.
* Put this function wherever you want to implement interrupt routines, e.g. EXTI_Callback
*/
bool ADXL_IntProto(ADXL_InitTypeDef * adxl)	
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
    uint8_t reg=0;
 800113e:	2300      	movs	r3, #0
 8001140:	73fb      	strb	r3, [r7, #15]
    
    readRegister(INT_SOURCE,&reg,1);	
 8001142:	f107 030f 	add.w	r3, r7, #15
 8001146:	2201      	movs	r2, #1
 8001148:	4619      	mov	r1, r3
 800114a:	2030      	movs	r0, #48	; 0x30
 800114c:	f000 f83e 	bl	80011cc <readRegister>
    if ((reg & adxl->Interrupt) == 0)  return false;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	7a5a      	ldrb	r2, [r3, #9]
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	4013      	ands	r3, r2
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <ADXL_IntProto+0x2c>
 800115e:	2300      	movs	r3, #0
 8001160:	e000      	b.n	8001164 <ADXL_IntProto+0x2e>
    else                               return true;
 8001162:	2301      	movs	r3, #1
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <writeRegister>:
* @address: 8-bit address of register
* @value  : 8-bit value of corresponding register
* Since the register values to be written are 8-bit, there is no need to multiple writing
*/
static void writeRegister(uint8_t address,uint8_t value)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	460a      	mov	r2, r1
 8001176:	71fb      	strb	r3, [r7, #7]
 8001178:	4613      	mov	r3, r2
 800117a:	71bb      	strb	r3, [r7, #6]
    if (address > 63)  address = 63;
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	2b3f      	cmp	r3, #63	; 0x3f
 8001180:	d901      	bls.n	8001186 <writeRegister+0x1a>
 8001182:	233f      	movs	r3, #63	; 0x3f
 8001184:	71fb      	strb	r3, [r7, #7]
	
    // Setting R/W = 0, i.e.: Write Mode
    address &= ~(0x80);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800118c:	b2db      	uxtb	r3, r3
 800118e:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port,ADXL_SPI1_CS_Pin,GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	2110      	movs	r1, #16
 8001194:	480b      	ldr	r0, [pc, #44]	; (80011c4 <writeRegister+0x58>)
 8001196:	f001 f9b3 	bl	8002500 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SPIhandler,&address,1,10);
 800119a:	1df9      	adds	r1, r7, #7
 800119c:	230a      	movs	r3, #10
 800119e:	2201      	movs	r2, #1
 80011a0:	4809      	ldr	r0, [pc, #36]	; (80011c8 <writeRegister+0x5c>)
 80011a2:	f001 febb 	bl	8002f1c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&SPIhandler,&value,1,10);
 80011a6:	1db9      	adds	r1, r7, #6
 80011a8:	230a      	movs	r3, #10
 80011aa:	2201      	movs	r2, #1
 80011ac:	4806      	ldr	r0, [pc, #24]	; (80011c8 <writeRegister+0x5c>)
 80011ae:	f001 feb5 	bl	8002f1c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port,ADXL_SPI1_CS_Pin,GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	2110      	movs	r1, #16
 80011b6:	4803      	ldr	r0, [pc, #12]	; (80011c4 <writeRegister+0x58>)
 80011b8:	f001 f9a2 	bl	8002500 <HAL_GPIO_WritePin>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40010800 	.word	0x40010800
 80011c8:	20001308 	.word	0x20001308

080011cc <readRegister>:
* @address: 8-bit address of register
* @retval value  : array of 8-bit values of corresponding register
* @num		: number of bytes to be written
*/
static void readRegister(uint8_t address,uint8_t * value, uint8_t num)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
    if (address > 63)  address = 63;
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b3f      	cmp	r3, #63	; 0x3f
 80011e0:	d901      	bls.n	80011e6 <readRegister+0x1a>
 80011e2:	233f      	movs	r3, #63	; 0x3f
 80011e4:	71fb      	strb	r3, [r7, #7]
    
    // Multiple Byte Read Settings
    if (num > 1)  address |= 0x40;
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d905      	bls.n	80011f8 <readRegister+0x2c>
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	e004      	b.n	8001202 <readRegister+0x36>
    else	  address &= ~(0x40);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	71fb      	strb	r3, [r7, #7]
    
    // Setting R/W = 1, i.e.: Read Mode
    address |= (0x80);		
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001208:	b2db      	uxtb	r3, r3
 800120a:	71fb      	strb	r3, [r7, #7]
		
    HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port,ADXL_SPI1_CS_Pin,GPIO_PIN_RESET);
 800120c:	2200      	movs	r2, #0
 800120e:	2110      	movs	r1, #16
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <readRegister+0x78>)
 8001212:	f001 f975 	bl	8002500 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SPIhandler,&address,1,10);
 8001216:	1df9      	adds	r1, r7, #7
 8001218:	230a      	movs	r3, #10
 800121a:	2201      	movs	r2, #1
 800121c:	480a      	ldr	r0, [pc, #40]	; (8001248 <readRegister+0x7c>)
 800121e:	f001 fe7d 	bl	8002f1c <HAL_SPI_Transmit>
    HAL_SPI_Receive(&SPIhandler,value,num,10);
 8001222:	79bb      	ldrb	r3, [r7, #6]
 8001224:	b29a      	uxth	r2, r3
 8001226:	230a      	movs	r3, #10
 8001228:	6839      	ldr	r1, [r7, #0]
 800122a:	4807      	ldr	r0, [pc, #28]	; (8001248 <readRegister+0x7c>)
 800122c:	f001 ffb9 	bl	80031a2 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port,ADXL_SPI1_CS_Pin,GPIO_PIN_SET);	
 8001230:	2201      	movs	r2, #1
 8001232:	2110      	movs	r1, #16
 8001234:	4803      	ldr	r0, [pc, #12]	; (8001244 <readRegister+0x78>)
 8001236:	f001 f963 	bl	8002500 <HAL_GPIO_WritePin>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40010800 	.word	0x40010800
 8001248:	20001308 	.word	0x20001308

0800124c <adxlBW>:
            10 		|  	100
            11 		|  	200
            12 		|  	400
*/
static void adxlBW(ADXL_InitTypeDef * adxl)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
    uint8_t bwreg=0;
 8001254:	2300      	movs	r3, #0
 8001256:	73fb      	strb	r3, [r7, #15]
    
    writeRegister(BW_RATE,bwreg);
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	4619      	mov	r1, r3
 800125c:	202c      	movs	r0, #44	; 0x2c
 800125e:	f7ff ff85 	bl	800116c <writeRegister>
    
    if (adxl->LPMode == LPMODE_LOWPOWER) 
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	789b      	ldrb	r3, [r3, #2]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d11a      	bne.n	80012a0 <adxlBW+0x54>
    {
        // Low power mode
        bwreg |= (1 << 4);
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	f043 0310 	orr.w	r3, r3, #16
 8001270:	73fb      	strb	r3, [r7, #15]
        if ( ((adxl->Rate) <7) && ((adxl->Rate)>12) ) bwreg += 7;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	78db      	ldrb	r3, [r3, #3]
 8001276:	2b06      	cmp	r3, #6
 8001278:	d807      	bhi.n	800128a <adxlBW+0x3e>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	78db      	ldrb	r3, [r3, #3]
 800127e:	2b0c      	cmp	r3, #12
 8001280:	d903      	bls.n	800128a <adxlBW+0x3e>
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	3307      	adds	r3, #7
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	e004      	b.n	8001294 <adxlBW+0x48>
        else                                          bwreg +=(adxl->Rate);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	78da      	ldrb	r2, [r3, #3]
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	4413      	add	r3, r2
 8001292:	73fb      	strb	r3, [r7, #15]
        writeRegister(BW_RATE,bwreg);	
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	4619      	mov	r1, r3
 8001298:	202c      	movs	r0, #44	; 0x2c
 800129a:	f7ff ff67 	bl	800116c <writeRegister>
        // Normal Mode
        if ( ((adxl->Rate) <6) && ((adxl->Rate)>15) ) bwreg += 6;
        else                                          bwreg +=(adxl->Rate);
        writeRegister(BW_RATE,bwreg);	
    }
}
 800129e:	e015      	b.n	80012cc <adxlBW+0x80>
        if ( ((adxl->Rate) <6) && ((adxl->Rate)>15) ) bwreg += 6;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	78db      	ldrb	r3, [r3, #3]
 80012a4:	2b05      	cmp	r3, #5
 80012a6:	d807      	bhi.n	80012b8 <adxlBW+0x6c>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	78db      	ldrb	r3, [r3, #3]
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d903      	bls.n	80012b8 <adxlBW+0x6c>
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	3306      	adds	r3, #6
 80012b4:	73fb      	strb	r3, [r7, #15]
 80012b6:	e004      	b.n	80012c2 <adxlBW+0x76>
        else                                          bwreg +=(adxl->Rate);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	78da      	ldrb	r2, [r3, #3]
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	4413      	add	r3, r2
 80012c0:	73fb      	strb	r3, [r7, #15]
        writeRegister(BW_RATE,bwreg);	
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	4619      	mov	r1, r3
 80012c6:	202c      	movs	r0, #44	; 0x2c
 80012c8:	f7ff ff50 	bl	800116c <writeRegister>
}
 80012cc:	bf00      	nop
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <adxlFormat>:
                     1 		|  	+-4g
                     2 		|  	+-8g		
                     3 		|  	+-16g                                                           
*/
static void adxlFormat(ADXL_InitTypeDef * adxl)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
    uint8_t formatreg=0;
 80012dc:	2300      	movs	r3, #0
 80012de:	73fb      	strb	r3, [r7, #15]
    
    writeRegister(DATA_FORMAT,formatreg);
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	4619      	mov	r1, r3
 80012e4:	2031      	movs	r0, #49	; 0x31
 80012e6:	f7ff ff41 	bl	800116c <writeRegister>
    formatreg = (adxl->SPIMode << 6) | (adxl->IntMode << 5) | (adxl->Justify << 2) | (adxl->Resolution << 3);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	019b      	lsls	r3, r3, #6
 80012f0:	b25a      	sxtb	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	785b      	ldrb	r3, [r3, #1]
 80012f6:	015b      	lsls	r3, r3, #5
 80012f8:	b25b      	sxtb	r3, r3
 80012fa:	4313      	orrs	r3, r2
 80012fc:	b25a      	sxtb	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	799b      	ldrb	r3, [r3, #6]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	b25b      	sxtb	r3, r3
 8001306:	4313      	orrs	r3, r2
 8001308:	b25a      	sxtb	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	795b      	ldrb	r3, [r3, #5]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	b25b      	sxtb	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b25b      	sxtb	r3, r3
 8001316:	73fb      	strb	r3, [r7, #15]
    formatreg += (adxl -> Range);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	791a      	ldrb	r2, [r3, #4]
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	4413      	add	r3, r2
 8001320:	73fb      	strb	r3, [r7, #15]
    writeRegister(DATA_FORMAT,formatreg);
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	4619      	mov	r1, r3
 8001326:	2031      	movs	r0, #49	; 0x31
 8001328:	f7ff ff20 	bl	800116c <writeRegister>
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0000      	movs	r0, r0
	...

08001338 <StartReadAccel>:
/* INTERFACE                                                                */
/*::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::*/

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
void StartReadAccel (void const * argument)
{
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b08b      	sub	sp, #44	; 0x2c
 800133c:	af02      	add	r7, sp, #8
 800133e:	6078      	str	r0, [r7, #4]
	vTaskSetApplicationTaskTag(NULL, (void *) 1);
 8001340:	2101      	movs	r1, #1
 8001342:	2000      	movs	r0, #0
 8001344:	f004 fbd8 	bl	8005af8 <vTaskSetApplicationTaskTag>
// ::::::::::::::::::::::::::::: INIT :::::::::::::::::::::::::::::
	ADXL_InitStruct.SPIMode      = SPIMODE_4WIRE;
 8001348:	4ba3      	ldr	r3, [pc, #652]	; (80015d8 <StartReadAccel+0x2a0>)
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]
	ADXL_InitStruct.IntMode      = INT_ACTIVEHIGH;
 800134e:	4ba2      	ldr	r3, [pc, #648]	; (80015d8 <StartReadAccel+0x2a0>)
 8001350:	2200      	movs	r2, #0
 8001352:	705a      	strb	r2, [r3, #1]
	ADXL_InitStruct.LPMode       = LPMODE_NORMAL;
 8001354:	4ba0      	ldr	r3, [pc, #640]	; (80015d8 <StartReadAccel+0x2a0>)
 8001356:	2200      	movs	r2, #0
 8001358:	709a      	strb	r2, [r3, #2]
	ADXL_InitStruct.Rate         = BWRATE_100;
 800135a:	4b9f      	ldr	r3, [pc, #636]	; (80015d8 <StartReadAccel+0x2a0>)
 800135c:	220a      	movs	r2, #10
 800135e:	70da      	strb	r2, [r3, #3]
    ADXL_InitStruct.Range        = RANGE_2G;
 8001360:	4b9d      	ldr	r3, [pc, #628]	; (80015d8 <StartReadAccel+0x2a0>)
 8001362:	2200      	movs	r2, #0
 8001364:	711a      	strb	r2, [r3, #4]
    ADXL_InitStruct.Resolution   = RESOLUTION_FULL;
 8001366:	4b9c      	ldr	r3, [pc, #624]	; (80015d8 <StartReadAccel+0x2a0>)
 8001368:	2201      	movs	r2, #1
 800136a:	715a      	strb	r2, [r3, #5]
    ADXL_InitStruct.Justify      = JUSTIFY_SIGNED; 
 800136c:	4b9a      	ldr	r3, [pc, #616]	; (80015d8 <StartReadAccel+0x2a0>)
 800136e:	2200      	movs	r2, #0
 8001370:	719a      	strb	r2, [r3, #6]
    ADXL_InitStruct.AutoSleep    = AUTOSLEEPOFF;
 8001372:	4b99      	ldr	r3, [pc, #612]	; (80015d8 <StartReadAccel+0x2a0>)
 8001374:	2200      	movs	r2, #0
 8001376:	71da      	strb	r2, [r3, #7]
    ADXL_InitStruct.LinkMode     = LINKMODEOFF;   
 8001378:	4b97      	ldr	r3, [pc, #604]	; (80015d8 <StartReadAccel+0x2a0>)
 800137a:	2200      	movs	r2, #0
 800137c:	721a      	strb	r2, [r3, #8]
    ADXL_InitStruct.Interrupt    = (INT_DATA_READY | INT_DOUBLE_TAP);
 800137e:	4b96      	ldr	r3, [pc, #600]	; (80015d8 <StartReadAccel+0x2a0>)
 8001380:	22a0      	movs	r2, #160	; 0xa0
 8001382:	725a      	strb	r2, [r3, #9]
    ADXL_InitStruct.IntPin       = INT1;
 8001384:	4b94      	ldr	r3, [pc, #592]	; (80015d8 <StartReadAccel+0x2a0>)
 8001386:	2200      	movs	r2, #0
 8001388:	729a      	strb	r2, [r3, #10]

    while (true)
        {
            adxlStatus status = ADXL_Init (&ADXL_InitStruct);
 800138a:	4893      	ldr	r0, [pc, #588]	; (80015d8 <StartReadAccel+0x2a0>)
 800138c:	f7ff fcc2 	bl	8000d14 <ADXL_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	77fb      	strb	r3, [r7, #31]

            if (status == ADXL_OK)
 8001394:	7ffb      	ldrb	r3, [r7, #31]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d114      	bne.n	80013c4 <StartReadAccel+0x8c>
            {

            	ADXL_Measure(ON);
 800139a:	2000      	movs	r0, #0
 800139c:	f7ff fdfe 	bl	8000f9c <ADXL_Measure>
                ADXL_IntProto(&ADXL_InitStruct);
 80013a0:	488d      	ldr	r0, [pc, #564]	; (80015d8 <StartReadAccel+0x2a0>)
 80013a2:	f7ff fec8 	bl	8001136 <ADXL_IntProto>
				ADXL_enableDoubleTap(INT1, (uint8_t)((1 << D0)), TAP_DURATION, TAP_THRESHOLD, TAP_LATENT, TAP_WINDOW);
 80013a6:	23c8      	movs	r3, #200	; 0xc8
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	2350      	movs	r3, #80	; 0x50
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2328      	movs	r3, #40	; 0x28
 80013b0:	2228      	movs	r2, #40	; 0x28
 80013b2:	2101      	movs	r1, #1
 80013b4:	2000      	movs	r0, #0
 80013b6:	f7ff fe60 	bl	800107a <ADXL_enableDoubleTap>
                ADXL_getAccel(ADXL_acc, OUTPUT_FLOAT);
 80013ba:	2100      	movs	r1, #0
 80013bc:	4887      	ldr	r0, [pc, #540]	; (80015dc <StartReadAccel+0x2a4>)
 80013be:	f7ff fd5b 	bl	8000e78 <ADXL_getAccel>

                break;
 80013c2:	e003      	b.n	80013cc <StartReadAccel+0x94>
            }
            osDelay(200);
 80013c4:	20c8      	movs	r0, #200	; 0xc8
 80013c6:	f003 f8f6 	bl	80045b6 <osDelay>
        {
 80013ca:	e7de      	b.n	800138a <StartReadAccel+0x52>
        }
    // ::::::::::::::::::::::::::::: SUPERLOOP :::::::::::::::::::::::::::::
        for (;;)
        {
        	osSemaphoreWait (AccelDataReadyHandle, osWaitForever);
 80013cc:	4b84      	ldr	r3, [pc, #528]	; (80015e0 <StartReadAccel+0x2a8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013d4:	4618      	mov	r0, r3
 80013d6:	f003 f935 	bl	8004644 <osSemaphoreWait>

        	ADXL_accSquare = (ADXL_acc[0]*ADXL_acc[0]) + (ADXL_acc[1]*ADXL_acc[1]) + (ADXL_acc[2]*ADXL_acc[2]);
 80013da:	4b80      	ldr	r3, [pc, #512]	; (80015dc <StartReadAccel+0x2a4>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a7f      	ldr	r2, [pc, #508]	; (80015dc <StartReadAccel+0x2a4>)
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff facf 	bl	8000988 <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461c      	mov	r4, r3
 80013ee:	4b7b      	ldr	r3, [pc, #492]	; (80015dc <StartReadAccel+0x2a4>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4a7a      	ldr	r2, [pc, #488]	; (80015dc <StartReadAccel+0x2a4>)
 80013f4:	6852      	ldr	r2, [r2, #4]
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fac5 	bl	8000988 <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	4619      	mov	r1, r3
 8001402:	4620      	mov	r0, r4
 8001404:	f7ff f9b8 	bl	8000778 <__addsf3>
 8001408:	4603      	mov	r3, r0
 800140a:	461c      	mov	r4, r3
 800140c:	4b73      	ldr	r3, [pc, #460]	; (80015dc <StartReadAccel+0x2a4>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	4a72      	ldr	r2, [pc, #456]	; (80015dc <StartReadAccel+0x2a4>)
 8001412:	6892      	ldr	r2, [r2, #8]
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fab6 	bl	8000988 <__aeabi_fmul>
 800141c:	4603      	mov	r3, r0
 800141e:	4619      	mov	r1, r3
 8001420:	4620      	mov	r0, r4
 8001422:	f7ff f9a9 	bl	8000778 <__addsf3>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	4b6e      	ldr	r3, [pc, #440]	; (80015e4 <StartReadAccel+0x2ac>)
 800142c:	601a      	str	r2, [r3, #0]

        	// Detect acceleration start and end; Record timestamps
        	if (ADXL_accSquare >= ACCEL_THRESHOLD) {
 800142e:	4b6d      	ldr	r3, [pc, #436]	; (80015e4 <StartReadAccel+0x2ac>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fc58 	bl	8000cec <__aeabi_fcmpge>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d021      	beq.n	8001486 <StartReadAccel+0x14e>
        		accelStartTime = HAL_GetTick();
 8001442:	f000 fdef 	bl	8002024 <HAL_GetTick>
 8001446:	4603      	mov	r3, r0
 8001448:	4a67      	ldr	r2, [pc, #412]	; (80015e8 <StartReadAccel+0x2b0>)
 800144a:	6013      	str	r3, [r2, #0]
        		accelArray[accelArrayPointer] = ADXL_accSquare;
 800144c:	4b67      	ldr	r3, [pc, #412]	; (80015ec <StartReadAccel+0x2b4>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	4b64      	ldr	r3, [pc, #400]	; (80015e4 <StartReadAccel+0x2ac>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a66      	ldr	r2, [pc, #408]	; (80015f0 <StartReadAccel+0x2b8>)
 8001458:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

            	if (++accelArrayPointer >= accelNumOfPoints)  accelArrayPointer = 0;
 800145c:	4b63      	ldr	r3, [pc, #396]	; (80015ec <StartReadAccel+0x2b4>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	b29a      	uxth	r2, r3
 8001464:	4b61      	ldr	r3, [pc, #388]	; (80015ec <StartReadAccel+0x2b4>)
 8001466:	801a      	strh	r2, [r3, #0]
 8001468:	4b60      	ldr	r3, [pc, #384]	; (80015ec <StartReadAccel+0x2b4>)
 800146a:	881a      	ldrh	r2, [r3, #0]
 800146c:	4b61      	ldr	r3, [pc, #388]	; (80015f4 <StartReadAccel+0x2bc>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d302      	bcc.n	800147a <StartReadAccel+0x142>
 8001474:	4b5d      	ldr	r3, [pc, #372]	; (80015ec <StartReadAccel+0x2b4>)
 8001476:	2200      	movs	r2, #0
 8001478:	801a      	strh	r2, [r3, #0]
            	accelNumOfPoints++;
 800147a:	4b5e      	ldr	r3, [pc, #376]	; (80015f4 <StartReadAccel+0x2bc>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b5c      	ldr	r3, [pc, #368]	; (80015f4 <StartReadAccel+0x2bc>)
 8001484:	801a      	strh	r2, [r3, #0]
        	}
        	if ((ADXL_accSquare < ACCEL_THRESHOLD) && accelStartTime != 0) {
 8001486:	4b57      	ldr	r3, [pc, #348]	; (80015e4 <StartReadAccel+0x2ac>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fc18 	bl	8000cc4 <__aeabi_fcmplt>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d019      	beq.n	80014ce <StartReadAccel+0x196>
 800149a:	4b53      	ldr	r3, [pc, #332]	; (80015e8 <StartReadAccel+0x2b0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d015      	beq.n	80014ce <StartReadAccel+0x196>
        		accelEndTime = HAL_GetTick();
 80014a2:	f000 fdbf 	bl	8002024 <HAL_GetTick>
 80014a6:	4603      	mov	r3, r0
 80014a8:	4a53      	ldr	r2, [pc, #332]	; (80015f8 <StartReadAccel+0x2c0>)
 80014aa:	6013      	str	r3, [r2, #0]
        		calcDisplacement();
 80014ac:	f000 f8d4 	bl	8001658 <calcDisplacement>
        		accelStartTime = 0;
 80014b0:	4b4d      	ldr	r3, [pc, #308]	; (80015e8 <StartReadAccel+0x2b0>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
        		memset ((uint8_t *)accelArray, 0, ACCEL_ARRAY_LEN * sizeof (float));
 80014b6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80014ba:	2100      	movs	r1, #0
 80014bc:	484c      	ldr	r0, [pc, #304]	; (80015f0 <StartReadAccel+0x2b8>)
 80014be:	f005 fbad 	bl	8006c1c <memset>
        		accelNumOfPoints = 0;
 80014c2:	4b4c      	ldr	r3, [pc, #304]	; (80015f4 <StartReadAccel+0x2bc>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	801a      	strh	r2, [r3, #0]
        		accelArrayPointer = 0;
 80014c8:	4b48      	ldr	r3, [pc, #288]	; (80015ec <StartReadAccel+0x2b4>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	801a      	strh	r2, [r3, #0]
        	}

        	int16_t ADXL_out[3]= {0};
 80014ce:	f107 0318 	add.w	r3, r7, #24
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	809a      	strh	r2, [r3, #4]
        	ADXL_out[0] = (int16_t)(ADXL_acc[0] * 1.0e4);
 80014d8:	4b40      	ldr	r3, [pc, #256]	; (80015dc <StartReadAccel+0x2a4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f8c5 	bl	800066c <__aeabi_f2d>
 80014e2:	a33b      	add	r3, pc, #236	; (adr r3, 80015d0 <StartReadAccel+0x298>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7fe fe32 	bl	8000150 <__aeabi_dmul>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	f7ff f912 	bl	800071c <__aeabi_d2iz>
 80014f8:	4603      	mov	r3, r0
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	833b      	strh	r3, [r7, #24]
        	ADXL_out[1] = (int16_t)(ADXL_acc[1] * 1.0e4);
 80014fe:	4b37      	ldr	r3, [pc, #220]	; (80015dc <StartReadAccel+0x2a4>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f8b2 	bl	800066c <__aeabi_f2d>
 8001508:	a331      	add	r3, pc, #196	; (adr r3, 80015d0 <StartReadAccel+0x298>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7fe fe1f 	bl	8000150 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f7ff f8ff 	bl	800071c <__aeabi_d2iz>
 800151e:	4603      	mov	r3, r0
 8001520:	b21b      	sxth	r3, r3
 8001522:	837b      	strh	r3, [r7, #26]
        	ADXL_out[2] = (int16_t)(ADXL_acc[2] * 1.0e4);
 8001524:	4b2d      	ldr	r3, [pc, #180]	; (80015dc <StartReadAccel+0x2a4>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff f89f 	bl	800066c <__aeabi_f2d>
 800152e:	a328      	add	r3, pc, #160	; (adr r3, 80015d0 <StartReadAccel+0x298>)
 8001530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001534:	f7fe fe0c 	bl	8000150 <__aeabi_dmul>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	4610      	mov	r0, r2
 800153e:	4619      	mov	r1, r3
 8001540:	f7ff f8ec 	bl	800071c <__aeabi_d2iz>
 8001544:	4603      	mov	r3, r0
 8001546:	b21b      	sxth	r3, r3
 8001548:	83bb      	strh	r3, [r7, #28]

        	uint8_t packet[9] = {0};
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	f107 0310 	add.w	r3, r7, #16
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	711a      	strb	r2, [r3, #4]
        	packet[0] = (uint8_t)0xAA;
 8001558:	23aa      	movs	r3, #170	; 0xaa
 800155a:	733b      	strb	r3, [r7, #12]
        	packet[1] = (uint8_t)0x86;
 800155c:	2386      	movs	r3, #134	; 0x86
 800155e:	737b      	strb	r3, [r7, #13]
        	packet[2] = (uint8_t)(ADXL_out[0] & 0xFF);
 8001560:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	73bb      	strb	r3, [r7, #14]
        	packet[3] = (uint8_t)(ADXL_out[0] >> 0x08);
 8001568:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800156c:	121b      	asrs	r3, r3, #8
 800156e:	b21b      	sxth	r3, r3
 8001570:	b2db      	uxtb	r3, r3
 8001572:	73fb      	strb	r3, [r7, #15]
        	packet[4] = (uint8_t)(ADXL_out[1] & 0xFF);
 8001574:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	743b      	strb	r3, [r7, #16]
			packet[5] = (uint8_t)(ADXL_out[1] >> 0x08);
 800157c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001580:	121b      	asrs	r3, r3, #8
 8001582:	b21b      	sxth	r3, r3
 8001584:	b2db      	uxtb	r3, r3
 8001586:	747b      	strb	r3, [r7, #17]
			packet[6] = (uint8_t)(ADXL_out[2] & 0xFF);
 8001588:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	74bb      	strb	r3, [r7, #18]
			packet[7] = (uint8_t)(ADXL_out[2] >> 0x08);
 8001590:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001594:	121b      	asrs	r3, r3, #8
 8001596:	b21b      	sxth	r3, r3
 8001598:	b2db      	uxtb	r3, r3
 800159a:	74fb      	strb	r3, [r7, #19]
        	packet[8] = (uint8_t)(packet[2] ^ packet[3] ^ packet[4] ^ packet[5] ^ packet[6] ^ packet[7]);
 800159c:	7bba      	ldrb	r2, [r7, #14]
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	4053      	eors	r3, r2
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	7c3b      	ldrb	r3, [r7, #16]
 80015a6:	4053      	eors	r3, r2
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	7c7b      	ldrb	r3, [r7, #17]
 80015ac:	4053      	eors	r3, r2
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	7cbb      	ldrb	r3, [r7, #18]
 80015b2:	4053      	eors	r3, r2
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	7cfb      	ldrb	r3, [r7, #19]
 80015b8:	4053      	eors	r3, r2
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	753b      	strb	r3, [r7, #20]
        	HAL_UART_Transmit(&huart1, (uint8_t *)packet, sizeof(packet), 10);
 80015be:	f107 010c 	add.w	r1, r7, #12
 80015c2:	230a      	movs	r3, #10
 80015c4:	2209      	movs	r2, #9
 80015c6:	480d      	ldr	r0, [pc, #52]	; (80015fc <StartReadAccel+0x2c4>)
 80015c8:	f002 fdfa 	bl	80041c0 <HAL_UART_Transmit>
        {
 80015cc:	e6fe      	b.n	80013cc <StartReadAccel+0x94>
 80015ce:	bf00      	nop
 80015d0:	00000000 	.word	0x00000000
 80015d4:	40c38800 	.word	0x40c38800
 80015d8:	20000080 	.word	0x20000080
 80015dc:	2000008c 	.word	0x2000008c
 80015e0:	20001060 	.word	0x20001060
 80015e4:	20000098 	.word	0x20000098
 80015e8:	200000a8 	.word	0x200000a8
 80015ec:	20001054 	.word	0x20001054
 80015f0:	200000b4 	.word	0x200000b4
 80015f4:	20000000 	.word	0x20000000
 80015f8:	200000ac 	.word	0x200000ac
 80015fc:	200013f0 	.word	0x200013f0

08001600 <HAL_GPIO_EXTI_Callback>:
        }
}

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	80fb      	strh	r3, [r7, #6]
	if (ADXL_IntProto(&ADXL_InitStruct) == true) {
 800160a:	480f      	ldr	r0, [pc, #60]	; (8001648 <HAL_GPIO_EXTI_Callback+0x48>)
 800160c:	f7ff fd93 	bl	8001136 <ADXL_IntProto>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d014      	beq.n	8001640 <HAL_GPIO_EXTI_Callback+0x40>
		if (GPIO_Pin == 1) {	// Data ready interrupt
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d108      	bne.n	800162e <HAL_GPIO_EXTI_Callback+0x2e>
			ADXL_getAccel(ADXL_acc, OUTPUT_FLOAT);
 800161c:	2100      	movs	r1, #0
 800161e:	480b      	ldr	r0, [pc, #44]	; (800164c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001620:	f7ff fc2a 	bl	8000e78 <ADXL_getAccel>
			osSemaphoreRelease(AccelDataReadyHandle);
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <HAL_GPIO_EXTI_Callback+0x50>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f003 f859 	bl	80046e0 <osSemaphoreRelease>
			//ADXL_getIntSource();
		}
		if (GPIO_Pin == 2) {	// Double tap interrupt
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d105      	bne.n	8001640 <HAL_GPIO_EXTI_Callback+0x40>
			double_tap_count++;
 8001634:	4b07      	ldr	r3, [pc, #28]	; (8001654 <HAL_GPIO_EXTI_Callback+0x54>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b05      	ldr	r3, [pc, #20]	; (8001654 <HAL_GPIO_EXTI_Callback+0x54>)
 800163e:	801a      	strh	r2, [r3, #0]
		}
    }
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000080 	.word	0x20000080
 800164c:	2000008c 	.word	0x2000008c
 8001650:	20001060 	.word	0x20001060
 8001654:	20001056 	.word	0x20001056

08001658 <calcDisplacement>:
/*::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::*/
/* STATIC MEMBERS                                                           */
/*::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::*/

static void calcDisplacement (void)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
//	 * V = V0 + ∫a(t)dt (with integral limits being start and end of acceleraiton)
//	 * V0 is assumed to be 0, as if each compression begins with a stable position
//	 * on the patient's chest.
//	 * V is calculated in meters per second
//	 */
	float y = 0.0f;
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
	float velocity = 0.0f;
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
	float start_s = (float)accelStartTime / 1000;	// start timestampt in s
 800166a:	4b2e      	ldr	r3, [pc, #184]	; (8001724 <calcDisplacement+0xcc>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff f932 	bl	80008d8 <__aeabi_ui2f>
 8001674:	4603      	mov	r3, r0
 8001676:	492c      	ldr	r1, [pc, #176]	; (8001728 <calcDisplacement+0xd0>)
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fa39 	bl	8000af0 <__aeabi_fdiv>
 800167e:	4603      	mov	r3, r0
 8001680:	607b      	str	r3, [r7, #4]
	float end_s = (float)accelEndTime / 1000;		// end timestampt in s
 8001682:	4b2a      	ldr	r3, [pc, #168]	; (800172c <calcDisplacement+0xd4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff f926 	bl	80008d8 <__aeabi_ui2f>
 800168c:	4603      	mov	r3, r0
 800168e:	4926      	ldr	r1, [pc, #152]	; (8001728 <calcDisplacement+0xd0>)
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fa2d 	bl	8000af0 <__aeabi_fdiv>
 8001696:	4603      	mov	r3, r0
 8001698:	603b      	str	r3, [r7, #0]
	 * S = (a * t^2) / 2 (Again, V0 is assumed to be 0).
	 * a here is average acceleration accumulated over time of it being present
	 * S in calculated in meters
	 */
	float accelArrayAvg;
	for (uint8_t i = 0; i < accelNumOfPoints; i++) {
 800169a:	2300      	movs	r3, #0
 800169c:	74fb      	strb	r3, [r7, #19]
 800169e:	e00c      	b.n	80016ba <calcDisplacement+0x62>
		accelArrayAvg += accelArray[i];
 80016a0:	7cfb      	ldrb	r3, [r7, #19]
 80016a2:	4a23      	ldr	r2, [pc, #140]	; (8001730 <calcDisplacement+0xd8>)
 80016a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a8:	4619      	mov	r1, r3
 80016aa:	6978      	ldr	r0, [r7, #20]
 80016ac:	f7ff f864 	bl	8000778 <__addsf3>
 80016b0:	4603      	mov	r3, r0
 80016b2:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < accelNumOfPoints; i++) {
 80016b4:	7cfb      	ldrb	r3, [r7, #19]
 80016b6:	3301      	adds	r3, #1
 80016b8:	74fb      	strb	r3, [r7, #19]
 80016ba:	7cfb      	ldrb	r3, [r7, #19]
 80016bc:	b29a      	uxth	r2, r3
 80016be:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <calcDisplacement+0xdc>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d3ec      	bcc.n	80016a0 <calcDisplacement+0x48>
	}
	accelArrayAvg = accelArrayAvg / accelNumOfPoints;
 80016c6:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <calcDisplacement+0xdc>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff f908 	bl	80008e0 <__aeabi_i2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4619      	mov	r1, r3
 80016d4:	6978      	ldr	r0, [r7, #20]
 80016d6:	f7ff fa0b 	bl	8000af0 <__aeabi_fdiv>
 80016da:	4603      	mov	r3, r0
 80016dc:	617b      	str	r3, [r7, #20]
	displacement = (accelArrayAvg * (end_s - start_s) * (end_s - start_s)) / 2;
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f7ff f847 	bl	8000774 <__aeabi_fsub>
 80016e6:	4603      	mov	r3, r0
 80016e8:	6979      	ldr	r1, [r7, #20]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff f94c 	bl	8000988 <__aeabi_fmul>
 80016f0:	4603      	mov	r3, r0
 80016f2:	461c      	mov	r4, r3
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	6838      	ldr	r0, [r7, #0]
 80016f8:	f7ff f83c 	bl	8000774 <__aeabi_fsub>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4619      	mov	r1, r3
 8001700:	4620      	mov	r0, r4
 8001702:	f7ff f941 	bl	8000988 <__aeabi_fmul>
 8001706:	4603      	mov	r3, r0
 8001708:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff f9ef 	bl	8000af0 <__aeabi_fdiv>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <calcDisplacement+0xe0>)
 8001718:	601a      	str	r2, [r3, #0]
}
 800171a:	bf00      	nop
 800171c:	371c      	adds	r7, #28
 800171e:	46bd      	mov	sp, r7
 8001720:	bd90      	pop	{r4, r7, pc}
 8001722:	bf00      	nop
 8001724:	200000a8 	.word	0x200000a8
 8001728:	447a0000 	.word	0x447a0000
 800172c:	200000ac 	.word	0x200000ac
 8001730:	200000b4 	.word	0x200000b4
 8001734:	20000000 	.word	0x20000000
 8001738:	200000b0 	.word	0x200000b0

0800173c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4a06      	ldr	r2, [pc, #24]	; (8001764 <vApplicationGetIdleTaskMemory+0x28>)
 800174c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	4a05      	ldr	r2, [pc, #20]	; (8001768 <vApplicationGetIdleTaskMemory+0x2c>)
 8001752:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2280      	movs	r2, #128	; 0x80
 8001758:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	20001064 	.word	0x20001064
 8001768:	20001108 	.word	0x20001108

0800176c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800176c:	b5b0      	push	{r4, r5, r7, lr}
 800176e:	b090      	sub	sp, #64	; 0x40
 8001770:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of AccelDataReady */
  osSemaphoreDef(AccelDataReady);
 8001772:	2300      	movs	r3, #0
 8001774:	63bb      	str	r3, [r7, #56]	; 0x38
 8001776:	2300      	movs	r3, #0
 8001778:	63fb      	str	r3, [r7, #60]	; 0x3c
  AccelDataReadyHandle = osSemaphoreCreate(osSemaphore(AccelDataReady), 1);
 800177a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800177e:	2101      	movs	r1, #1
 8001780:	4618      	mov	r0, r3
 8001782:	f002 ff2c 	bl	80045de <osSemaphoreCreate>
 8001786:	4603      	mov	r3, r0
 8001788:	4a14      	ldr	r2, [pc, #80]	; (80017dc <MX_FREERTOS_Init+0x70>)
 800178a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800178c:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <MX_FREERTOS_Init+0x74>)
 800178e:	f107 041c 	add.w	r4, r7, #28
 8001792:	461d      	mov	r5, r3
 8001794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001798:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800179c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f002 feb9 	bl	800451e <osThreadCreate>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4a0d      	ldr	r2, [pc, #52]	; (80017e4 <MX_FREERTOS_Init+0x78>)
 80017b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReadAccel */
  osThreadDef(ReadAccel, StartReadAccel, osPriorityNormal, 0, 128);
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <MX_FREERTOS_Init+0x7c>)
 80017b4:	463c      	mov	r4, r7
 80017b6:	461d      	mov	r5, r3
 80017b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadAccelHandle = osThreadCreate(osThread(ReadAccel), NULL);
 80017c4:	463b      	mov	r3, r7
 80017c6:	2100      	movs	r1, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	f002 fea8 	bl	800451e <osThreadCreate>
 80017ce:	4603      	mov	r3, r0
 80017d0:	4a06      	ldr	r2, [pc, #24]	; (80017ec <MX_FREERTOS_Init+0x80>)
 80017d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80017d4:	bf00      	nop
 80017d6:	3740      	adds	r7, #64	; 0x40
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	20001060 	.word	0x20001060
 80017e0:	08006e14 	.word	0x08006e14
 80017e4:	20001058 	.word	0x20001058
 80017e8:	08006e3c 	.word	0x08006e3c
 80017ec:	2000105c 	.word	0x2000105c

080017f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	vTaskSetApplicationTaskTag(NULL, (void *) 2);
 80017f8:	2102      	movs	r1, #2
 80017fa:	2000      	movs	r0, #0
 80017fc:	f004 f97c 	bl	8005af8 <vTaskSetApplicationTaskTag>
	/* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001800:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001804:	4803      	ldr	r0, [pc, #12]	; (8001814 <StartDefaultTask+0x24>)
 8001806:	f000 fe93 	bl	8002530 <HAL_GPIO_TogglePin>
    osDelay(1000);
 800180a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800180e:	f002 fed2 	bl	80045b6 <osDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001812:	e7f5      	b.n	8001800 <StartDefaultTask+0x10>
 8001814:	40011000 	.word	0x40011000

08001818 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182c:	4b4b      	ldr	r3, [pc, #300]	; (800195c <MX_GPIO_Init+0x144>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a4a      	ldr	r2, [pc, #296]	; (800195c <MX_GPIO_Init+0x144>)
 8001832:	f043 0310 	orr.w	r3, r3, #16
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b48      	ldr	r3, [pc, #288]	; (800195c <MX_GPIO_Init+0x144>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f003 0310 	and.w	r3, r3, #16
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001844:	4b45      	ldr	r3, [pc, #276]	; (800195c <MX_GPIO_Init+0x144>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a44      	ldr	r2, [pc, #272]	; (800195c <MX_GPIO_Init+0x144>)
 800184a:	f043 0320 	orr.w	r3, r3, #32
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b42      	ldr	r3, [pc, #264]	; (800195c <MX_GPIO_Init+0x144>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0320 	and.w	r3, r3, #32
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b3f      	ldr	r3, [pc, #252]	; (800195c <MX_GPIO_Init+0x144>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a3e      	ldr	r2, [pc, #248]	; (800195c <MX_GPIO_Init+0x144>)
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b3c      	ldr	r3, [pc, #240]	; (800195c <MX_GPIO_Init+0x144>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001874:	4b39      	ldr	r3, [pc, #228]	; (800195c <MX_GPIO_Init+0x144>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a38      	ldr	r2, [pc, #224]	; (800195c <MX_GPIO_Init+0x144>)
 800187a:	f043 0308 	orr.w	r3, r3, #8
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b36      	ldr	r3, [pc, #216]	; (800195c <MX_GPIO_Init+0x144>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f003 0308 	and.w	r3, r3, #8
 8001888:	603b      	str	r3, [r7, #0]
 800188a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001892:	4833      	ldr	r0, [pc, #204]	; (8001960 <MX_GPIO_Init+0x148>)
 8001894:	f000 fe34 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL_SPI1_CS_GPIO_Port, ADXL_SPI1_CS_Pin, GPIO_PIN_SET);
 8001898:	2201      	movs	r2, #1
 800189a:	2110      	movs	r1, #16
 800189c:	4831      	ldr	r0, [pc, #196]	; (8001964 <MX_GPIO_Init+0x14c>)
 800189e:	f000 fe2f 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEBUG_TAG1_Pin|DEBUG_TAG2_Pin|DEBUG_IDLE_Pin, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	21e0      	movs	r1, #224	; 0xe0
 80018a6:	4830      	ldr	r0, [pc, #192]	; (8001968 <MX_GPIO_Init+0x150>)
 80018a8:	f000 fe2a 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80018ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b2:	2301      	movs	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ba:	2302      	movs	r3, #2
 80018bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 80018be:	f107 0310 	add.w	r3, r7, #16
 80018c2:	4619      	mov	r1, r3
 80018c4:	4826      	ldr	r0, [pc, #152]	; (8001960 <MX_GPIO_Init+0x148>)
 80018c6:	f000 fc97 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL_SPI1_CS_Pin;
 80018ca:	2310      	movs	r3, #16
 80018cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADXL_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80018da:	f107 0310 	add.w	r3, r7, #16
 80018de:	4619      	mov	r1, r3
 80018e0:	4820      	ldr	r0, [pc, #128]	; (8001964 <MX_GPIO_Init+0x14c>)
 80018e2:	f000 fc89 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL_INT1_Pin;
 80018e6:	2301      	movs	r3, #1
 80018e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ea:	4b20      	ldr	r3, [pc, #128]	; (800196c <MX_GPIO_Init+0x154>)
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018ee:	2302      	movs	r3, #2
 80018f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADXL_INT1_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 0310 	add.w	r3, r7, #16
 80018f6:	4619      	mov	r1, r3
 80018f8:	481b      	ldr	r0, [pc, #108]	; (8001968 <MX_GPIO_Init+0x150>)
 80018fa:	f000 fc7d 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL_INT2_Pin;
 80018fe:	2302      	movs	r3, #2
 8001900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001902:	4b1a      	ldr	r3, [pc, #104]	; (800196c <MX_GPIO_Init+0x154>)
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADXL_INT2_GPIO_Port, &GPIO_InitStruct);
 800190a:	f107 0310 	add.w	r3, r7, #16
 800190e:	4619      	mov	r1, r3
 8001910:	4815      	ldr	r0, [pc, #84]	; (8001968 <MX_GPIO_Init+0x150>)
 8001912:	f000 fc71 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEBUG_TAG1_Pin|DEBUG_TAG2_Pin|DEBUG_IDLE_Pin;
 8001916:	23e0      	movs	r3, #224	; 0xe0
 8001918:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	2301      	movs	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2302      	movs	r3, #2
 8001924:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	480e      	ldr	r0, [pc, #56]	; (8001968 <MX_GPIO_Init+0x150>)
 800192e:	f000 fc63 	bl	80021f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2105      	movs	r1, #5
 8001936:	2006      	movs	r0, #6
 8001938:	f000 fc33 	bl	80021a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800193c:	2006      	movs	r0, #6
 800193e:	f000 fc4c 	bl	80021da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2105      	movs	r1, #5
 8001946:	2007      	movs	r0, #7
 8001948:	f000 fc2b 	bl	80021a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800194c:	2007      	movs	r0, #7
 800194e:	f000 fc44 	bl	80021da <HAL_NVIC_EnableIRQ>

}
 8001952:	bf00      	nop
 8001954:	3720      	adds	r7, #32
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	40011000 	.word	0x40011000
 8001964:	40010800 	.word	0x40010800
 8001968:	40010c00 	.word	0x40010c00
 800196c:	10110000 	.word	0x10110000

08001970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001974:	f000 fb2e 	bl	8001fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001978:	f000 f812 	bl	80019a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197c:	f7ff ff4c 	bl	8001818 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001980:	f000 fa8c 	bl	8001e9c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001984:	f000 fa18 	bl	8001db8 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001988:	f000 f8ae 	bl	8001ae8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <main+0x2c>)
 800198e:	f002 f819 	bl	80039c4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001992:	f7ff feeb 	bl	800176c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001996:	f002 fdbb 	bl	8004510 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800199a:	e7fe      	b.n	800199a <main+0x2a>
 800199c:	200013a8 	.word	0x200013a8

080019a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b090      	sub	sp, #64	; 0x40
 80019a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019a6:	f107 0318 	add.w	r3, r7, #24
 80019aa:	2228      	movs	r2, #40	; 0x28
 80019ac:	2100      	movs	r1, #0
 80019ae:	4618      	mov	r0, r3
 80019b0:	f005 f934 	bl	8006c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d0:	2301      	movs	r3, #1
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d4:	2302      	movs	r3, #2
 80019d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80019de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e4:	f107 0318 	add.w	r3, r7, #24
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 fdd3 	bl	8002594 <HAL_RCC_OscConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019f4:	f000 f872 	bl	8001adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f8:	230f      	movs	r3, #15
 80019fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fc:	2302      	movs	r3, #2
 80019fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	2101      	movs	r1, #1
 8001a12:	4618      	mov	r0, r3
 8001a14:	f001 f840 	bl	8002a98 <HAL_RCC_ClockConfig>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a1e:	f000 f85d 	bl	8001adc <Error_Handler>
  }
}
 8001a22:	bf00      	nop
 8001a24:	3740      	adds	r7, #64	; 0x40
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <TaskSwitchedIn>:

/* USER CODE BEGIN 4 */
void TaskSwitchedIn(uint32_t tag)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	switch (tag)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d003      	beq.n	8001a42 <TaskSwitchedIn+0x16>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d004      	beq.n	8001a4a <TaskSwitchedIn+0x1e>
		break;
	case 2:
		DEBUG_TAG2_GPIO_Port->BSRR = DEBUG_TAG2_Pin;
		break;
	}
}
 8001a40:	e007      	b.n	8001a52 <TaskSwitchedIn+0x26>
		DEBUG_TAG1_GPIO_Port->BSRR = DEBUG_TAG1_Pin;
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <TaskSwitchedIn+0x30>)
 8001a44:	2220      	movs	r2, #32
 8001a46:	611a      	str	r2, [r3, #16]
		break;
 8001a48:	e003      	b.n	8001a52 <TaskSwitchedIn+0x26>
		DEBUG_TAG2_GPIO_Port->BSRR = DEBUG_TAG2_Pin;
 8001a4a:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <TaskSwitchedIn+0x30>)
 8001a4c:	2240      	movs	r2, #64	; 0x40
 8001a4e:	611a      	str	r2, [r3, #16]
		break;
 8001a50:	bf00      	nop
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	40010c00 	.word	0x40010c00

08001a60 <TaskSwitchedOut>:


void TaskSwitchedOut(uint32_t tag)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	switch (tag)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d003      	beq.n	8001a76 <TaskSwitchedOut+0x16>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d005      	beq.n	8001a80 <TaskSwitchedOut+0x20>
		break;
	case 2:
		DEBUG_TAG2_GPIO_Port->BSRR = (uint32_t)DEBUG_TAG2_Pin << 16U;
		break;
	}
}
 8001a74:	e009      	b.n	8001a8a <TaskSwitchedOut+0x2a>
		DEBUG_TAG1_GPIO_Port->BSRR = (uint32_t)DEBUG_TAG1_Pin << 16U;
 8001a76:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <TaskSwitchedOut+0x34>)
 8001a78:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a7c:	611a      	str	r2, [r3, #16]
		break;
 8001a7e:	e004      	b.n	8001a8a <TaskSwitchedOut+0x2a>
		DEBUG_TAG2_GPIO_Port->BSRR = (uint32_t)DEBUG_TAG2_Pin << 16U;
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <TaskSwitchedOut+0x34>)
 8001a82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001a86:	611a      	str	r2, [r3, #16]
		break;
 8001a88:	bf00      	nop
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40010c00 	.word	0x40010c00

08001a98 <vApplicationIdleHook>:

void vApplicationIdleHook (void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
	DEBUG_IDLE_GPIO_Port->BSRR = DEBUG_IDLE_Pin;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <vApplicationIdleHook+0x1c>)
 8001a9e:	2280      	movs	r2, #128	; 0x80
 8001aa0:	611a      	str	r2, [r3, #16]
	__NOP();
 8001aa2:	bf00      	nop
	DEBUG_IDLE_GPIO_Port->BSRR = (uint32_t)DEBUG_IDLE_Pin << 16U;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <vApplicationIdleHook+0x1c>)
 8001aa6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001aaa:	611a      	str	r2, [r3, #16]
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	40010c00 	.word	0x40010c00

08001ab8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001aca:	f000 fa99 	bl	8002000 <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */
//  if (htim->Instance == TIM2) {
//
//  	}
  /* USER CODE END Callback 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40012c00 	.word	0x40012c00

08001adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae0:	b672      	cpsid	i
}
 8001ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <Error_Handler+0x8>
	...

08001ae8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001aec:	4b17      	ldr	r3, [pc, #92]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001aee:	4a18      	ldr	r2, [pc, #96]	; (8001b50 <MX_SPI1_Init+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001af2:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001af4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001af8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001afa:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b00:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b08:	2202      	movs	r2, #2
 8001b0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b0c:	4b0f      	ldr	r3, [pc, #60]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b1c:	2210      	movs	r2, #16
 8001b1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b20:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b2c:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b34:	220a      	movs	r2, #10
 8001b36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b38:	4804      	ldr	r0, [pc, #16]	; (8001b4c <MX_SPI1_Init+0x64>)
 8001b3a:	f001 f96b 	bl	8002e14 <HAL_SPI_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b44:	f7ff ffca 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20001308 	.word	0x20001308
 8001b50:	40013000 	.word	0x40013000

08001b54 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b088      	sub	sp, #32
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1b      	ldr	r2, [pc, #108]	; (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d12f      	bne.n	8001bd4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	4a19      	ldr	r2, [pc, #100]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b7e:	6193      	str	r3, [r2, #24]
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b92:	f043 0304 	orr.w	r3, r3, #4
 8001b96:	6193      	str	r3, [r2, #24]
 8001b98:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADXL_SPI1_SCK_Pin|ADXL_SPI1_MOSI_Pin;
 8001ba4:	23a0      	movs	r3, #160	; 0xa0
 8001ba6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 0310 	add.w	r3, r7, #16
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	480b      	ldr	r0, [pc, #44]	; (8001be4 <HAL_SPI_MspInit+0x90>)
 8001bb8:	f000 fb1e 	bl	80021f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADXL_SPI1_MISO_Pin;
 8001bbc:	2340      	movs	r3, #64	; 0x40
 8001bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(ADXL_SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <HAL_SPI_MspInit+0x90>)
 8001bd0:	f000 fb12 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	3720      	adds	r7, #32
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40013000 	.word	0x40013000
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40010800 	.word	0x40010800

08001be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bee:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <HAL_MspInit+0x68>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <HAL_MspInit+0x68>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_MspInit+0x68>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_MspInit+0x68>)
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	4a11      	ldr	r2, [pc, #68]	; (8001c50 <HAL_MspInit+0x68>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c10:	61d3      	str	r3, [r2, #28]
 8001c12:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <HAL_MspInit+0x68>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	210f      	movs	r1, #15
 8001c22:	f06f 0001 	mvn.w	r0, #1
 8001c26:	f000 fabc 	bl	80021a2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <HAL_MspInit+0x6c>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <HAL_MspInit+0x6c>)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c46:	bf00      	nop
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010000 	.word	0x40010000

08001c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08c      	sub	sp, #48	; 0x30
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c6e:	4b2e      	ldr	r3, [pc, #184]	; (8001d28 <HAL_InitTick+0xd0>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	4a2d      	ldr	r2, [pc, #180]	; (8001d28 <HAL_InitTick+0xd0>)
 8001c74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c78:	6193      	str	r3, [r2, #24]
 8001c7a:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_InitTick+0xd0>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c86:	f107 020c 	add.w	r2, r7, #12
 8001c8a:	f107 0310 	add.w	r3, r7, #16
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f001 f871 	bl	8002d78 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c96:	f001 f85b 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8001c9a:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c9e:	4a23      	ldr	r2, [pc, #140]	; (8001d2c <HAL_InitTick+0xd4>)
 8001ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca4:	0c9b      	lsrs	r3, r3, #18
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001caa:	4b21      	ldr	r3, [pc, #132]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cac:	4a21      	ldr	r2, [pc, #132]	; (8001d34 <HAL_InitTick+0xdc>)
 8001cae:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001cb0:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cb6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001cb8:	4a1d      	ldr	r2, [pc, #116]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cca:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_InitTick+0xd8>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001cd0:	4817      	ldr	r0, [pc, #92]	; (8001d30 <HAL_InitTick+0xd8>)
 8001cd2:	f001 fe27 	bl	8003924 <HAL_TIM_Base_Init>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001cdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d11b      	bne.n	8001d1c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ce4:	4812      	ldr	r0, [pc, #72]	; (8001d30 <HAL_InitTick+0xd8>)
 8001ce6:	f001 fe6d 	bl	80039c4 <HAL_TIM_Base_Start_IT>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d111      	bne.n	8001d1c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001cf8:	2019      	movs	r0, #25
 8001cfa:	f000 fa6e 	bl	80021da <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d808      	bhi.n	8001d16 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	2019      	movs	r0, #25
 8001d0a:	f000 fa4a 	bl	80021a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d0e:	4a0a      	ldr	r2, [pc, #40]	; (8001d38 <HAL_InitTick+0xe0>)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	e002      	b.n	8001d1c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3730      	adds	r7, #48	; 0x30
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	431bde83 	.word	0x431bde83
 8001d30:	20001360 	.word	0x20001360
 8001d34:	40012c00 	.word	0x40012c00
 8001d38:	20000008 	.word	0x20000008

08001d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d40:	e7fe      	b.n	8001d40 <NMI_Handler+0x4>

08001d42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d46:	e7fe      	b.n	8001d46 <HardFault_Handler+0x4>

08001d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <MemManage_Handler+0x4>

08001d4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d52:	e7fe      	b.n	8001d52 <BusFault_Handler+0x4>

08001d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d58:	e7fe      	b.n	8001d58 <UsageFault_Handler+0x4>

08001d5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr

08001d66 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADXL_INT1_Pin);
 8001d6a:	2001      	movs	r0, #1
 8001d6c:	f000 fbfa 	bl	8002564 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADXL_INT2_Pin);
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f000 fbf3 	bl	8002564 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d88:	4802      	ldr	r0, [pc, #8]	; (8001d94 <TIM1_UP_IRQHandler+0x10>)
 8001d8a:	f001 fe6d 	bl	8003a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20001360 	.word	0x20001360

08001d98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM2_IRQHandler+0x10>)
 8001d9e:	f001 fe63 	bl	8003a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200013a8 	.word	0x200013a8

08001dac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dbe:	f107 0308 	add.w	r3, r7, #8
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dcc:	463b      	mov	r3, r7
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001dd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8001ddc:	4b1c      	ldr	r3, [pc, #112]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001dde:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001de2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de4:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001dea:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001dec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001df0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df2:	4b17      	ldr	r3, [pc, #92]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df8:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dfe:	4814      	ldr	r0, [pc, #80]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001e00:	f001 fd90 	bl	8003924 <HAL_TIM_Base_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001e0a:	f7ff fe67 	bl	8001adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e14:	f107 0308 	add.w	r3, r7, #8
 8001e18:	4619      	mov	r1, r3
 8001e1a:	480d      	ldr	r0, [pc, #52]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001e1c:	f001 ff2c 	bl	8003c78 <HAL_TIM_ConfigClockSource>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001e26:	f7ff fe59 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e32:	463b      	mov	r3, r7
 8001e34:	4619      	mov	r1, r3
 8001e36:	4806      	ldr	r0, [pc, #24]	; (8001e50 <MX_TIM2_Init+0x98>)
 8001e38:	f002 f902 	bl	8004040 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e42:	f7ff fe4b 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200013a8 	.word	0x200013a8

08001e54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e64:	d113      	bne.n	8001e8e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e66:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <HAL_TIM_Base_MspInit+0x44>)
 8001e68:	69db      	ldr	r3, [r3, #28]
 8001e6a:	4a0b      	ldr	r2, [pc, #44]	; (8001e98 <HAL_TIM_Base_MspInit+0x44>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	61d3      	str	r3, [r2, #28]
 8001e72:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <HAL_TIM_Base_MspInit+0x44>)
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2105      	movs	r1, #5
 8001e82:	201c      	movs	r0, #28
 8001e84:	f000 f98d 	bl	80021a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e88:	201c      	movs	r0, #28
 8001e8a:	f000 f9a6 	bl	80021da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000

08001e9c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ea2:	4a12      	ldr	r2, [pc, #72]	; (8001eec <MX_USART1_UART_Init+0x50>)
 8001ea4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ea6:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ea8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ec2:	220c      	movs	r2, #12
 8001ec4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <MX_USART1_UART_Init+0x4c>)
 8001ed4:	f002 f924 	bl	8004120 <HAL_UART_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ede:	f7ff fdfd 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200013f0 	.word	0x200013f0
 8001eec:	40013800 	.word	0x40013800

08001ef0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b088      	sub	sp, #32
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a1c      	ldr	r2, [pc, #112]	; (8001f7c <HAL_UART_MspInit+0x8c>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d131      	bne.n	8001f74 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f10:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	4a1a      	ldr	r2, [pc, #104]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b18      	ldr	r3, [pc, #96]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f2e:	f043 0304 	orr.w	r3, r3, #4
 8001f32:	6193      	str	r3, [r2, #24]
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_UART_MspInit+0x90>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	f003 0304 	and.w	r3, r3, #4
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4e:	f107 0310 	add.w	r3, r7, #16
 8001f52:	4619      	mov	r1, r3
 8001f54:	480b      	ldr	r0, [pc, #44]	; (8001f84 <HAL_UART_MspInit+0x94>)
 8001f56:	f000 f94f 	bl	80021f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	f107 0310 	add.w	r3, r7, #16
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4805      	ldr	r0, [pc, #20]	; (8001f84 <HAL_UART_MspInit+0x94>)
 8001f70:	f000 f942 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f74:	bf00      	nop
 8001f76:	3720      	adds	r7, #32
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40013800 	.word	0x40013800
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40010800 	.word	0x40010800

08001f88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f88:	f7ff ff10 	bl	8001dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f8c:	480b      	ldr	r0, [pc, #44]	; (8001fbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f8e:	490c      	ldr	r1, [pc, #48]	; (8001fc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f90:	4a0c      	ldr	r2, [pc, #48]	; (8001fc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f94:	e002      	b.n	8001f9c <LoopCopyDataInit>

08001f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9a:	3304      	adds	r3, #4

08001f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa0:	d3f9      	bcc.n	8001f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fa4:	4c09      	ldr	r4, [pc, #36]	; (8001fcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa8:	e001      	b.n	8001fae <LoopFillZerobss>

08001faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fac:	3204      	adds	r2, #4

08001fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb0:	d3fb      	bcc.n	8001faa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fb2:	f004 fe91 	bl	8006cd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fb6:	f7ff fcdb 	bl	8001970 <main>
  bx lr
 8001fba:	4770      	bx	lr
  ldr r0, =_sdata
 8001fbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001fc4:	08006e94 	.word	0x08006e94
  ldr r2, =_sbss
 8001fc8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001fcc:	200022c8 	.word	0x200022c8

08001fd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd0:	e7fe      	b.n	8001fd0 <ADC1_2_IRQHandler>
	...

08001fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <HAL_Init+0x28>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	; (8001ffc <HAL_Init+0x28>)
 8001fde:	f043 0310 	orr.w	r3, r3, #16
 8001fe2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 f8d1 	bl	800218c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	200f      	movs	r0, #15
 8001fec:	f7ff fe34 	bl	8001c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7ff fdfa 	bl	8001be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40022000 	.word	0x40022000

08002000 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002004:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_IncTick+0x1c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	461a      	mov	r2, r3
 800200a:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_IncTick+0x20>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4413      	add	r3, r2
 8002010:	4a03      	ldr	r2, [pc, #12]	; (8002020 <HAL_IncTick+0x20>)
 8002012:	6013      	str	r3, [r2, #0]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	2000000c 	.word	0x2000000c
 8002020:	20001438 	.word	0x20001438

08002024 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b02      	ldr	r3, [pc, #8]	; (8002034 <HAL_GetTick+0x10>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	20001438 	.word	0x20001438

08002038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002048:	4b0c      	ldr	r3, [pc, #48]	; (800207c <__NVIC_SetPriorityGrouping+0x44>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002054:	4013      	ands	r3, r2
 8002056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002060:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800206a:	4a04      	ldr	r2, [pc, #16]	; (800207c <__NVIC_SetPriorityGrouping+0x44>)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	60d3      	str	r3, [r2, #12]
}
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002084:	4b04      	ldr	r3, [pc, #16]	; (8002098 <__NVIC_GetPriorityGrouping+0x18>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	0a1b      	lsrs	r3, r3, #8
 800208a:	f003 0307 	and.w	r3, r3, #7
}
 800208e:	4618      	mov	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	db0b      	blt.n	80020c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	f003 021f 	and.w	r2, r3, #31
 80020b4:	4906      	ldr	r1, [pc, #24]	; (80020d0 <__NVIC_EnableIRQ+0x34>)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	095b      	lsrs	r3, r3, #5
 80020bc:	2001      	movs	r0, #1
 80020be:	fa00 f202 	lsl.w	r2, r0, r2
 80020c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	e000e100 	.word	0xe000e100

080020d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	6039      	str	r1, [r7, #0]
 80020de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	db0a      	blt.n	80020fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	490c      	ldr	r1, [pc, #48]	; (8002120 <__NVIC_SetPriority+0x4c>)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	440b      	add	r3, r1
 80020f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020fc:	e00a      	b.n	8002114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	b2da      	uxtb	r2, r3
 8002102:	4908      	ldr	r1, [pc, #32]	; (8002124 <__NVIC_SetPriority+0x50>)
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	3b04      	subs	r3, #4
 800210c:	0112      	lsls	r2, r2, #4
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	440b      	add	r3, r1
 8002112:	761a      	strb	r2, [r3, #24]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000e100 	.word	0xe000e100
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002128:	b480      	push	{r7}
 800212a:	b089      	sub	sp, #36	; 0x24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f1c3 0307 	rsb	r3, r3, #7
 8002142:	2b04      	cmp	r3, #4
 8002144:	bf28      	it	cs
 8002146:	2304      	movcs	r3, #4
 8002148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3304      	adds	r3, #4
 800214e:	2b06      	cmp	r3, #6
 8002150:	d902      	bls.n	8002158 <NVIC_EncodePriority+0x30>
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3b03      	subs	r3, #3
 8002156:	e000      	b.n	800215a <NVIC_EncodePriority+0x32>
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43da      	mvns	r2, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	401a      	ands	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002170:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	43d9      	mvns	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002180:	4313      	orrs	r3, r2
         );
}
 8002182:	4618      	mov	r0, r3
 8002184:	3724      	adds	r7, #36	; 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ff4f 	bl	8002038 <__NVIC_SetPriorityGrouping>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	4603      	mov	r3, r0
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021b4:	f7ff ff64 	bl	8002080 <__NVIC_GetPriorityGrouping>
 80021b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	6978      	ldr	r0, [r7, #20]
 80021c0:	f7ff ffb2 	bl	8002128 <NVIC_EncodePriority>
 80021c4:	4602      	mov	r2, r0
 80021c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ca:	4611      	mov	r1, r2
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff81 	bl	80020d4 <__NVIC_SetPriority>
}
 80021d2:	bf00      	nop
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	4603      	mov	r3, r0
 80021e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff ff57 	bl	800209c <__NVIC_EnableIRQ>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b08b      	sub	sp, #44	; 0x2c
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800220a:	e169      	b.n	80024e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800220c:	2201      	movs	r2, #1
 800220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	429a      	cmp	r2, r3
 8002226:	f040 8158 	bne.w	80024da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4a9a      	ldr	r2, [pc, #616]	; (8002498 <HAL_GPIO_Init+0x2a0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d05e      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
 8002234:	4a98      	ldr	r2, [pc, #608]	; (8002498 <HAL_GPIO_Init+0x2a0>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d875      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 800223a:	4a98      	ldr	r2, [pc, #608]	; (800249c <HAL_GPIO_Init+0x2a4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d058      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
 8002240:	4a96      	ldr	r2, [pc, #600]	; (800249c <HAL_GPIO_Init+0x2a4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d86f      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 8002246:	4a96      	ldr	r2, [pc, #600]	; (80024a0 <HAL_GPIO_Init+0x2a8>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d052      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
 800224c:	4a94      	ldr	r2, [pc, #592]	; (80024a0 <HAL_GPIO_Init+0x2a8>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d869      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 8002252:	4a94      	ldr	r2, [pc, #592]	; (80024a4 <HAL_GPIO_Init+0x2ac>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d04c      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
 8002258:	4a92      	ldr	r2, [pc, #584]	; (80024a4 <HAL_GPIO_Init+0x2ac>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d863      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 800225e:	4a92      	ldr	r2, [pc, #584]	; (80024a8 <HAL_GPIO_Init+0x2b0>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d046      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
 8002264:	4a90      	ldr	r2, [pc, #576]	; (80024a8 <HAL_GPIO_Init+0x2b0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d85d      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 800226a:	2b12      	cmp	r3, #18
 800226c:	d82a      	bhi.n	80022c4 <HAL_GPIO_Init+0xcc>
 800226e:	2b12      	cmp	r3, #18
 8002270:	d859      	bhi.n	8002326 <HAL_GPIO_Init+0x12e>
 8002272:	a201      	add	r2, pc, #4	; (adr r2, 8002278 <HAL_GPIO_Init+0x80>)
 8002274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002278:	080022f3 	.word	0x080022f3
 800227c:	080022cd 	.word	0x080022cd
 8002280:	080022df 	.word	0x080022df
 8002284:	08002321 	.word	0x08002321
 8002288:	08002327 	.word	0x08002327
 800228c:	08002327 	.word	0x08002327
 8002290:	08002327 	.word	0x08002327
 8002294:	08002327 	.word	0x08002327
 8002298:	08002327 	.word	0x08002327
 800229c:	08002327 	.word	0x08002327
 80022a0:	08002327 	.word	0x08002327
 80022a4:	08002327 	.word	0x08002327
 80022a8:	08002327 	.word	0x08002327
 80022ac:	08002327 	.word	0x08002327
 80022b0:	08002327 	.word	0x08002327
 80022b4:	08002327 	.word	0x08002327
 80022b8:	08002327 	.word	0x08002327
 80022bc:	080022d5 	.word	0x080022d5
 80022c0:	080022e9 	.word	0x080022e9
 80022c4:	4a79      	ldr	r2, [pc, #484]	; (80024ac <HAL_GPIO_Init+0x2b4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d013      	beq.n	80022f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022ca:	e02c      	b.n	8002326 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	623b      	str	r3, [r7, #32]
          break;
 80022d2:	e029      	b.n	8002328 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	3304      	adds	r3, #4
 80022da:	623b      	str	r3, [r7, #32]
          break;
 80022dc:	e024      	b.n	8002328 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	3308      	adds	r3, #8
 80022e4:	623b      	str	r3, [r7, #32]
          break;
 80022e6:	e01f      	b.n	8002328 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	330c      	adds	r3, #12
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e01a      	b.n	8002328 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d102      	bne.n	8002300 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022fa:	2304      	movs	r3, #4
 80022fc:	623b      	str	r3, [r7, #32]
          break;
 80022fe:	e013      	b.n	8002328 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d105      	bne.n	8002314 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002308:	2308      	movs	r3, #8
 800230a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69fa      	ldr	r2, [r7, #28]
 8002310:	611a      	str	r2, [r3, #16]
          break;
 8002312:	e009      	b.n	8002328 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002314:	2308      	movs	r3, #8
 8002316:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69fa      	ldr	r2, [r7, #28]
 800231c:	615a      	str	r2, [r3, #20]
          break;
 800231e:	e003      	b.n	8002328 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002320:	2300      	movs	r3, #0
 8002322:	623b      	str	r3, [r7, #32]
          break;
 8002324:	e000      	b.n	8002328 <HAL_GPIO_Init+0x130>
          break;
 8002326:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	2bff      	cmp	r3, #255	; 0xff
 800232c:	d801      	bhi.n	8002332 <HAL_GPIO_Init+0x13a>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	e001      	b.n	8002336 <HAL_GPIO_Init+0x13e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3304      	adds	r3, #4
 8002336:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2bff      	cmp	r3, #255	; 0xff
 800233c:	d802      	bhi.n	8002344 <HAL_GPIO_Init+0x14c>
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	e002      	b.n	800234a <HAL_GPIO_Init+0x152>
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	3b08      	subs	r3, #8
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	210f      	movs	r1, #15
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	401a      	ands	r2, r3
 800235c:	6a39      	ldr	r1, [r7, #32]
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	431a      	orrs	r2, r3
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 80b1 	beq.w	80024da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002378:	4b4d      	ldr	r3, [pc, #308]	; (80024b0 <HAL_GPIO_Init+0x2b8>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4a4c      	ldr	r2, [pc, #304]	; (80024b0 <HAL_GPIO_Init+0x2b8>)
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	6193      	str	r3, [r2, #24]
 8002384:	4b4a      	ldr	r3, [pc, #296]	; (80024b0 <HAL_GPIO_Init+0x2b8>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002390:	4a48      	ldr	r2, [pc, #288]	; (80024b4 <HAL_GPIO_Init+0x2bc>)
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	f003 0303 	and.w	r3, r3, #3
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	220f      	movs	r2, #15
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	4013      	ands	r3, r2
 80023b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a40      	ldr	r2, [pc, #256]	; (80024b8 <HAL_GPIO_Init+0x2c0>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d013      	beq.n	80023e4 <HAL_GPIO_Init+0x1ec>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a3f      	ldr	r2, [pc, #252]	; (80024bc <HAL_GPIO_Init+0x2c4>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d00d      	beq.n	80023e0 <HAL_GPIO_Init+0x1e8>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a3e      	ldr	r2, [pc, #248]	; (80024c0 <HAL_GPIO_Init+0x2c8>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d007      	beq.n	80023dc <HAL_GPIO_Init+0x1e4>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a3d      	ldr	r2, [pc, #244]	; (80024c4 <HAL_GPIO_Init+0x2cc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d101      	bne.n	80023d8 <HAL_GPIO_Init+0x1e0>
 80023d4:	2303      	movs	r3, #3
 80023d6:	e006      	b.n	80023e6 <HAL_GPIO_Init+0x1ee>
 80023d8:	2304      	movs	r3, #4
 80023da:	e004      	b.n	80023e6 <HAL_GPIO_Init+0x1ee>
 80023dc:	2302      	movs	r3, #2
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_Init+0x1ee>
 80023e0:	2301      	movs	r3, #1
 80023e2:	e000      	b.n	80023e6 <HAL_GPIO_Init+0x1ee>
 80023e4:	2300      	movs	r3, #0
 80023e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e8:	f002 0203 	and.w	r2, r2, #3
 80023ec:	0092      	lsls	r2, r2, #2
 80023ee:	4093      	lsls	r3, r2
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023f6:	492f      	ldr	r1, [pc, #188]	; (80024b4 <HAL_GPIO_Init+0x2bc>)
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	089b      	lsrs	r3, r3, #2
 80023fc:	3302      	adds	r3, #2
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d006      	beq.n	800241e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	492c      	ldr	r1, [pc, #176]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	4313      	orrs	r3, r2
 800241a:	608b      	str	r3, [r1, #8]
 800241c:	e006      	b.n	800242c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800241e:	4b2a      	ldr	r3, [pc, #168]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	43db      	mvns	r3, r3
 8002426:	4928      	ldr	r1, [pc, #160]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002428:	4013      	ands	r3, r2
 800242a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d006      	beq.n	8002446 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002438:	4b23      	ldr	r3, [pc, #140]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	4922      	ldr	r1, [pc, #136]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	4313      	orrs	r3, r2
 8002442:	60cb      	str	r3, [r1, #12]
 8002444:	e006      	b.n	8002454 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002446:	4b20      	ldr	r3, [pc, #128]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	43db      	mvns	r3, r3
 800244e:	491e      	ldr	r1, [pc, #120]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002450:	4013      	ands	r3, r2
 8002452:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002460:	4b19      	ldr	r3, [pc, #100]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	4918      	ldr	r1, [pc, #96]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	604b      	str	r3, [r1, #4]
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800246e:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	43db      	mvns	r3, r3
 8002476:	4914      	ldr	r1, [pc, #80]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 8002478:	4013      	ands	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d021      	beq.n	80024cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002488:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	490e      	ldr	r1, [pc, #56]	; (80024c8 <HAL_GPIO_Init+0x2d0>)
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	600b      	str	r3, [r1, #0]
 8002494:	e021      	b.n	80024da <HAL_GPIO_Init+0x2e2>
 8002496:	bf00      	nop
 8002498:	10320000 	.word	0x10320000
 800249c:	10310000 	.word	0x10310000
 80024a0:	10220000 	.word	0x10220000
 80024a4:	10210000 	.word	0x10210000
 80024a8:	10120000 	.word	0x10120000
 80024ac:	10110000 	.word	0x10110000
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40010000 	.word	0x40010000
 80024b8:	40010800 	.word	0x40010800
 80024bc:	40010c00 	.word	0x40010c00
 80024c0:	40011000 	.word	0x40011000
 80024c4:	40011400 	.word	0x40011400
 80024c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <HAL_GPIO_Init+0x304>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	43db      	mvns	r3, r3
 80024d4:	4909      	ldr	r1, [pc, #36]	; (80024fc <HAL_GPIO_Init+0x304>)
 80024d6:	4013      	ands	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	3301      	adds	r3, #1
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f47f ae8e 	bne.w	800220c <HAL_GPIO_Init+0x14>
  }
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	372c      	adds	r7, #44	; 0x2c
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr
 80024fc:	40010400 	.word	0x40010400

08002500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	807b      	strh	r3, [r7, #2]
 800250c:	4613      	mov	r3, r2
 800250e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002510:	787b      	ldrb	r3, [r7, #1]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002516:	887a      	ldrh	r2, [r7, #2]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800251c:	e003      	b.n	8002526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800251e:	887b      	ldrh	r3, [r7, #2]
 8002520:	041a      	lsls	r2, r3, #16
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	611a      	str	r2, [r3, #16]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002542:	887a      	ldrh	r2, [r7, #2]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4013      	ands	r3, r2
 8002548:	041a      	lsls	r2, r3, #16
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	43d9      	mvns	r1, r3
 800254e:	887b      	ldrh	r3, [r7, #2]
 8002550:	400b      	ands	r3, r1
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	611a      	str	r2, [r3, #16]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
	...

08002564 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002570:	695a      	ldr	r2, [r3, #20]
 8002572:	88fb      	ldrh	r3, [r7, #6]
 8002574:	4013      	ands	r3, r2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d006      	beq.n	8002588 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800257a:	4a05      	ldr	r2, [pc, #20]	; (8002590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002580:	88fb      	ldrh	r3, [r7, #6]
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff f83c 	bl	8001600 <HAL_GPIO_EXTI_Callback>
  }
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40010400 	.word	0x40010400

08002594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e272      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8087 	beq.w	80026c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025b4:	4b92      	ldr	r3, [pc, #584]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 030c 	and.w	r3, r3, #12
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d00c      	beq.n	80025da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025c0:	4b8f      	ldr	r3, [pc, #572]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d112      	bne.n	80025f2 <HAL_RCC_OscConfig+0x5e>
 80025cc:	4b8c      	ldr	r3, [pc, #560]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d8:	d10b      	bne.n	80025f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025da:	4b89      	ldr	r3, [pc, #548]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d06c      	beq.n	80026c0 <HAL_RCC_OscConfig+0x12c>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d168      	bne.n	80026c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e24c      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025fa:	d106      	bne.n	800260a <HAL_RCC_OscConfig+0x76>
 80025fc:	4b80      	ldr	r3, [pc, #512]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a7f      	ldr	r2, [pc, #508]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e02e      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0x98>
 8002612:	4b7b      	ldr	r3, [pc, #492]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a7a      	ldr	r2, [pc, #488]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	4b78      	ldr	r3, [pc, #480]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a77      	ldr	r2, [pc, #476]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002624:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	e01d      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002634:	d10c      	bne.n	8002650 <HAL_RCC_OscConfig+0xbc>
 8002636:	4b72      	ldr	r3, [pc, #456]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a71      	ldr	r2, [pc, #452]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800263c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a6e      	ldr	r2, [pc, #440]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 8002650:	4b6b      	ldr	r3, [pc, #428]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a6a      	ldr	r2, [pc, #424]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	4b68      	ldr	r3, [pc, #416]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a67      	ldr	r2, [pc, #412]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002666:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d013      	beq.n	8002698 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff fcd8 	bl	8002024 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fcd4 	bl	8002024 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e200      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268a:	4b5d      	ldr	r3, [pc, #372]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0xe4>
 8002696:	e014      	b.n	80026c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff fcc4 	bl	8002024 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a0:	f7ff fcc0 	bl	8002024 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b64      	cmp	r3, #100	; 0x64
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e1ec      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b2:	4b53      	ldr	r3, [pc, #332]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x10c>
 80026be:	e000      	b.n	80026c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d063      	beq.n	8002796 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ce:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f003 030c 	and.w	r3, r3, #12
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026da:	4b49      	ldr	r3, [pc, #292]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d11c      	bne.n	8002720 <HAL_RCC_OscConfig+0x18c>
 80026e6:	4b46      	ldr	r3, [pc, #280]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d116      	bne.n	8002720 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f2:	4b43      	ldr	r3, [pc, #268]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d005      	beq.n	800270a <HAL_RCC_OscConfig+0x176>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d001      	beq.n	800270a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e1c0      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270a:	4b3d      	ldr	r3, [pc, #244]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4939      	ldr	r1, [pc, #228]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271e:	e03a      	b.n	8002796 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d020      	beq.n	800276a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <HAL_RCC_OscConfig+0x270>)
 800272a:	2201      	movs	r2, #1
 800272c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272e:	f7ff fc79 	bl	8002024 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7ff fc75 	bl	8002024 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e1a1      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002748:	4b2d      	ldr	r3, [pc, #180]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0f0      	beq.n	8002736 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002754:	4b2a      	ldr	r3, [pc, #168]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4927      	ldr	r1, [pc, #156]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002764:	4313      	orrs	r3, r2
 8002766:	600b      	str	r3, [r1, #0]
 8002768:	e015      	b.n	8002796 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800276a:	4b26      	ldr	r3, [pc, #152]	; (8002804 <HAL_RCC_OscConfig+0x270>)
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7ff fc58 	bl	8002024 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002778:	f7ff fc54 	bl	8002024 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e180      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278a:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d03a      	beq.n	8002818 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d019      	beq.n	80027de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027aa:	4b17      	ldr	r3, [pc, #92]	; (8002808 <HAL_RCC_OscConfig+0x274>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7ff fc38 	bl	8002024 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b8:	f7ff fc34 	bl	8002024 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e160      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ca:	4b0d      	ldr	r3, [pc, #52]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80027cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027d6:	2001      	movs	r0, #1
 80027d8:	f000 fafe 	bl	8002dd8 <RCC_Delay>
 80027dc:	e01c      	b.n	8002818 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027de:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <HAL_RCC_OscConfig+0x274>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e4:	f7ff fc1e 	bl	8002024 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ea:	e00f      	b.n	800280c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ec:	f7ff fc1a 	bl	8002024 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d908      	bls.n	800280c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e146      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	42420000 	.word	0x42420000
 8002808:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280c:	4b92      	ldr	r3, [pc, #584]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e9      	bne.n	80027ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80a6 	beq.w	8002972 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002826:	2300      	movs	r3, #0
 8002828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800282a:	4b8b      	ldr	r3, [pc, #556]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10d      	bne.n	8002852 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002836:	4b88      	ldr	r3, [pc, #544]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a87      	ldr	r2, [pc, #540]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	61d3      	str	r3, [r2, #28]
 8002842:	4b85      	ldr	r3, [pc, #532]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284e:	2301      	movs	r3, #1
 8002850:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002852:	4b82      	ldr	r3, [pc, #520]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285a:	2b00      	cmp	r3, #0
 800285c:	d118      	bne.n	8002890 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800285e:	4b7f      	ldr	r3, [pc, #508]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a7e      	ldr	r2, [pc, #504]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800286a:	f7ff fbdb 	bl	8002024 <HAL_GetTick>
 800286e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002872:	f7ff fbd7 	bl	8002024 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b64      	cmp	r3, #100	; 0x64
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e103      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	4b75      	ldr	r3, [pc, #468]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0f0      	beq.n	8002872 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d106      	bne.n	80028a6 <HAL_RCC_OscConfig+0x312>
 8002898:	4b6f      	ldr	r3, [pc, #444]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4a6e      	ldr	r2, [pc, #440]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6213      	str	r3, [r2, #32]
 80028a4:	e02d      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x334>
 80028ae:	4b6a      	ldr	r3, [pc, #424]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	4a69      	ldr	r2, [pc, #420]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028b4:	f023 0301 	bic.w	r3, r3, #1
 80028b8:	6213      	str	r3, [r2, #32]
 80028ba:	4b67      	ldr	r3, [pc, #412]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4a66      	ldr	r2, [pc, #408]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	f023 0304 	bic.w	r3, r3, #4
 80028c4:	6213      	str	r3, [r2, #32]
 80028c6:	e01c      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	2b05      	cmp	r3, #5
 80028ce:	d10c      	bne.n	80028ea <HAL_RCC_OscConfig+0x356>
 80028d0:	4b61      	ldr	r3, [pc, #388]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	4a60      	ldr	r2, [pc, #384]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	6213      	str	r3, [r2, #32]
 80028dc:	4b5e      	ldr	r3, [pc, #376]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	4a5d      	ldr	r2, [pc, #372]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	6213      	str	r3, [r2, #32]
 80028e8:	e00b      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028ea:	4b5b      	ldr	r3, [pc, #364]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4a5a      	ldr	r2, [pc, #360]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028f0:	f023 0301 	bic.w	r3, r3, #1
 80028f4:	6213      	str	r3, [r2, #32]
 80028f6:	4b58      	ldr	r3, [pc, #352]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	4a57      	ldr	r2, [pc, #348]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	f023 0304 	bic.w	r3, r3, #4
 8002900:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d015      	beq.n	8002936 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290a:	f7ff fb8b 	bl	8002024 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002910:	e00a      	b.n	8002928 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002912:	f7ff fb87 	bl	8002024 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002920:	4293      	cmp	r3, r2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e0b1      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002928:	4b4b      	ldr	r3, [pc, #300]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ee      	beq.n	8002912 <HAL_RCC_OscConfig+0x37e>
 8002934:	e014      	b.n	8002960 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002936:	f7ff fb75 	bl	8002024 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800293c:	e00a      	b.n	8002954 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293e:	f7ff fb71 	bl	8002024 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	f241 3288 	movw	r2, #5000	; 0x1388
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e09b      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002954:	4b40      	ldr	r3, [pc, #256]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1ee      	bne.n	800293e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002960:	7dfb      	ldrb	r3, [r7, #23]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d105      	bne.n	8002972 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002966:	4b3c      	ldr	r3, [pc, #240]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	4a3b      	ldr	r2, [pc, #236]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002970:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 8087 	beq.w	8002a8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800297c:	4b36      	ldr	r3, [pc, #216]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	2b08      	cmp	r3, #8
 8002986:	d061      	beq.n	8002a4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d146      	bne.n	8002a1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002990:	4b33      	ldr	r3, [pc, #204]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002996:	f7ff fb45 	bl	8002024 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800299e:	f7ff fb41 	bl	8002024 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e06d      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b0:	4b29      	ldr	r3, [pc, #164]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1f0      	bne.n	800299e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c4:	d108      	bne.n	80029d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029c6:	4b24      	ldr	r3, [pc, #144]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4921      	ldr	r1, [pc, #132]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d8:	4b1f      	ldr	r3, [pc, #124]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a19      	ldr	r1, [r3, #32]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	430b      	orrs	r3, r1
 80029ea:	491b      	ldr	r1, [pc, #108]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f6:	f7ff fb15 	bl	8002024 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fe:	f7ff fb11 	bl	8002024 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e03d      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a10:	4b11      	ldr	r3, [pc, #68]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x46a>
 8002a1c:	e035      	b.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a24:	f7ff fafe 	bl	8002024 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2c:	f7ff fafa 	bl	8002024 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e026      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a3e:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x498>
 8002a4a:	e01e      	b.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e019      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_OscConfig+0x500>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d106      	bne.n	8002a86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d001      	beq.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40021000 	.word	0x40021000

08002a98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0d0      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002aac:	4b6a      	ldr	r3, [pc, #424]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d910      	bls.n	8002adc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b67      	ldr	r3, [pc, #412]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 0207 	bic.w	r2, r3, #7
 8002ac2:	4965      	ldr	r1, [pc, #404]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b63      	ldr	r3, [pc, #396]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0b8      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d020      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af4:	4b59      	ldr	r3, [pc, #356]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	4a58      	ldr	r2, [pc, #352]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002afa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002afe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b0c:	4b53      	ldr	r3, [pc, #332]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4a52      	ldr	r2, [pc, #328]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b18:	4b50      	ldr	r3, [pc, #320]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	494d      	ldr	r1, [pc, #308]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d040      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3e:	4b47      	ldr	r3, [pc, #284]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d115      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e07f      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d107      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b56:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e073      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b66:	4b3d      	ldr	r3, [pc, #244]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e06b      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b76:	4b39      	ldr	r3, [pc, #228]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4936      	ldr	r1, [pc, #216]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b88:	f7ff fa4c 	bl	8002024 <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7ff fa48 	bl	8002024 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e053      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 020c 	and.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d1eb      	bne.n	8002b90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb8:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d210      	bcs.n	8002be8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc6:	4b24      	ldr	r3, [pc, #144]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 0207 	bic.w	r2, r3, #7
 8002bce:	4922      	ldr	r1, [pc, #136]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd6:	4b20      	ldr	r3, [pc, #128]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e032      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d008      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf4:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	4916      	ldr	r1, [pc, #88]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	490e      	ldr	r1, [pc, #56]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c26:	f000 f821 	bl	8002c6c <HAL_RCC_GetSysClockFreq>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	091b      	lsrs	r3, r3, #4
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	490a      	ldr	r1, [pc, #40]	; (8002c60 <HAL_RCC_ClockConfig+0x1c8>)
 8002c38:	5ccb      	ldrb	r3, [r1, r3]
 8002c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3e:	4a09      	ldr	r2, [pc, #36]	; (8002c64 <HAL_RCC_ClockConfig+0x1cc>)
 8002c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_RCC_ClockConfig+0x1d0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff f806 	bl	8001c58 <HAL_InitTick>

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40022000 	.word	0x40022000
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	08006e60 	.word	0x08006e60
 8002c64:	20000004 	.word	0x20000004
 8002c68:	20000008 	.word	0x20000008

08002c6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c86:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d002      	beq.n	8002c9c <HAL_RCC_GetSysClockFreq+0x30>
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d003      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x36>
 8002c9a:	e027      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9e:	613b      	str	r3, [r7, #16]
      break;
 8002ca0:	e027      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	0c9b      	lsrs	r3, r3, #18
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	4a17      	ldr	r2, [pc, #92]	; (8002d08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cac:	5cd3      	ldrb	r3, [r2, r3]
 8002cae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d010      	beq.n	8002cdc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	0c5b      	lsrs	r3, r3, #17
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	4a11      	ldr	r2, [pc, #68]	; (8002d0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cc6:	5cd3      	ldrb	r3, [r2, r3]
 8002cc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a0d      	ldr	r2, [pc, #52]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cce:	fb03 f202 	mul.w	r2, r3, r2
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	617b      	str	r3, [r7, #20]
 8002cda:	e004      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a0c      	ldr	r2, [pc, #48]	; (8002d10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ce0:	fb02 f303 	mul.w	r3, r2, r3
 8002ce4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	613b      	str	r3, [r7, #16]
      break;
 8002cea:	e002      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cec:	4b05      	ldr	r3, [pc, #20]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cee:	613b      	str	r3, [r7, #16]
      break;
 8002cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cf2:	693b      	ldr	r3, [r7, #16]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	371c      	adds	r7, #28
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000
 8002d04:	007a1200 	.word	0x007a1200
 8002d08:	08006e78 	.word	0x08006e78
 8002d0c:	08006e88 	.word	0x08006e88
 8002d10:	003d0900 	.word	0x003d0900

08002d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d18:	4b02      	ldr	r3, [pc, #8]	; (8002d24 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	20000004 	.word	0x20000004

08002d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d2c:	f7ff fff2 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d30:	4602      	mov	r2, r0
 8002d32:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	0a1b      	lsrs	r3, r3, #8
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	4903      	ldr	r1, [pc, #12]	; (8002d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d3e:	5ccb      	ldrb	r3, [r1, r3]
 8002d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	08006e70 	.word	0x08006e70

08002d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d54:	f7ff ffde 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	0adb      	lsrs	r3, r3, #11
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	4903      	ldr	r1, [pc, #12]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d66:	5ccb      	ldrb	r3, [r1, r3]
 8002d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40021000 	.word	0x40021000
 8002d74:	08006e70 	.word	0x08006e70

08002d78 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	220f      	movs	r2, #15
 8002d86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d88:	4b11      	ldr	r3, [pc, #68]	; (8002dd0 <HAL_RCC_GetClockConfig+0x58>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0203 	and.w	r2, r3, #3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <HAL_RCC_GetClockConfig+0x58>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <HAL_RCC_GetClockConfig+0x58>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002dac:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <HAL_RCC_GetClockConfig+0x58>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	08db      	lsrs	r3, r3, #3
 8002db2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCC_GetClockConfig+0x5c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0207 	and.w	r2, r3, #7
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40022000 	.word	0x40022000

08002dd8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002de0:	4b0a      	ldr	r3, [pc, #40]	; (8002e0c <RCC_Delay+0x34>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a0a      	ldr	r2, [pc, #40]	; (8002e10 <RCC_Delay+0x38>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	0a5b      	lsrs	r3, r3, #9
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002df4:	bf00      	nop
  }
  while (Delay --);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1e5a      	subs	r2, r3, #1
 8002dfa:	60fa      	str	r2, [r7, #12]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1f9      	bne.n	8002df4 <RCC_Delay+0x1c>
}
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr
 8002e0c:	20000004 	.word	0x20000004
 8002e10:	10624dd3 	.word	0x10624dd3

08002e14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e076      	b.n	8002f14 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d108      	bne.n	8002e40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e36:	d009      	beq.n	8002e4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	61da      	str	r2, [r3, #28]
 8002e3e:	e005      	b.n	8002e4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d106      	bne.n	8002e6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7fe fe74 	bl	8001b54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002e94:	431a      	orrs	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed0:	ea42 0103 	orr.w	r1, r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	0c1a      	lsrs	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f002 0204 	and.w	r2, r2, #4
 8002ef2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	69da      	ldr	r2, [r3, #28]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3708      	adds	r7, #8
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_SPI_Transmit+0x22>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e12d      	b.n	800319a <HAL_SPI_Transmit+0x27e>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f46:	f7ff f86d 	bl	8002024 <HAL_GetTick>
 8002f4a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002f4c:	88fb      	ldrh	r3, [r7, #6]
 8002f4e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d002      	beq.n	8002f62 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f60:	e116      	b.n	8003190 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <HAL_SPI_Transmit+0x52>
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d102      	bne.n	8002f74 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f72:	e10d      	b.n	8003190 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2203      	movs	r2, #3
 8002f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	88fa      	ldrh	r2, [r7, #6]
 8002f8c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	88fa      	ldrh	r2, [r7, #6]
 8002f92:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fba:	d10f      	bne.n	8002fdc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe6:	2b40      	cmp	r3, #64	; 0x40
 8002fe8:	d007      	beq.n	8002ffa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ff8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003002:	d14f      	bne.n	80030a4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <HAL_SPI_Transmit+0xf6>
 800300c:	8afb      	ldrh	r3, [r7, #22]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d142      	bne.n	8003098 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003022:	1c9a      	adds	r2, r3, #2
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b01      	subs	r3, #1
 8003030:	b29a      	uxth	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003036:	e02f      	b.n	8003098 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b02      	cmp	r3, #2
 8003044:	d112      	bne.n	800306c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	881a      	ldrh	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	1c9a      	adds	r2, r3, #2
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	86da      	strh	r2, [r3, #54]	; 0x36
 800306a:	e015      	b.n	8003098 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800306c:	f7fe ffda 	bl	8002024 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d803      	bhi.n	8003084 <HAL_SPI_Transmit+0x168>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003082:	d102      	bne.n	800308a <HAL_SPI_Transmit+0x16e>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d106      	bne.n	8003098 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2201      	movs	r2, #1
 8003092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003096:	e07b      	b.n	8003190 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1ca      	bne.n	8003038 <HAL_SPI_Transmit+0x11c>
 80030a2:	e050      	b.n	8003146 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <HAL_SPI_Transmit+0x196>
 80030ac:	8afb      	ldrh	r3, [r7, #22]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d144      	bne.n	800313c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	330c      	adds	r3, #12
 80030bc:	7812      	ldrb	r2, [r2, #0]
 80030be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030d8:	e030      	b.n	800313c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d113      	bne.n	8003110 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	330c      	adds	r3, #12
 80030f2:	7812      	ldrb	r2, [r2, #0]
 80030f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	86da      	strh	r2, [r3, #54]	; 0x36
 800310e:	e015      	b.n	800313c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003110:	f7fe ff88 	bl	8002024 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d803      	bhi.n	8003128 <HAL_SPI_Transmit+0x20c>
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003126:	d102      	bne.n	800312e <HAL_SPI_Transmit+0x212>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d106      	bne.n	800313c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800313a:	e029      	b.n	8003190 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1c9      	bne.n	80030da <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	6839      	ldr	r1, [r7, #0]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 fbcc 	bl	80038e8 <SPI_EndRxTxTransaction>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2220      	movs	r2, #32
 800315a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10a      	bne.n	800317a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003164:	2300      	movs	r3, #0
 8003166:	613b      	str	r3, [r7, #16]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	613b      	str	r3, [r7, #16]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800317e:	2b00      	cmp	r3, #0
 8003180:	d002      	beq.n	8003188 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	77fb      	strb	r3, [r7, #31]
 8003186:	e003      	b.n	8003190 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003198:	7ffb      	ldrb	r3, [r7, #31]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b088      	sub	sp, #32
 80031a6:	af02      	add	r7, sp, #8
 80031a8:	60f8      	str	r0, [r7, #12]
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	603b      	str	r3, [r7, #0]
 80031ae:	4613      	mov	r3, r2
 80031b0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80031b2:	2300      	movs	r3, #0
 80031b4:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d002      	beq.n	80031c8 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80031c2:	2302      	movs	r3, #2
 80031c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80031c6:	e0fb      	b.n	80033c0 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031d0:	d112      	bne.n	80031f8 <HAL_SPI_Receive+0x56>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10e      	bne.n	80031f8 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2204      	movs	r2, #4
 80031de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80031e2:	88fa      	ldrh	r2, [r7, #6]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	4613      	mov	r3, r2
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	68b9      	ldr	r1, [r7, #8]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f8ef 	bl	80033d2 <HAL_SPI_TransmitReceive>
 80031f4:	4603      	mov	r3, r0
 80031f6:	e0e8      	b.n	80033ca <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_SPI_Receive+0x64>
 8003202:	2302      	movs	r3, #2
 8003204:	e0e1      	b.n	80033ca <HAL_SPI_Receive+0x228>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800320e:	f7fe ff09 	bl	8002024 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <HAL_SPI_Receive+0x7e>
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d102      	bne.n	8003226 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003224:	e0cc      	b.n	80033c0 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2204      	movs	r2, #4
 800322a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	88fa      	ldrh	r2, [r7, #6]
 800323e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	88fa      	ldrh	r2, [r7, #6]
 8003244:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800326c:	d10f      	bne.n	800328e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800327c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800328c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003298:	2b40      	cmp	r3, #64	; 0x40
 800329a:	d007      	beq.n	80032ac <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d16a      	bne.n	800338a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80032b4:	e032      	b.n	800331c <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d115      	bne.n	80032f0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f103 020c 	add.w	r2, r3, #12
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d0:	7812      	ldrb	r2, [r2, #0]
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80032ee:	e015      	b.n	800331c <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032f0:	f7fe fe98 	bl	8002024 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d803      	bhi.n	8003308 <HAL_SPI_Receive+0x166>
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003306:	d102      	bne.n	800330e <HAL_SPI_Receive+0x16c>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800331a:	e051      	b.n	80033c0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003320:	b29b      	uxth	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1c7      	bne.n	80032b6 <HAL_SPI_Receive+0x114>
 8003326:	e035      	b.n	8003394 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b01      	cmp	r3, #1
 8003334:	d113      	bne.n	800335e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003340:	b292      	uxth	r2, r2
 8003342:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	1c9a      	adds	r2, r3, #2
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003352:	b29b      	uxth	r3, r3
 8003354:	3b01      	subs	r3, #1
 8003356:	b29a      	uxth	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800335c:	e015      	b.n	800338a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800335e:	f7fe fe61 	bl	8002024 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d803      	bhi.n	8003376 <HAL_SPI_Receive+0x1d4>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003374:	d102      	bne.n	800337c <HAL_SPI_Receive+0x1da>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d106      	bne.n	800338a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003388:	e01a      	b.n	80033c0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800338e:	b29b      	uxth	r3, r3
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1c9      	bne.n	8003328 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	6839      	ldr	r1, [r7, #0]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 fa53 	bl	8003844 <SPI_EndRxTransaction>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2220      	movs	r2, #32
 80033a8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	75fb      	strb	r3, [r7, #23]
 80033b6:	e003      	b.n	80033c0 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b08c      	sub	sp, #48	; 0x30
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80033e0:	2301      	movs	r3, #1
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_SPI_TransmitReceive+0x26>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e198      	b.n	800372a <HAL_SPI_TransmitReceive+0x358>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003400:	f7fe fe10 	bl	8002024 <HAL_GetTick>
 8003404:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800340c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003416:	887b      	ldrh	r3, [r7, #2]
 8003418:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800341a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800341e:	2b01      	cmp	r3, #1
 8003420:	d00f      	beq.n	8003442 <HAL_SPI_TransmitReceive+0x70>
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003428:	d107      	bne.n	800343a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d103      	bne.n	800343a <HAL_SPI_TransmitReceive+0x68>
 8003432:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003436:	2b04      	cmp	r3, #4
 8003438:	d003      	beq.n	8003442 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800343a:	2302      	movs	r3, #2
 800343c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003440:	e16d      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_SPI_TransmitReceive+0x82>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <HAL_SPI_TransmitReceive+0x82>
 800344e:	887b      	ldrh	r3, [r7, #2]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d103      	bne.n	800345c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800345a:	e160      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b04      	cmp	r3, #4
 8003466:	d003      	beq.n	8003470 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2205      	movs	r2, #5
 800346c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	887a      	ldrh	r2, [r7, #2]
 8003480:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	887a      	ldrh	r2, [r7, #2]
 8003486:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	887a      	ldrh	r2, [r7, #2]
 8003492:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	887a      	ldrh	r2, [r7, #2]
 8003498:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b40      	cmp	r3, #64	; 0x40
 80034b2:	d007      	beq.n	80034c4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034cc:	d17c      	bne.n	80035c8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_SPI_TransmitReceive+0x10a>
 80034d6:	8b7b      	ldrh	r3, [r7, #26]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d16a      	bne.n	80035b2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	881a      	ldrh	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ec:	1c9a      	adds	r2, r3, #2
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003500:	e057      	b.n	80035b2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d11b      	bne.n	8003548 <HAL_SPI_TransmitReceive+0x176>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d016      	beq.n	8003548 <HAL_SPI_TransmitReceive+0x176>
 800351a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351c:	2b01      	cmp	r3, #1
 800351e:	d113      	bne.n	8003548 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	881a      	ldrh	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003530:	1c9a      	adds	r2, r3, #2
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800353a:	b29b      	uxth	r3, r3
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b01      	cmp	r3, #1
 8003554:	d119      	bne.n	800358a <HAL_SPI_TransmitReceive+0x1b8>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d014      	beq.n	800358a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356a:	b292      	uxth	r2, r2
 800356c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003586:	2301      	movs	r3, #1
 8003588:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800358a:	f7fe fd4b 	bl	8002024 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003596:	429a      	cmp	r2, r3
 8003598:	d80b      	bhi.n	80035b2 <HAL_SPI_TransmitReceive+0x1e0>
 800359a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035a0:	d007      	beq.n	80035b2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80035b0:	e0b5      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1a2      	bne.n	8003502 <HAL_SPI_TransmitReceive+0x130>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d19d      	bne.n	8003502 <HAL_SPI_TransmitReceive+0x130>
 80035c6:	e080      	b.n	80036ca <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d002      	beq.n	80035d6 <HAL_SPI_TransmitReceive+0x204>
 80035d0:	8b7b      	ldrh	r3, [r7, #26]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d16f      	bne.n	80036b6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	330c      	adds	r3, #12
 80035e0:	7812      	ldrb	r2, [r2, #0]
 80035e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	1c5a      	adds	r2, r3, #1
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035fc:	e05b      	b.n	80036b6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b02      	cmp	r3, #2
 800360a:	d11c      	bne.n	8003646 <HAL_SPI_TransmitReceive+0x274>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d017      	beq.n	8003646 <HAL_SPI_TransmitReceive+0x274>
 8003616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003618:	2b01      	cmp	r3, #1
 800361a:	d114      	bne.n	8003646 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	330c      	adds	r3, #12
 8003626:	7812      	ldrb	r2, [r2, #0]
 8003628:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	1c5a      	adds	r2, r3, #1
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d119      	bne.n	8003688 <HAL_SPI_TransmitReceive+0x2b6>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003658:	b29b      	uxth	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d014      	beq.n	8003688 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800367a:	b29b      	uxth	r3, r3
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003684:	2301      	movs	r3, #1
 8003686:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003688:	f7fe fccc 	bl	8002024 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003694:	429a      	cmp	r2, r3
 8003696:	d803      	bhi.n	80036a0 <HAL_SPI_TransmitReceive+0x2ce>
 8003698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800369e:	d102      	bne.n	80036a6 <HAL_SPI_TransmitReceive+0x2d4>
 80036a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d107      	bne.n	80036b6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80036b4:	e033      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d19e      	bne.n	80035fe <HAL_SPI_TransmitReceive+0x22c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d199      	bne.n	80035fe <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 f90a 	bl	80038e8 <SPI_EndRxTxTransaction>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d006      	beq.n	80036e8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80036e6:	e01a      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10a      	bne.n	8003706 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003714:	e003      	b.n	800371e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800372a:	4618      	mov	r0, r3
 800372c:	3730      	adds	r7, #48	; 0x30
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	4613      	mov	r3, r2
 8003742:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003744:	f7fe fc6e 	bl	8002024 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374c:	1a9b      	subs	r3, r3, r2
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	4413      	add	r3, r2
 8003752:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003754:	f7fe fc66 	bl	8002024 <HAL_GetTick>
 8003758:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800375a:	4b39      	ldr	r3, [pc, #228]	; (8003840 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	015b      	lsls	r3, r3, #5
 8003760:	0d1b      	lsrs	r3, r3, #20
 8003762:	69fa      	ldr	r2, [r7, #28]
 8003764:	fb02 f303 	mul.w	r3, r2, r3
 8003768:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800376a:	e054      	b.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003772:	d050      	beq.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003774:	f7fe fc56 	bl	8002024 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	69fa      	ldr	r2, [r7, #28]
 8003780:	429a      	cmp	r2, r3
 8003782:	d902      	bls.n	800378a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d13d      	bne.n	8003806 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003798:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037a2:	d111      	bne.n	80037c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ac:	d004      	beq.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b6:	d107      	bne.n	80037c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037d0:	d10f      	bne.n	80037f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e017      	b.n	8003836 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	3b01      	subs	r3, #1
 8003814:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	4013      	ands	r3, r2
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	429a      	cmp	r2, r3
 8003824:	bf0c      	ite	eq
 8003826:	2301      	moveq	r3, #1
 8003828:	2300      	movne	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	461a      	mov	r2, r3
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	429a      	cmp	r2, r3
 8003832:	d19b      	bne.n	800376c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3720      	adds	r7, #32
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000004 	.word	0x20000004

08003844 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003858:	d111      	bne.n	800387e <SPI_EndRxTransaction+0x3a>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003862:	d004      	beq.n	800386e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800386c:	d107      	bne.n	800387e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800387c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003886:	d117      	bne.n	80038b8 <SPI_EndRxTransaction+0x74>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003890:	d112      	bne.n	80038b8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2200      	movs	r2, #0
 800389a:	2101      	movs	r1, #1
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff ff49 	bl	8003734 <SPI_WaitFlagStateUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d01a      	beq.n	80038de <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ac:	f043 0220 	orr.w	r2, r3, #32
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e013      	b.n	80038e0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2200      	movs	r2, #0
 80038c0:	2180      	movs	r1, #128	; 0x80
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f7ff ff36 	bl	8003734 <SPI_WaitFlagStateUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d2:	f043 0220 	orr.w	r2, r3, #32
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e000      	b.n	80038e0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2180      	movs	r1, #128	; 0x80
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f7ff ff18 	bl	8003734 <SPI_WaitFlagStateUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d007      	beq.n	800391a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390e:	f043 0220 	orr.w	r2, r3, #32
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e000      	b.n	800391c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e041      	b.n	80039ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d106      	bne.n	8003950 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7fe fa82 	bl	8001e54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3304      	adds	r3, #4
 8003960:	4619      	mov	r1, r3
 8003962:	4610      	mov	r0, r2
 8003964:	f000 fa74 	bl	8003e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d001      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e03a      	b.n	8003a52 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0201 	orr.w	r2, r2, #1
 80039f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a18      	ldr	r2, [pc, #96]	; (8003a5c <HAL_TIM_Base_Start_IT+0x98>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d00e      	beq.n	8003a1c <HAL_TIM_Base_Start_IT+0x58>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a06:	d009      	beq.n	8003a1c <HAL_TIM_Base_Start_IT+0x58>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a14      	ldr	r2, [pc, #80]	; (8003a60 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d004      	beq.n	8003a1c <HAL_TIM_Base_Start_IT+0x58>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a13      	ldr	r2, [pc, #76]	; (8003a64 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d111      	bne.n	8003a40 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b06      	cmp	r3, #6
 8003a2c:	d010      	beq.n	8003a50 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f042 0201 	orr.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3e:	e007      	b.n	8003a50 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800

08003a68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d122      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d11b      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f06f 0202 	mvn.w	r2, #2
 8003a94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 f9b4 	bl	8003e18 <HAL_TIM_IC_CaptureCallback>
 8003ab0:	e005      	b.n	8003abe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f9a7 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f9b6 	bl	8003e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d122      	bne.n	8003b18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b04      	cmp	r3, #4
 8003ade:	d11b      	bne.n	8003b18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f06f 0204 	mvn.w	r2, #4
 8003ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2202      	movs	r2, #2
 8003aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f98a 	bl	8003e18 <HAL_TIM_IC_CaptureCallback>
 8003b04:	e005      	b.n	8003b12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f97d 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f98c 	bl	8003e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d122      	bne.n	8003b6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b08      	cmp	r3, #8
 8003b32:	d11b      	bne.n	8003b6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f06f 0208 	mvn.w	r2, #8
 8003b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2204      	movs	r2, #4
 8003b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f960 	bl	8003e18 <HAL_TIM_IC_CaptureCallback>
 8003b58:	e005      	b.n	8003b66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f953 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f962 	bl	8003e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	2b10      	cmp	r3, #16
 8003b78:	d122      	bne.n	8003bc0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	f003 0310 	and.w	r3, r3, #16
 8003b84:	2b10      	cmp	r3, #16
 8003b86:	d11b      	bne.n	8003bc0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0210 	mvn.w	r2, #16
 8003b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2208      	movs	r2, #8
 8003b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f936 	bl	8003e18 <HAL_TIM_IC_CaptureCallback>
 8003bac:	e005      	b.n	8003bba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f929 	bl	8003e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f938 	bl	8003e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d10e      	bne.n	8003bec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d107      	bne.n	8003bec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f06f 0201 	mvn.w	r2, #1
 8003be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7fd ff66 	bl	8001ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bf6:	2b80      	cmp	r3, #128	; 0x80
 8003bf8:	d10e      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c04:	2b80      	cmp	r3, #128	; 0x80
 8003c06:	d107      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fa7b 	bl	800410e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c22:	2b40      	cmp	r3, #64	; 0x40
 8003c24:	d10e      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c30:	2b40      	cmp	r3, #64	; 0x40
 8003c32:	d107      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f8fc 	bl	8003e3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	d10e      	bne.n	8003c70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	f003 0320 	and.w	r3, r3, #32
 8003c5c:	2b20      	cmp	r3, #32
 8003c5e:	d107      	bne.n	8003c70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f06f 0220 	mvn.w	r2, #32
 8003c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fa46 	bl	80040fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_TIM_ConfigClockSource+0x1c>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e0b4      	b.n	8003dfe <HAL_TIM_ConfigClockSource+0x186>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ccc:	d03e      	beq.n	8003d4c <HAL_TIM_ConfigClockSource+0xd4>
 8003cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cd2:	f200 8087 	bhi.w	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cda:	f000 8086 	beq.w	8003dea <HAL_TIM_ConfigClockSource+0x172>
 8003cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ce2:	d87f      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce4:	2b70      	cmp	r3, #112	; 0x70
 8003ce6:	d01a      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0xa6>
 8003ce8:	2b70      	cmp	r3, #112	; 0x70
 8003cea:	d87b      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b60      	cmp	r3, #96	; 0x60
 8003cee:	d050      	beq.n	8003d92 <HAL_TIM_ConfigClockSource+0x11a>
 8003cf0:	2b60      	cmp	r3, #96	; 0x60
 8003cf2:	d877      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf4:	2b50      	cmp	r3, #80	; 0x50
 8003cf6:	d03c      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0xfa>
 8003cf8:	2b50      	cmp	r3, #80	; 0x50
 8003cfa:	d873      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cfc:	2b40      	cmp	r3, #64	; 0x40
 8003cfe:	d058      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x13a>
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d86f      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d04:	2b30      	cmp	r3, #48	; 0x30
 8003d06:	d064      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d08:	2b30      	cmp	r3, #48	; 0x30
 8003d0a:	d86b      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	d060      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d867      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d05c      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d18:	2b10      	cmp	r3, #16
 8003d1a:	d05a      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d1c:	e062      	b.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d2e:	f000 f968 	bl	8004002 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	609a      	str	r2, [r3, #8]
      break;
 8003d4a:	e04f      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d5c:	f000 f951 	bl	8004002 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d6e:	609a      	str	r2, [r3, #8]
      break;
 8003d70:	e03c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f000 f8c8 	bl	8003f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2150      	movs	r1, #80	; 0x50
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 f91f 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003d90:	e02c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f000 f8e6 	bl	8003f70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2160      	movs	r1, #96	; 0x60
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f90f 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003db0:	e01c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	f000 f8a8 	bl	8003f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2140      	movs	r1, #64	; 0x40
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 f8ff 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003dd0:	e00c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4610      	mov	r0, r2
 8003dde:	f000 f8f6 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003de2:	e003      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	73fb      	strb	r3, [r7, #15]
      break;
 8003de8:	e000      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bc80      	pop	{r7}
 8003e28:	4770      	bx	lr

08003e2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr
	...

08003e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a29      	ldr	r2, [pc, #164]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00b      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6e:	d007      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a26      	ldr	r2, [pc, #152]	; (8003f0c <TIM_Base_SetConfig+0xbc>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a25      	ldr	r2, [pc, #148]	; (8003f10 <TIM_Base_SetConfig+0xc0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d108      	bne.n	8003e92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a1c      	ldr	r2, [pc, #112]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d00b      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea0:	d007      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a19      	ldr	r2, [pc, #100]	; (8003f0c <TIM_Base_SetConfig+0xbc>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d003      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a18      	ldr	r2, [pc, #96]	; (8003f10 <TIM_Base_SetConfig+0xc0>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d108      	bne.n	8003ec4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a07      	ldr	r2, [pc, #28]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d103      	bne.n	8003ef8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	615a      	str	r2, [r3, #20]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	40012c00 	.word	0x40012c00
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800

08003f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b087      	sub	sp, #28
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	f023 0201 	bic.w	r2, r3, #1
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f023 030a 	bic.w	r3, r3, #10
 8003f50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	621a      	str	r2, [r3, #32]
}
 8003f66:	bf00      	nop
 8003f68:	371c      	adds	r7, #28
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr

08003f70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	f023 0210 	bic.w	r2, r3, #16
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	031b      	lsls	r3, r3, #12
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	621a      	str	r2, [r3, #32]
}
 8003fc4:	bf00      	nop
 8003fc6:	371c      	adds	r7, #28
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b085      	sub	sp, #20
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f043 0307 	orr.w	r3, r3, #7
 8003ff0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	609a      	str	r2, [r3, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004002:	b480      	push	{r7}
 8004004:	b087      	sub	sp, #28
 8004006:	af00      	add	r7, sp, #0
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
 800400e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800401c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	021a      	lsls	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	431a      	orrs	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4313      	orrs	r3, r2
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	609a      	str	r2, [r3, #8]
}
 8004036:	bf00      	nop
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr

08004040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004054:	2302      	movs	r3, #2
 8004056:	e046      	b.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a16      	ldr	r2, [pc, #88]	; (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a4:	d009      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a12      	ldr	r2, [pc, #72]	; (80040f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a10      	ldr	r2, [pc, #64]	; (80040f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d10c      	bne.n	80040d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	40000400 	.word	0x40000400
 80040f8:	40000800 	.word	0x40000800

080040fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	bc80      	pop	{r7}
 800410c:	4770      	bx	lr

0800410e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800410e:	b480      	push	{r7}
 8004110:	b083      	sub	sp, #12
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr

08004120 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e042      	b.n	80041b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7fd fed2 	bl	8001ef0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2224      	movs	r2, #36	; 0x24
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004162:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f91d 	bl	80043a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004178:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004188:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68da      	ldr	r2, [r3, #12]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004198:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3708      	adds	r7, #8
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08a      	sub	sp, #40	; 0x28
 80041c4:	af02      	add	r7, sp, #8
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	603b      	str	r3, [r7, #0]
 80041cc:	4613      	mov	r3, r2
 80041ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b20      	cmp	r3, #32
 80041de:	d16d      	bne.n	80042bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d002      	beq.n	80041ec <HAL_UART_Transmit+0x2c>
 80041e6:	88fb      	ldrh	r3, [r7, #6]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e066      	b.n	80042be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2221      	movs	r2, #33	; 0x21
 80041fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041fe:	f7fd ff11 	bl	8002024 <HAL_GetTick>
 8004202:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	88fa      	ldrh	r2, [r7, #6]
 8004208:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	88fa      	ldrh	r2, [r7, #6]
 800420e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004218:	d108      	bne.n	800422c <HAL_UART_Transmit+0x6c>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d104      	bne.n	800422c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004222:	2300      	movs	r3, #0
 8004224:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	e003      	b.n	8004234 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004230:	2300      	movs	r3, #0
 8004232:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004234:	e02a      	b.n	800428c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	2200      	movs	r2, #0
 800423e:	2180      	movs	r1, #128	; 0x80
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 f840 	bl	80042c6 <UART_WaitOnFlagUntilTimeout>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e036      	b.n	80042be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10b      	bne.n	800426e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004264:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	3302      	adds	r3, #2
 800426a:	61bb      	str	r3, [r7, #24]
 800426c:	e007      	b.n	800427e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	781a      	ldrb	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	3301      	adds	r3, #1
 800427c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1cf      	bne.n	8004236 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2200      	movs	r2, #0
 800429e:	2140      	movs	r1, #64	; 0x40
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 f810 	bl	80042c6 <UART_WaitOnFlagUntilTimeout>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e006      	b.n	80042be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e000      	b.n	80042be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80042bc:	2302      	movs	r3, #2
  }
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3720      	adds	r7, #32
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b090      	sub	sp, #64	; 0x40
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	60f8      	str	r0, [r7, #12]
 80042ce:	60b9      	str	r1, [r7, #8]
 80042d0:	603b      	str	r3, [r7, #0]
 80042d2:	4613      	mov	r3, r2
 80042d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042d6:	e050      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042de:	d04c      	beq.n	800437a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d007      	beq.n	80042f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80042e6:	f7fd fe9d 	bl	8002024 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d241      	bcs.n	800437a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	330c      	adds	r3, #12
 80042fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004300:	e853 3f00 	ldrex	r3, [r3]
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800430c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	330c      	adds	r3, #12
 8004314:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004316:	637a      	str	r2, [r7, #52]	; 0x34
 8004318:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800431c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800431e:	e841 2300 	strex	r3, r2, [r1]
 8004322:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1e5      	bne.n	80042f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3314      	adds	r3, #20
 8004330:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	e853 3f00 	ldrex	r3, [r3]
 8004338:	613b      	str	r3, [r7, #16]
   return(result);
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	63bb      	str	r3, [r7, #56]	; 0x38
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	3314      	adds	r3, #20
 8004348:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800434a:	623a      	str	r2, [r7, #32]
 800434c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434e:	69f9      	ldr	r1, [r7, #28]
 8004350:	6a3a      	ldr	r2, [r7, #32]
 8004352:	e841 2300 	strex	r3, r2, [r1]
 8004356:	61bb      	str	r3, [r7, #24]
   return(result);
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1e5      	bne.n	800432a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2220      	movs	r2, #32
 8004362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2220      	movs	r2, #32
 800436a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e00f      	b.n	800439a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4013      	ands	r3, r2
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	429a      	cmp	r2, r3
 8004388:	bf0c      	ite	eq
 800438a:	2301      	moveq	r3, #1
 800438c:	2300      	movne	r3, #0
 800438e:	b2db      	uxtb	r3, r3
 8004390:	461a      	mov	r2, r3
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	429a      	cmp	r2, r3
 8004396:	d09f      	beq.n	80042d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3740      	adds	r7, #64	; 0x40
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
	...

080043a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80043de:	f023 030c 	bic.w	r3, r3, #12
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	68b9      	ldr	r1, [r7, #8]
 80043e8:	430b      	orrs	r3, r1
 80043ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a2c      	ldr	r2, [pc, #176]	; (80044b8 <UART_SetConfig+0x114>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d103      	bne.n	8004414 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800440c:	f7fe fca0 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	e002      	b.n	800441a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004414:	f7fe fc88 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004418:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	009a      	lsls	r2, r3, #2
 8004424:	441a      	add	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	4a22      	ldr	r2, [pc, #136]	; (80044bc <UART_SetConfig+0x118>)
 8004432:	fba2 2303 	umull	r2, r3, r2, r3
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	0119      	lsls	r1, r3, #4
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	009a      	lsls	r2, r3, #2
 8004444:	441a      	add	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004450:	4b1a      	ldr	r3, [pc, #104]	; (80044bc <UART_SetConfig+0x118>)
 8004452:	fba3 0302 	umull	r0, r3, r3, r2
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	2064      	movs	r0, #100	; 0x64
 800445a:	fb00 f303 	mul.w	r3, r0, r3
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	3332      	adds	r3, #50	; 0x32
 8004464:	4a15      	ldr	r2, [pc, #84]	; (80044bc <UART_SetConfig+0x118>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	095b      	lsrs	r3, r3, #5
 800446c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004470:	4419      	add	r1, r3
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	4613      	mov	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	009a      	lsls	r2, r3, #2
 800447c:	441a      	add	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	fbb2 f2f3 	udiv	r2, r2, r3
 8004488:	4b0c      	ldr	r3, [pc, #48]	; (80044bc <UART_SetConfig+0x118>)
 800448a:	fba3 0302 	umull	r0, r3, r3, r2
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	2064      	movs	r0, #100	; 0x64
 8004492:	fb00 f303 	mul.w	r3, r0, r3
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	3332      	adds	r3, #50	; 0x32
 800449c:	4a07      	ldr	r2, [pc, #28]	; (80044bc <UART_SetConfig+0x118>)
 800449e:	fba2 2303 	umull	r2, r3, r2, r3
 80044a2:	095b      	lsrs	r3, r3, #5
 80044a4:	f003 020f 	and.w	r2, r3, #15
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	440a      	add	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80044b0:	bf00      	nop
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40013800 	.word	0x40013800
 80044bc:	51eb851f 	.word	0x51eb851f

080044c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80044ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044d2:	2b84      	cmp	r3, #132	; 0x84
 80044d4:	d005      	beq.n	80044e2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80044d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	3303      	adds	r3, #3
 80044e0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80044e2:	68fb      	ldr	r3, [r7, #12]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr

080044ee <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044f4:	f3ef 8305 	mrs	r3, IPSR
 80044f8:	607b      	str	r3, [r7, #4]
  return(result);
 80044fa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	bf14      	ite	ne
 8004500:	2301      	movne	r3, #1
 8004502:	2300      	moveq	r3, #0
 8004504:	b2db      	uxtb	r3, r3
}
 8004506:	4618      	mov	r0, r3
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr

08004510 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004514:	f001 f91e 	bl	8005754 <vTaskStartScheduler>
  
  return osOK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	bd80      	pop	{r7, pc}

0800451e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800451e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004520:	b089      	sub	sp, #36	; 0x24
 8004522:	af04      	add	r7, sp, #16
 8004524:	6078      	str	r0, [r7, #4]
 8004526:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d020      	beq.n	8004572 <osThreadCreate+0x54>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01c      	beq.n	8004572 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685c      	ldr	r4, [r3, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691e      	ldr	r6, [r3, #16]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ffb8 	bl	80044c0 <makeFreeRtosPriority>
 8004550:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800455a:	9202      	str	r2, [sp, #8]
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	9100      	str	r1, [sp, #0]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	4632      	mov	r2, r6
 8004564:	4629      	mov	r1, r5
 8004566:	4620      	mov	r0, r4
 8004568:	f000 ff1b 	bl	80053a2 <xTaskCreateStatic>
 800456c:	4603      	mov	r3, r0
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	e01c      	b.n	80045ac <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685c      	ldr	r4, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800457e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff ff9a 	bl	80044c0 <makeFreeRtosPriority>
 800458c:	4602      	mov	r2, r0
 800458e:	f107 030c 	add.w	r3, r7, #12
 8004592:	9301      	str	r3, [sp, #4]
 8004594:	9200      	str	r2, [sp, #0]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	4632      	mov	r2, r6
 800459a:	4629      	mov	r1, r5
 800459c:	4620      	mov	r0, r4
 800459e:	f000 ff5c 	bl	800545a <xTaskCreate>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d001      	beq.n	80045ac <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80045a8:	2300      	movs	r3, #0
 80045aa:	e000      	b.n	80045ae <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80045ac:	68fb      	ldr	r3, [r7, #12]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045b6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b084      	sub	sp, #16
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <osDelay+0x16>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	e000      	b.n	80045ce <osDelay+0x18>
 80045cc:	2301      	movs	r3, #1
 80045ce:	4618      	mov	r0, r3
 80045d0:	f001 f88c 	bl	80056ec <vTaskDelay>
  
  return osOK;
 80045d4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80045de:	b580      	push	{r7, lr}
 80045e0:	b086      	sub	sp, #24
 80045e2:	af02      	add	r7, sp, #8
 80045e4:	6078      	str	r0, [r7, #4]
 80045e6:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00f      	beq.n	8004610 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d10a      	bne.n	800460c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2203      	movs	r2, #3
 80045fc:	9200      	str	r2, [sp, #0]
 80045fe:	2200      	movs	r2, #0
 8004600:	2100      	movs	r1, #0
 8004602:	2001      	movs	r0, #1
 8004604:	f000 f9ba 	bl	800497c <xQueueGenericCreateStatic>
 8004608:	4603      	mov	r3, r0
 800460a:	e016      	b.n	800463a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800460c:	2300      	movs	r3, #0
 800460e:	e014      	b.n	800463a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d110      	bne.n	8004638 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8004616:	2203      	movs	r2, #3
 8004618:	2100      	movs	r1, #0
 800461a:	2001      	movs	r0, #1
 800461c:	f000 fa25 	bl	8004a6a <xQueueGenericCreate>
 8004620:	60f8      	str	r0, [r7, #12]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <osSemaphoreCreate+0x56>
 8004628:	2300      	movs	r3, #0
 800462a:	2200      	movs	r2, #0
 800462c:	2100      	movs	r1, #0
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 fa78 	bl	8004b24 <xQueueGenericSend>
      return sema;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	e000      	b.n	800463a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8004638:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800464e:	2300      	movs	r3, #0
 8004650:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8004658:	2380      	movs	r3, #128	; 0x80
 800465a:	e03a      	b.n	80046d2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004666:	d103      	bne.n	8004670 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8004668:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	e009      	b.n	8004684 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d006      	beq.n	8004684 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <osSemaphoreWait+0x40>
      ticks = 1;
 8004680:	2301      	movs	r3, #1
 8004682:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004684:	f7ff ff33 	bl	80044ee <inHandlerMode>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d017      	beq.n	80046be <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800468e:	f107 0308 	add.w	r3, r7, #8
 8004692:	461a      	mov	r2, r3
 8004694:	2100      	movs	r1, #0
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fcdc 	bl	8005054 <xQueueReceiveFromISR>
 800469c:	4603      	mov	r3, r0
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d001      	beq.n	80046a6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80046a2:	23ff      	movs	r3, #255	; 0xff
 80046a4:	e015      	b.n	80046d2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d011      	beq.n	80046d0 <osSemaphoreWait+0x8c>
 80046ac:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <osSemaphoreWait+0x98>)
 80046ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	f3bf 8f6f 	isb	sy
 80046bc:	e008      	b.n	80046d0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80046be:	68f9      	ldr	r1, [r7, #12]
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 fbbb 	bl	8004e3c <xQueueSemaphoreTake>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d001      	beq.n	80046d0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80046cc:	23ff      	movs	r3, #255	; 0xff
 80046ce:	e000      	b.n	80046d2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	e000ed04 	.word	0xe000ed04

080046e0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80046ec:	2300      	movs	r3, #0
 80046ee:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80046f0:	f7ff fefd 	bl	80044ee <inHandlerMode>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80046fa:	f107 0308 	add.w	r3, r7, #8
 80046fe:	4619      	mov	r1, r3
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 fb0d 	bl	8004d20 <xQueueGiveFromISR>
 8004706:	4603      	mov	r3, r0
 8004708:	2b01      	cmp	r3, #1
 800470a:	d001      	beq.n	8004710 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800470c:	23ff      	movs	r3, #255	; 0xff
 800470e:	e017      	b.n	8004740 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d013      	beq.n	800473e <osSemaphoreRelease+0x5e>
 8004716:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <osSemaphoreRelease+0x68>)
 8004718:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	e00a      	b.n	800473e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8004728:	2300      	movs	r3, #0
 800472a:	2200      	movs	r2, #0
 800472c:	2100      	movs	r1, #0
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f9f8 	bl	8004b24 <xQueueGenericSend>
 8004734:	4603      	mov	r3, r0
 8004736:	2b01      	cmp	r3, #1
 8004738:	d001      	beq.n	800473e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800473a:	23ff      	movs	r3, #255	; 0xff
 800473c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800473e:	68fb      	ldr	r3, [r7, #12]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	e000ed04 	.word	0xe000ed04

0800474c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f103 0208 	add.w	r2, r3, #8
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004764:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f103 0208 	add.w	r2, r3, #8
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f103 0208 	add.w	r2, r3, #8
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr

0800478a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr

080047a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047a2:	b480      	push	{r7}
 80047a4:	b085      	sub	sp, #20
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
 80047aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	601a      	str	r2, [r3, #0]
}
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047fe:	d103      	bne.n	8004808 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	e00c      	b.n	8004822 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	3308      	adds	r3, #8
 800480c:	60fb      	str	r3, [r7, #12]
 800480e:	e002      	b.n	8004816 <vListInsert+0x2e>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	60fb      	str	r3, [r7, #12]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	429a      	cmp	r2, r3
 8004820:	d2f6      	bcs.n	8004810 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	1c5a      	adds	r2, r3, #1
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	601a      	str	r2, [r3, #0]
}
 800484e:	bf00      	nop
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6892      	ldr	r2, [r2, #8]
 800486e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	6852      	ldr	r2, [r2, #4]
 8004878:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	429a      	cmp	r2, r3
 8004882:	d103      	bne.n	800488c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	1e5a      	subs	r2, r3, #1
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr
	...

080048ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10a      	bne.n	80048d6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c4:	f383 8811 	msr	BASEPRI, r3
 80048c8:	f3bf 8f6f 	isb	sy
 80048cc:	f3bf 8f4f 	dsb	sy
 80048d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048d2:	bf00      	nop
 80048d4:	e7fe      	b.n	80048d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048d6:	f001 fec9 	bl	800666c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e2:	68f9      	ldr	r1, [r7, #12]
 80048e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80048e6:	fb01 f303 	mul.w	r3, r1, r3
 80048ea:	441a      	add	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004906:	3b01      	subs	r3, #1
 8004908:	68f9      	ldr	r1, [r7, #12]
 800490a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800490c:	fb01 f303 	mul.w	r3, r1, r3
 8004910:	441a      	add	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	22ff      	movs	r2, #255	; 0xff
 800491a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	22ff      	movs	r2, #255	; 0xff
 8004922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d114      	bne.n	8004956 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d01a      	beq.n	800496a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	3310      	adds	r3, #16
 8004938:	4618      	mov	r0, r3
 800493a:	f001 f989 	bl	8005c50 <xTaskRemoveFromEventList>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d012      	beq.n	800496a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004944:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <xQueueGenericReset+0xcc>)
 8004946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	f3bf 8f6f 	isb	sy
 8004954:	e009      	b.n	800496a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3310      	adds	r3, #16
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fef6 	bl	800474c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	3324      	adds	r3, #36	; 0x24
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff fef1 	bl	800474c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800496a:	f001 feaf 	bl	80066cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	e000ed04 	.word	0xe000ed04

0800497c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800497c:	b580      	push	{r7, lr}
 800497e:	b08e      	sub	sp, #56	; 0x38
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10a      	bne.n	80049a6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049a2:	bf00      	nop
 80049a4:	e7fe      	b.n	80049a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10a      	bne.n	80049c2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80049be:	bf00      	nop
 80049c0:	e7fe      	b.n	80049c0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <xQueueGenericCreateStatic+0x52>
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <xQueueGenericCreateStatic+0x56>
 80049ce:	2301      	movs	r3, #1
 80049d0:	e000      	b.n	80049d4 <xQueueGenericCreateStatic+0x58>
 80049d2:	2300      	movs	r3, #0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10a      	bne.n	80049ee <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80049d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049dc:	f383 8811 	msr	BASEPRI, r3
 80049e0:	f3bf 8f6f 	isb	sy
 80049e4:	f3bf 8f4f 	dsb	sy
 80049e8:	623b      	str	r3, [r7, #32]
}
 80049ea:	bf00      	nop
 80049ec:	e7fe      	b.n	80049ec <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d102      	bne.n	80049fa <xQueueGenericCreateStatic+0x7e>
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <xQueueGenericCreateStatic+0x82>
 80049fa:	2301      	movs	r3, #1
 80049fc:	e000      	b.n	8004a00 <xQueueGenericCreateStatic+0x84>
 80049fe:	2300      	movs	r3, #0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d10a      	bne.n	8004a1a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a08:	f383 8811 	msr	BASEPRI, r3
 8004a0c:	f3bf 8f6f 	isb	sy
 8004a10:	f3bf 8f4f 	dsb	sy
 8004a14:	61fb      	str	r3, [r7, #28]
}
 8004a16:	bf00      	nop
 8004a18:	e7fe      	b.n	8004a18 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a1a:	2348      	movs	r3, #72	; 0x48
 8004a1c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	2b48      	cmp	r3, #72	; 0x48
 8004a22:	d00a      	beq.n	8004a3a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	61bb      	str	r3, [r7, #24]
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00d      	beq.n	8004a60 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a4c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a52:	9300      	str	r3, [sp, #0]
 8004a54:	4613      	mov	r3, r2
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	68b9      	ldr	r1, [r7, #8]
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f000 f843 	bl	8004ae6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3730      	adds	r7, #48	; 0x30
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b08a      	sub	sp, #40	; 0x28
 8004a6e:	af02      	add	r7, sp, #8
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	4613      	mov	r3, r2
 8004a76:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10a      	bne.n	8004a94 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a82:	f383 8811 	msr	BASEPRI, r3
 8004a86:	f3bf 8f6f 	isb	sy
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	613b      	str	r3, [r7, #16]
}
 8004a90:	bf00      	nop
 8004a92:	e7fe      	b.n	8004a92 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d102      	bne.n	8004aa0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
 8004a9e:	e004      	b.n	8004aaa <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	fb02 f303 	mul.w	r3, r2, r3
 8004aa8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	3348      	adds	r3, #72	; 0x48
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 fedc 	bl	800686c <pvPortMalloc>
 8004ab4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00f      	beq.n	8004adc <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	3348      	adds	r3, #72	; 0x48
 8004ac0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004aca:	79fa      	ldrb	r2, [r7, #7]
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f000 f805 	bl	8004ae6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004adc:	69bb      	ldr	r3, [r7, #24]
	}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b084      	sub	sp, #16
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	607a      	str	r2, [r7, #4]
 8004af2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d103      	bne.n	8004b02 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	e002      	b.n	8004b08 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b14:	2101      	movs	r1, #1
 8004b16:	69b8      	ldr	r0, [r7, #24]
 8004b18:	f7ff fec8 	bl	80048ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08e      	sub	sp, #56	; 0x38
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b32:	2300      	movs	r3, #0
 8004b34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10a      	bne.n	8004b56 <xQueueGenericSend+0x32>
	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b52:	bf00      	nop
 8004b54:	e7fe      	b.n	8004b54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d103      	bne.n	8004b64 <xQueueGenericSend+0x40>
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <xQueueGenericSend+0x44>
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <xQueueGenericSend+0x46>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10a      	bne.n	8004b84 <xQueueGenericSend+0x60>
	__asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b80:	bf00      	nop
 8004b82:	e7fe      	b.n	8004b82 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d103      	bne.n	8004b92 <xQueueGenericSend+0x6e>
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d101      	bne.n	8004b96 <xQueueGenericSend+0x72>
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <xQueueGenericSend+0x74>
 8004b96:	2300      	movs	r3, #0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10a      	bne.n	8004bb2 <xQueueGenericSend+0x8e>
	__asm volatile
 8004b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba0:	f383 8811 	msr	BASEPRI, r3
 8004ba4:	f3bf 8f6f 	isb	sy
 8004ba8:	f3bf 8f4f 	dsb	sy
 8004bac:	623b      	str	r3, [r7, #32]
}
 8004bae:	bf00      	nop
 8004bb0:	e7fe      	b.n	8004bb0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bb2:	f001 fa13 	bl	8005fdc <xTaskGetSchedulerState>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d102      	bne.n	8004bc2 <xQueueGenericSend+0x9e>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <xQueueGenericSend+0xa2>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e000      	b.n	8004bc8 <xQueueGenericSend+0xa4>
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10a      	bne.n	8004be2 <xQueueGenericSend+0xbe>
	__asm volatile
 8004bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	61fb      	str	r3, [r7, #28]
}
 8004bde:	bf00      	nop
 8004be0:	e7fe      	b.n	8004be0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004be2:	f001 fd43 	bl	800666c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <xQueueGenericSend+0xd4>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d129      	bne.n	8004c4c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bfe:	f000 fac0 	bl	8005182 <prvCopyDataToQueue>
 8004c02:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d010      	beq.n	8004c2e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c0e:	3324      	adds	r3, #36	; 0x24
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 f81d 	bl	8005c50 <xTaskRemoveFromEventList>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d013      	beq.n	8004c44 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c1c:	4b3f      	ldr	r3, [pc, #252]	; (8004d1c <xQueueGenericSend+0x1f8>)
 8004c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	f3bf 8f4f 	dsb	sy
 8004c28:	f3bf 8f6f 	isb	sy
 8004c2c:	e00a      	b.n	8004c44 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d007      	beq.n	8004c44 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004c34:	4b39      	ldr	r3, [pc, #228]	; (8004d1c <xQueueGenericSend+0x1f8>)
 8004c36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004c44:	f001 fd42 	bl	80066cc <vPortExitCritical>
				return pdPASS;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e063      	b.n	8004d14 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d103      	bne.n	8004c5a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c52:	f001 fd3b 	bl	80066cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	e05c      	b.n	8004d14 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d106      	bne.n	8004c6e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4618      	mov	r0, r3
 8004c66:	f001 f855 	bl	8005d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c6e:	f001 fd2d 	bl	80066cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c72:	f000 fdd9 	bl	8005828 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c76:	f001 fcf9 	bl	800666c <vPortEnterCritical>
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c80:	b25b      	sxtb	r3, r3
 8004c82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c86:	d103      	bne.n	8004c90 <xQueueGenericSend+0x16c>
 8004c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c96:	b25b      	sxtb	r3, r3
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c9c:	d103      	bne.n	8004ca6 <xQueueGenericSend+0x182>
 8004c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ca6:	f001 fd11 	bl	80066cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004caa:	1d3a      	adds	r2, r7, #4
 8004cac:	f107 0314 	add.w	r3, r7, #20
 8004cb0:	4611      	mov	r1, r2
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f001 f844 	bl	8005d40 <xTaskCheckForTimeOut>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d124      	bne.n	8004d08 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004cbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cc0:	f000 fb57 	bl	8005372 <prvIsQueueFull>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d018      	beq.n	8004cfc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ccc:	3310      	adds	r3, #16
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	4611      	mov	r1, r2
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 ff98 	bl	8005c08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004cd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cda:	f000 fae2 	bl	80052a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004cde:	f000 fdb1 	bl	8005844 <xTaskResumeAll>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f47f af7c 	bne.w	8004be2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004cea:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <xQueueGenericSend+0x1f8>)
 8004cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	f3bf 8f4f 	dsb	sy
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	e772      	b.n	8004be2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004cfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cfe:	f000 fad0 	bl	80052a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d02:	f000 fd9f 	bl	8005844 <xTaskResumeAll>
 8004d06:	e76c      	b.n	8004be2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d0a:	f000 faca 	bl	80052a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d0e:	f000 fd99 	bl	8005844 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d12:	2300      	movs	r3, #0
		}
	}
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3738      	adds	r7, #56	; 0x38
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	e000ed04 	.word	0xe000ed04

08004d20 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08e      	sub	sp, #56	; 0x38
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10a      	bne.n	8004d4a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	623b      	str	r3, [r7, #32]
}
 8004d46:	bf00      	nop
 8004d48:	e7fe      	b.n	8004d48 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <xQueueGiveFromISR+0x48>
	__asm volatile
 8004d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d56:	f383 8811 	msr	BASEPRI, r3
 8004d5a:	f3bf 8f6f 	isb	sy
 8004d5e:	f3bf 8f4f 	dsb	sy
 8004d62:	61fb      	str	r3, [r7, #28]
}
 8004d64:	bf00      	nop
 8004d66:	e7fe      	b.n	8004d66 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8004d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d103      	bne.n	8004d78 <xQueueGiveFromISR+0x58>
 8004d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <xQueueGiveFromISR+0x5c>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e000      	b.n	8004d7e <xQueueGiveFromISR+0x5e>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10a      	bne.n	8004d98 <xQueueGiveFromISR+0x78>
	__asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	61bb      	str	r3, [r7, #24]
}
 8004d94:	bf00      	nop
 8004d96:	e7fe      	b.n	8004d96 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d98:	f001 fd2a 	bl	80067f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d9c:	f3ef 8211 	mrs	r2, BASEPRI
 8004da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da4:	f383 8811 	msr	BASEPRI, r3
 8004da8:	f3bf 8f6f 	isb	sy
 8004dac:	f3bf 8f4f 	dsb	sy
 8004db0:	617a      	str	r2, [r7, #20]
 8004db2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004db4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004db6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d22b      	bcs.n	8004e20 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd4:	1c5a      	adds	r2, r3, #1
 8004dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004dda:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004dde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004de2:	d112      	bne.n	8004e0a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d016      	beq.n	8004e1a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dee:	3324      	adds	r3, #36	; 0x24
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 ff2d 	bl	8005c50 <xTaskRemoveFromEventList>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00e      	beq.n	8004e1a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00b      	beq.n	8004e1a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2201      	movs	r2, #1
 8004e06:	601a      	str	r2, [r3, #0]
 8004e08:	e007      	b.n	8004e1a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e0e:	3301      	adds	r3, #1
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	b25a      	sxtb	r2, r3
 8004e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e1e:	e001      	b.n	8004e24 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	637b      	str	r3, [r7, #52]	; 0x34
 8004e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e26:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004e2e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3738      	adds	r7, #56	; 0x38
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08e      	sub	sp, #56	; 0x38
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e46:	2300      	movs	r3, #0
 8004e48:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10a      	bne.n	8004e6e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5c:	f383 8811 	msr	BASEPRI, r3
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	f3bf 8f4f 	dsb	sy
 8004e68:	623b      	str	r3, [r7, #32]
}
 8004e6a:	bf00      	nop
 8004e6c:	e7fe      	b.n	8004e6c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00a      	beq.n	8004e8c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	61fb      	str	r3, [r7, #28]
}
 8004e88:	bf00      	nop
 8004e8a:	e7fe      	b.n	8004e8a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e8c:	f001 f8a6 	bl	8005fdc <xTaskGetSchedulerState>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d102      	bne.n	8004e9c <xQueueSemaphoreTake+0x60>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <xQueueSemaphoreTake+0x64>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <xQueueSemaphoreTake+0x66>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10a      	bne.n	8004ebc <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	61bb      	str	r3, [r7, #24]
}
 8004eb8:	bf00      	nop
 8004eba:	e7fe      	b.n	8004eba <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ebc:	f001 fbd6 	bl	800666c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d024      	beq.n	8004f16 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ece:	1e5a      	subs	r2, r3, #1
 8004ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d104      	bne.n	8004ee6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004edc:	f001 fa48 	bl	8006370 <pvTaskIncrementMutexHeldCount>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee4:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00f      	beq.n	8004f0e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	3310      	adds	r3, #16
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 feac 	bl	8005c50 <xTaskRemoveFromEventList>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d007      	beq.n	8004f0e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004efe:	4b54      	ldr	r3, [pc, #336]	; (8005050 <xQueueSemaphoreTake+0x214>)
 8004f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f04:	601a      	str	r2, [r3, #0]
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004f0e:	f001 fbdd 	bl	80066cc <vPortExitCritical>
				return pdPASS;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e097      	b.n	8005046 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d111      	bne.n	8004f40 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	617b      	str	r3, [r7, #20]
}
 8004f34:	bf00      	nop
 8004f36:	e7fe      	b.n	8004f36 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004f38:	f001 fbc8 	bl	80066cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e082      	b.n	8005046 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f46:	f107 030c 	add.w	r3, r7, #12
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fee2 	bl	8005d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f50:	2301      	movs	r3, #1
 8004f52:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f54:	f001 fbba 	bl	80066cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f58:	f000 fc66 	bl	8005828 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f5c:	f001 fb86 	bl	800666c <vPortEnterCritical>
 8004f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f66:	b25b      	sxtb	r3, r3
 8004f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f6c:	d103      	bne.n	8004f76 <xQueueSemaphoreTake+0x13a>
 8004f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f7c:	b25b      	sxtb	r3, r3
 8004f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f82:	d103      	bne.n	8004f8c <xQueueSemaphoreTake+0x150>
 8004f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f8c:	f001 fb9e 	bl	80066cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f90:	463a      	mov	r2, r7
 8004f92:	f107 030c 	add.w	r3, r7, #12
 8004f96:	4611      	mov	r1, r2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f000 fed1 	bl	8005d40 <xTaskCheckForTimeOut>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d132      	bne.n	800500a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fa4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fa6:	f000 f9ce 	bl	8005346 <prvIsQueueEmpty>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d026      	beq.n	8004ffe <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d109      	bne.n	8004fcc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004fb8:	f001 fb58 	bl	800666c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f001 f829 	bl	8006018 <xTaskPriorityInherit>
 8004fc6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004fc8:	f001 fb80 	bl	80066cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	3324      	adds	r3, #36	; 0x24
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fe17 	bl	8005c08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004fda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fdc:	f000 f961 	bl	80052a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004fe0:	f000 fc30 	bl	8005844 <xTaskResumeAll>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f47f af68 	bne.w	8004ebc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004fec:	4b18      	ldr	r3, [pc, #96]	; (8005050 <xQueueSemaphoreTake+0x214>)
 8004fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	e75e      	b.n	8004ebc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004ffe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005000:	f000 f94f 	bl	80052a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005004:	f000 fc1e 	bl	8005844 <xTaskResumeAll>
 8005008:	e758      	b.n	8004ebc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800500a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800500c:	f000 f949 	bl	80052a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005010:	f000 fc18 	bl	8005844 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005014:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005016:	f000 f996 	bl	8005346 <prvIsQueueEmpty>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	f43f af4d 	beq.w	8004ebc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00d      	beq.n	8005044 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005028:	f001 fb20 	bl	800666c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800502c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800502e:	f000 f891 	bl	8005154 <prvGetDisinheritPriorityAfterTimeout>
 8005032:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800503a:	4618      	mov	r0, r3
 800503c:	f001 f8f8 	bl	8006230 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005040:	f001 fb44 	bl	80066cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005044:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005046:	4618      	mov	r0, r3
 8005048:	3738      	adds	r7, #56	; 0x38
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	e000ed04 	.word	0xe000ed04

08005054 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b08e      	sub	sp, #56	; 0x38
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10a      	bne.n	8005080 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800506a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506e:	f383 8811 	msr	BASEPRI, r3
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	623b      	str	r3, [r7, #32]
}
 800507c:	bf00      	nop
 800507e:	e7fe      	b.n	800507e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d103      	bne.n	800508e <xQueueReceiveFromISR+0x3a>
 8005086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <xQueueReceiveFromISR+0x3e>
 800508e:	2301      	movs	r3, #1
 8005090:	e000      	b.n	8005094 <xQueueReceiveFromISR+0x40>
 8005092:	2300      	movs	r3, #0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10a      	bne.n	80050ae <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509c:	f383 8811 	msr	BASEPRI, r3
 80050a0:	f3bf 8f6f 	isb	sy
 80050a4:	f3bf 8f4f 	dsb	sy
 80050a8:	61fb      	str	r3, [r7, #28]
}
 80050aa:	bf00      	nop
 80050ac:	e7fe      	b.n	80050ac <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050ae:	f001 fb9f 	bl	80067f0 <vPortValidateInterruptPriority>
	__asm volatile
 80050b2:	f3ef 8211 	mrs	r2, BASEPRI
 80050b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	61ba      	str	r2, [r7, #24]
 80050c8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80050ca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d02f      	beq.n	800513a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80050da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050e4:	68b9      	ldr	r1, [r7, #8]
 80050e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050e8:	f000 f8b5 	bl	8005256 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ee:	1e5a      	subs	r2, r3, #1
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80050f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80050f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050fc:	d112      	bne.n	8005124 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d016      	beq.n	8005134 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005108:	3310      	adds	r3, #16
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fda0 	bl	8005c50 <xTaskRemoveFromEventList>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00e      	beq.n	8005134 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00b      	beq.n	8005134 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	e007      	b.n	8005134 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005128:	3301      	adds	r3, #1
 800512a:	b2db      	uxtb	r3, r3
 800512c:	b25a      	sxtb	r2, r3
 800512e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005134:	2301      	movs	r3, #1
 8005136:	637b      	str	r3, [r7, #52]	; 0x34
 8005138:	e001      	b.n	800513e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800513a:	2300      	movs	r3, #0
 800513c:	637b      	str	r3, [r7, #52]	; 0x34
 800513e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005140:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f383 8811 	msr	BASEPRI, r3
}
 8005148:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800514a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800514c:	4618      	mov	r0, r3
 800514e:	3738      	adds	r7, #56	; 0x38
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005160:	2b00      	cmp	r3, #0
 8005162:	d006      	beq.n	8005172 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f1c3 0307 	rsb	r3, r3, #7
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	e001      	b.n	8005176 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005172:	2300      	movs	r3, #0
 8005174:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005176:	68fb      	ldr	r3, [r7, #12]
	}
 8005178:	4618      	mov	r0, r3
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b086      	sub	sp, #24
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800518e:	2300      	movs	r3, #0
 8005190:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005196:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10d      	bne.n	80051bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d14d      	bne.n	8005244 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 ffb9 	bl	8006124 <xTaskPriorityDisinherit>
 80051b2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	e043      	b.n	8005244 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d119      	bne.n	80051f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6898      	ldr	r0, [r3, #8]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ca:	461a      	mov	r2, r3
 80051cc:	68b9      	ldr	r1, [r7, #8]
 80051ce:	f001 fda9 	bl	8006d24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	441a      	add	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	689a      	ldr	r2, [r3, #8]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d32b      	bcc.n	8005244 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	609a      	str	r2, [r3, #8]
 80051f4:	e026      	b.n	8005244 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	68d8      	ldr	r0, [r3, #12]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	461a      	mov	r2, r3
 8005200:	68b9      	ldr	r1, [r7, #8]
 8005202:	f001 fd8f 	bl	8006d24 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	425b      	negs	r3, r3
 8005210:	441a      	add	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d207      	bcs.n	8005232 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	425b      	negs	r3, r3
 800522c:	441a      	add	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b02      	cmp	r3, #2
 8005236:	d105      	bne.n	8005244 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	3b01      	subs	r3, #1
 8005242:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800524c:	697b      	ldr	r3, [r7, #20]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b082      	sub	sp, #8
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d018      	beq.n	800529a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68da      	ldr	r2, [r3, #12]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005270:	441a      	add	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68da      	ldr	r2, [r3, #12]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	429a      	cmp	r2, r3
 8005280:	d303      	bcc.n	800528a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68d9      	ldr	r1, [r3, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	461a      	mov	r2, r3
 8005294:	6838      	ldr	r0, [r7, #0]
 8005296:	f001 fd45 	bl	8006d24 <memcpy>
	}
}
 800529a:	bf00      	nop
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80052aa:	f001 f9df 	bl	800666c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052b6:	e011      	b.n	80052dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d012      	beq.n	80052e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3324      	adds	r3, #36	; 0x24
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 fcc3 	bl	8005c50 <xTaskRemoveFromEventList>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80052d0:	f000 fd98 	bl	8005e04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	dce9      	bgt.n	80052b8 <prvUnlockQueue+0x16>
 80052e4:	e000      	b.n	80052e8 <prvUnlockQueue+0x46>
					break;
 80052e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	22ff      	movs	r2, #255	; 0xff
 80052ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80052f0:	f001 f9ec 	bl	80066cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80052f4:	f001 f9ba 	bl	800666c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005300:	e011      	b.n	8005326 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d012      	beq.n	8005330 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3310      	adds	r3, #16
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fc9e 	bl	8005c50 <xTaskRemoveFromEventList>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800531a:	f000 fd73 	bl	8005e04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800531e:	7bbb      	ldrb	r3, [r7, #14]
 8005320:	3b01      	subs	r3, #1
 8005322:	b2db      	uxtb	r3, r3
 8005324:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005326:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800532a:	2b00      	cmp	r3, #0
 800532c:	dce9      	bgt.n	8005302 <prvUnlockQueue+0x60>
 800532e:	e000      	b.n	8005332 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005330:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	22ff      	movs	r2, #255	; 0xff
 8005336:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800533a:	f001 f9c7 	bl	80066cc <vPortExitCritical>
}
 800533e:	bf00      	nop
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b084      	sub	sp, #16
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800534e:	f001 f98d 	bl	800666c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005356:	2b00      	cmp	r3, #0
 8005358:	d102      	bne.n	8005360 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800535a:	2301      	movs	r3, #1
 800535c:	60fb      	str	r3, [r7, #12]
 800535e:	e001      	b.n	8005364 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005360:	2300      	movs	r3, #0
 8005362:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005364:	f001 f9b2 	bl	80066cc <vPortExitCritical>

	return xReturn;
 8005368:	68fb      	ldr	r3, [r7, #12]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800537a:	f001 f977 	bl	800666c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005386:	429a      	cmp	r2, r3
 8005388:	d102      	bne.n	8005390 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800538a:	2301      	movs	r3, #1
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	e001      	b.n	8005394 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005390:	2300      	movs	r3, #0
 8005392:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005394:	f001 f99a 	bl	80066cc <vPortExitCritical>

	return xReturn;
 8005398:	68fb      	ldr	r3, [r7, #12]
}
 800539a:	4618      	mov	r0, r3
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b08e      	sub	sp, #56	; 0x38
 80053a6:	af04      	add	r7, sp, #16
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	607a      	str	r2, [r7, #4]
 80053ae:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80053b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <xTaskCreateStatic+0x2a>
	__asm volatile
 80053b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	623b      	str	r3, [r7, #32]
}
 80053c8:	bf00      	nop
 80053ca:	e7fe      	b.n	80053ca <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80053cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10a      	bne.n	80053e8 <xTaskCreateStatic+0x46>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	61fb      	str	r3, [r7, #28]
}
 80053e4:	bf00      	nop
 80053e6:	e7fe      	b.n	80053e6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80053e8:	23a4      	movs	r3, #164	; 0xa4
 80053ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	2ba4      	cmp	r3, #164	; 0xa4
 80053f0:	d00a      	beq.n	8005408 <xTaskCreateStatic+0x66>
	__asm volatile
 80053f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f6:	f383 8811 	msr	BASEPRI, r3
 80053fa:	f3bf 8f6f 	isb	sy
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	61bb      	str	r3, [r7, #24]
}
 8005404:	bf00      	nop
 8005406:	e7fe      	b.n	8005406 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540a:	2b00      	cmp	r3, #0
 800540c:	d01e      	beq.n	800544c <xTaskCreateStatic+0xaa>
 800540e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005410:	2b00      	cmp	r3, #0
 8005412:	d01b      	beq.n	800544c <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005416:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800541c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005420:	2202      	movs	r2, #2
 8005422:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005426:	2300      	movs	r3, #0
 8005428:	9303      	str	r3, [sp, #12]
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	9302      	str	r3, [sp, #8]
 800542e:	f107 0314 	add.w	r3, r7, #20
 8005432:	9301      	str	r3, [sp, #4]
 8005434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	68b9      	ldr	r1, [r7, #8]
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f000 f850 	bl	80054e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005444:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005446:	f000 f8e7 	bl	8005618 <prvAddNewTaskToReadyList>
 800544a:	e001      	b.n	8005450 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800544c:	2300      	movs	r3, #0
 800544e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005450:	697b      	ldr	r3, [r7, #20]
	}
 8005452:	4618      	mov	r0, r3
 8005454:	3728      	adds	r7, #40	; 0x28
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800545a:	b580      	push	{r7, lr}
 800545c:	b08c      	sub	sp, #48	; 0x30
 800545e:	af04      	add	r7, sp, #16
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	60b9      	str	r1, [r7, #8]
 8005464:	603b      	str	r3, [r7, #0]
 8005466:	4613      	mov	r3, r2
 8005468:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4618      	mov	r0, r3
 8005470:	f001 f9fc 	bl	800686c <pvPortMalloc>
 8005474:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00e      	beq.n	800549a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800547c:	20a4      	movs	r0, #164	; 0xa4
 800547e:	f001 f9f5 	bl	800686c <pvPortMalloc>
 8005482:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	631a      	str	r2, [r3, #48]	; 0x30
 8005490:	e005      	b.n	800549e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005492:	6978      	ldr	r0, [r7, #20]
 8005494:	f001 faae 	bl	80069f4 <vPortFree>
 8005498:	e001      	b.n	800549e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d017      	beq.n	80054d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80054ac:	88fa      	ldrh	r2, [r7, #6]
 80054ae:	2300      	movs	r3, #0
 80054b0:	9303      	str	r3, [sp, #12]
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	9302      	str	r3, [sp, #8]
 80054b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b8:	9301      	str	r3, [sp, #4]
 80054ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68b9      	ldr	r1, [r7, #8]
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f80e 	bl	80054e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054c8:	69f8      	ldr	r0, [r7, #28]
 80054ca:	f000 f8a5 	bl	8005618 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80054ce:	2301      	movs	r3, #1
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	e002      	b.n	80054da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80054d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80054da:	69bb      	ldr	r3, [r7, #24]
	}
 80054dc:	4618      	mov	r0, r3
 80054de:	3720      	adds	r7, #32
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b088      	sub	sp, #32
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
 80054f0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80054f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80054fc:	3b01      	subs	r3, #1
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	f023 0307 	bic.w	r3, r3, #7
 800550a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	f003 0307 	and.w	r3, r3, #7
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <prvInitialiseNewTask+0x48>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	617b      	str	r3, [r7, #20]
}
 8005528:	bf00      	nop
 800552a:	e7fe      	b.n	800552a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800552c:	2300      	movs	r3, #0
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e012      	b.n	8005558 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	4413      	add	r3, r2
 8005538:	7819      	ldrb	r1, [r3, #0]
 800553a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	4413      	add	r3, r2
 8005540:	3334      	adds	r3, #52	; 0x34
 8005542:	460a      	mov	r2, r1
 8005544:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	4413      	add	r3, r2
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d006      	beq.n	8005560 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	3301      	adds	r3, #1
 8005556:	61fb      	str	r3, [r7, #28]
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	2b0f      	cmp	r3, #15
 800555c:	d9e9      	bls.n	8005532 <prvInitialiseNewTask+0x4e>
 800555e:	e000      	b.n	8005562 <prvInitialiseNewTask+0x7e>
		{
			break;
 8005560:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800556a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556c:	2b06      	cmp	r3, #6
 800556e:	d901      	bls.n	8005574 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005570:	2306      	movs	r3, #6
 8005572:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005578:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800557e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005582:	2200      	movs	r2, #0
 8005584:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005588:	3304      	adds	r3, #4
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff f8fd 	bl	800478a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005592:	3318      	adds	r3, #24
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff f8f8 	bl	800478a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800559a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800559e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a2:	f1c3 0207 	rsb	r2, r3, #7
 80055a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80055aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80055b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b2:	2200      	movs	r2, #0
 80055b4:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80055b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b8:	2200      	movs	r2, #0
 80055ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80055be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80055c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c8:	3350      	adds	r3, #80	; 0x50
 80055ca:	224c      	movs	r2, #76	; 0x4c
 80055cc:	2100      	movs	r1, #0
 80055ce:	4618      	mov	r0, r3
 80055d0:	f001 fb24 	bl	8006c1c <memset>
 80055d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055d6:	4a0d      	ldr	r2, [pc, #52]	; (800560c <prvInitialiseNewTask+0x128>)
 80055d8:	655a      	str	r2, [r3, #84]	; 0x54
 80055da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055dc:	4a0c      	ldr	r2, [pc, #48]	; (8005610 <prvInitialiseNewTask+0x12c>)
 80055de:	659a      	str	r2, [r3, #88]	; 0x58
 80055e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055e2:	4a0c      	ldr	r2, [pc, #48]	; (8005614 <prvInitialiseNewTask+0x130>)
 80055e4:	65da      	str	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	68f9      	ldr	r1, [r7, #12]
 80055ea:	69b8      	ldr	r0, [r7, #24]
 80055ec:	f000 ff3a 	bl	8006464 <pxPortInitialiseStack>
 80055f0:	4602      	mov	r2, r0
 80055f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80055f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80055fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005600:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005602:	bf00      	nop
 8005604:	3720      	adds	r7, #32
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20002188 	.word	0x20002188
 8005610:	200021f0 	.word	0x200021f0
 8005614:	20002258 	.word	0x20002258

08005618 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005620:	f001 f824 	bl	800666c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005624:	4b2a      	ldr	r3, [pc, #168]	; (80056d0 <prvAddNewTaskToReadyList+0xb8>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3301      	adds	r3, #1
 800562a:	4a29      	ldr	r2, [pc, #164]	; (80056d0 <prvAddNewTaskToReadyList+0xb8>)
 800562c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800562e:	4b29      	ldr	r3, [pc, #164]	; (80056d4 <prvAddNewTaskToReadyList+0xbc>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d109      	bne.n	800564a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005636:	4a27      	ldr	r2, [pc, #156]	; (80056d4 <prvAddNewTaskToReadyList+0xbc>)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800563c:	4b24      	ldr	r3, [pc, #144]	; (80056d0 <prvAddNewTaskToReadyList+0xb8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d110      	bne.n	8005666 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005644:	f000 fc04 	bl	8005e50 <prvInitialiseTaskLists>
 8005648:	e00d      	b.n	8005666 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800564a:	4b23      	ldr	r3, [pc, #140]	; (80056d8 <prvAddNewTaskToReadyList+0xc0>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d109      	bne.n	8005666 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005652:	4b20      	ldr	r3, [pc, #128]	; (80056d4 <prvAddNewTaskToReadyList+0xbc>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565c:	429a      	cmp	r2, r3
 800565e:	d802      	bhi.n	8005666 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005660:	4a1c      	ldr	r2, [pc, #112]	; (80056d4 <prvAddNewTaskToReadyList+0xbc>)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005666:	4b1d      	ldr	r3, [pc, #116]	; (80056dc <prvAddNewTaskToReadyList+0xc4>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	3301      	adds	r3, #1
 800566c:	4a1b      	ldr	r2, [pc, #108]	; (80056dc <prvAddNewTaskToReadyList+0xc4>)
 800566e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005674:	2201      	movs	r2, #1
 8005676:	409a      	lsls	r2, r3
 8005678:	4b19      	ldr	r3, [pc, #100]	; (80056e0 <prvAddNewTaskToReadyList+0xc8>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4313      	orrs	r3, r2
 800567e:	4a18      	ldr	r2, [pc, #96]	; (80056e0 <prvAddNewTaskToReadyList+0xc8>)
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4a15      	ldr	r2, [pc, #84]	; (80056e4 <prvAddNewTaskToReadyList+0xcc>)
 8005690:	441a      	add	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	3304      	adds	r3, #4
 8005696:	4619      	mov	r1, r3
 8005698:	4610      	mov	r0, r2
 800569a:	f7ff f882 	bl	80047a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800569e:	f001 f815 	bl	80066cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80056a2:	4b0d      	ldr	r3, [pc, #52]	; (80056d8 <prvAddNewTaskToReadyList+0xc0>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00e      	beq.n	80056c8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80056aa:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <prvAddNewTaskToReadyList+0xbc>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d207      	bcs.n	80056c8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80056b8:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <prvAddNewTaskToReadyList+0xd0>)
 80056ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056c8:	bf00      	nop
 80056ca:	3708      	adds	r7, #8
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	2000153c 	.word	0x2000153c
 80056d4:	2000143c 	.word	0x2000143c
 80056d8:	20001548 	.word	0x20001548
 80056dc:	20001558 	.word	0x20001558
 80056e0:	20001544 	.word	0x20001544
 80056e4:	20001440 	.word	0x20001440
 80056e8:	e000ed04 	.word	0xe000ed04

080056ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d017      	beq.n	800572e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80056fe:	4b13      	ldr	r3, [pc, #76]	; (800574c <vTaskDelay+0x60>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <vTaskDelay+0x30>
	__asm volatile
 8005706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570a:	f383 8811 	msr	BASEPRI, r3
 800570e:	f3bf 8f6f 	isb	sy
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	60bb      	str	r3, [r7, #8]
}
 8005718:	bf00      	nop
 800571a:	e7fe      	b.n	800571a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800571c:	f000 f884 	bl	8005828 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005720:	2100      	movs	r1, #0
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fe38 	bl	8006398 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005728:	f000 f88c 	bl	8005844 <xTaskResumeAll>
 800572c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d107      	bne.n	8005744 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005734:	4b06      	ldr	r3, [pc, #24]	; (8005750 <vTaskDelay+0x64>)
 8005736:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800573a:	601a      	str	r2, [r3, #0]
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005744:	bf00      	nop
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20001564 	.word	0x20001564
 8005750:	e000ed04 	.word	0xe000ed04

08005754 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	; 0x28
 8005758:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800575a:	2300      	movs	r3, #0
 800575c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800575e:	2300      	movs	r3, #0
 8005760:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005762:	463a      	mov	r2, r7
 8005764:	1d39      	adds	r1, r7, #4
 8005766:	f107 0308 	add.w	r3, r7, #8
 800576a:	4618      	mov	r0, r3
 800576c:	f7fb ffe6 	bl	800173c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005770:	6839      	ldr	r1, [r7, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	9202      	str	r2, [sp, #8]
 8005778:	9301      	str	r3, [sp, #4]
 800577a:	2300      	movs	r3, #0
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	2300      	movs	r3, #0
 8005780:	460a      	mov	r2, r1
 8005782:	4921      	ldr	r1, [pc, #132]	; (8005808 <vTaskStartScheduler+0xb4>)
 8005784:	4821      	ldr	r0, [pc, #132]	; (800580c <vTaskStartScheduler+0xb8>)
 8005786:	f7ff fe0c 	bl	80053a2 <xTaskCreateStatic>
 800578a:	4603      	mov	r3, r0
 800578c:	4a20      	ldr	r2, [pc, #128]	; (8005810 <vTaskStartScheduler+0xbc>)
 800578e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005790:	4b1f      	ldr	r3, [pc, #124]	; (8005810 <vTaskStartScheduler+0xbc>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d002      	beq.n	800579e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005798:	2301      	movs	r3, #1
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	e001      	b.n	80057a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800579e:	2300      	movs	r3, #0
 80057a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d11b      	bne.n	80057e0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80057a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	613b      	str	r3, [r7, #16]
}
 80057ba:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80057bc:	4b15      	ldr	r3, [pc, #84]	; (8005814 <vTaskStartScheduler+0xc0>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	3350      	adds	r3, #80	; 0x50
 80057c2:	4a15      	ldr	r2, [pc, #84]	; (8005818 <vTaskStartScheduler+0xc4>)
 80057c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80057c6:	4b15      	ldr	r3, [pc, #84]	; (800581c <vTaskStartScheduler+0xc8>)
 80057c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80057ce:	4b14      	ldr	r3, [pc, #80]	; (8005820 <vTaskStartScheduler+0xcc>)
 80057d0:	2201      	movs	r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80057d4:	4b13      	ldr	r3, [pc, #76]	; (8005824 <vTaskStartScheduler+0xd0>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80057da:	f000 fec5 	bl	8006568 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80057de:	e00e      	b.n	80057fe <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057e6:	d10a      	bne.n	80057fe <vTaskStartScheduler+0xaa>
	__asm volatile
 80057e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ec:	f383 8811 	msr	BASEPRI, r3
 80057f0:	f3bf 8f6f 	isb	sy
 80057f4:	f3bf 8f4f 	dsb	sy
 80057f8:	60fb      	str	r3, [r7, #12]
}
 80057fa:	bf00      	nop
 80057fc:	e7fe      	b.n	80057fc <vTaskStartScheduler+0xa8>
}
 80057fe:	bf00      	nop
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	08006e58 	.word	0x08006e58
 800580c:	08005e1d 	.word	0x08005e1d
 8005810:	20001560 	.word	0x20001560
 8005814:	2000143c 	.word	0x2000143c
 8005818:	20000060 	.word	0x20000060
 800581c:	2000155c 	.word	0x2000155c
 8005820:	20001548 	.word	0x20001548
 8005824:	20001540 	.word	0x20001540

08005828 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005828:	b480      	push	{r7}
 800582a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800582c:	4b04      	ldr	r3, [pc, #16]	; (8005840 <vTaskSuspendAll+0x18>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3301      	adds	r3, #1
 8005832:	4a03      	ldr	r2, [pc, #12]	; (8005840 <vTaskSuspendAll+0x18>)
 8005834:	6013      	str	r3, [r2, #0]
}
 8005836:	bf00      	nop
 8005838:	46bd      	mov	sp, r7
 800583a:	bc80      	pop	{r7}
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	20001564 	.word	0x20001564

08005844 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800584a:	2300      	movs	r3, #0
 800584c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800584e:	2300      	movs	r3, #0
 8005850:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005852:	4b41      	ldr	r3, [pc, #260]	; (8005958 <xTaskResumeAll+0x114>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10a      	bne.n	8005870 <xTaskResumeAll+0x2c>
	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	603b      	str	r3, [r7, #0]
}
 800586c:	bf00      	nop
 800586e:	e7fe      	b.n	800586e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005870:	f000 fefc 	bl	800666c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005874:	4b38      	ldr	r3, [pc, #224]	; (8005958 <xTaskResumeAll+0x114>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3b01      	subs	r3, #1
 800587a:	4a37      	ldr	r2, [pc, #220]	; (8005958 <xTaskResumeAll+0x114>)
 800587c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800587e:	4b36      	ldr	r3, [pc, #216]	; (8005958 <xTaskResumeAll+0x114>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d161      	bne.n	800594a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005886:	4b35      	ldr	r3, [pc, #212]	; (800595c <xTaskResumeAll+0x118>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d05d      	beq.n	800594a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800588e:	e02e      	b.n	80058ee <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005890:	4b33      	ldr	r3, [pc, #204]	; (8005960 <xTaskResumeAll+0x11c>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3318      	adds	r3, #24
 800589c:	4618      	mov	r0, r3
 800589e:	f7fe ffdb 	bl	8004858 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	3304      	adds	r3, #4
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fe ffd6 	bl	8004858 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b0:	2201      	movs	r2, #1
 80058b2:	409a      	lsls	r2, r3
 80058b4:	4b2b      	ldr	r3, [pc, #172]	; (8005964 <xTaskResumeAll+0x120>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	4a2a      	ldr	r2, [pc, #168]	; (8005964 <xTaskResumeAll+0x120>)
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c2:	4613      	mov	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4a27      	ldr	r2, [pc, #156]	; (8005968 <xTaskResumeAll+0x124>)
 80058cc:	441a      	add	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	3304      	adds	r3, #4
 80058d2:	4619      	mov	r1, r3
 80058d4:	4610      	mov	r0, r2
 80058d6:	f7fe ff64 	bl	80047a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058de:	4b23      	ldr	r3, [pc, #140]	; (800596c <xTaskResumeAll+0x128>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d302      	bcc.n	80058ee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80058e8:	4b21      	ldr	r3, [pc, #132]	; (8005970 <xTaskResumeAll+0x12c>)
 80058ea:	2201      	movs	r2, #1
 80058ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058ee:	4b1c      	ldr	r3, [pc, #112]	; (8005960 <xTaskResumeAll+0x11c>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1cc      	bne.n	8005890 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80058fc:	f000 fb4a 	bl	8005f94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005900:	4b1c      	ldr	r3, [pc, #112]	; (8005974 <xTaskResumeAll+0x130>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d010      	beq.n	800592e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800590c:	f000 f836 	bl	800597c <xTaskIncrementTick>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d002      	beq.n	800591c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005916:	4b16      	ldr	r3, [pc, #88]	; (8005970 <xTaskResumeAll+0x12c>)
 8005918:	2201      	movs	r2, #1
 800591a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3b01      	subs	r3, #1
 8005920:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1f1      	bne.n	800590c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005928:	4b12      	ldr	r3, [pc, #72]	; (8005974 <xTaskResumeAll+0x130>)
 800592a:	2200      	movs	r2, #0
 800592c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800592e:	4b10      	ldr	r3, [pc, #64]	; (8005970 <xTaskResumeAll+0x12c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d009      	beq.n	800594a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005936:	2301      	movs	r3, #1
 8005938:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800593a:	4b0f      	ldr	r3, [pc, #60]	; (8005978 <xTaskResumeAll+0x134>)
 800593c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005940:	601a      	str	r2, [r3, #0]
 8005942:	f3bf 8f4f 	dsb	sy
 8005946:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800594a:	f000 febf 	bl	80066cc <vPortExitCritical>

	return xAlreadyYielded;
 800594e:	68bb      	ldr	r3, [r7, #8]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3710      	adds	r7, #16
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20001564 	.word	0x20001564
 800595c:	2000153c 	.word	0x2000153c
 8005960:	200014fc 	.word	0x200014fc
 8005964:	20001544 	.word	0x20001544
 8005968:	20001440 	.word	0x20001440
 800596c:	2000143c 	.word	0x2000143c
 8005970:	20001550 	.word	0x20001550
 8005974:	2000154c 	.word	0x2000154c
 8005978:	e000ed04 	.word	0xe000ed04

0800597c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005986:	4b51      	ldr	r3, [pc, #324]	; (8005acc <xTaskIncrementTick+0x150>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	f040 808d 	bne.w	8005aaa <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005990:	4b4f      	ldr	r3, [pc, #316]	; (8005ad0 <xTaskIncrementTick+0x154>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3301      	adds	r3, #1
 8005996:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005998:	4a4d      	ldr	r2, [pc, #308]	; (8005ad0 <xTaskIncrementTick+0x154>)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d120      	bne.n	80059e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80059a4:	4b4b      	ldr	r3, [pc, #300]	; (8005ad4 <xTaskIncrementTick+0x158>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	603b      	str	r3, [r7, #0]
}
 80059c0:	bf00      	nop
 80059c2:	e7fe      	b.n	80059c2 <xTaskIncrementTick+0x46>
 80059c4:	4b43      	ldr	r3, [pc, #268]	; (8005ad4 <xTaskIncrementTick+0x158>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	4b43      	ldr	r3, [pc, #268]	; (8005ad8 <xTaskIncrementTick+0x15c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a41      	ldr	r2, [pc, #260]	; (8005ad4 <xTaskIncrementTick+0x158>)
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	4a41      	ldr	r2, [pc, #260]	; (8005ad8 <xTaskIncrementTick+0x15c>)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	4b40      	ldr	r3, [pc, #256]	; (8005adc <xTaskIncrementTick+0x160>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3301      	adds	r3, #1
 80059de:	4a3f      	ldr	r2, [pc, #252]	; (8005adc <xTaskIncrementTick+0x160>)
 80059e0:	6013      	str	r3, [r2, #0]
 80059e2:	f000 fad7 	bl	8005f94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80059e6:	4b3e      	ldr	r3, [pc, #248]	; (8005ae0 <xTaskIncrementTick+0x164>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d34d      	bcc.n	8005a8c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059f0:	4b38      	ldr	r3, [pc, #224]	; (8005ad4 <xTaskIncrementTick+0x158>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <xTaskIncrementTick+0x82>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <xTaskIncrementTick+0x84>
 80059fe:	2300      	movs	r3, #0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d004      	beq.n	8005a0e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a04:	4b36      	ldr	r3, [pc, #216]	; (8005ae0 <xTaskIncrementTick+0x164>)
 8005a06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a0a:	601a      	str	r2, [r3, #0]
					break;
 8005a0c:	e03e      	b.n	8005a8c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a0e:	4b31      	ldr	r3, [pc, #196]	; (8005ad4 <xTaskIncrementTick+0x158>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d203      	bcs.n	8005a2e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005a26:	4a2e      	ldr	r2, [pc, #184]	; (8005ae0 <xTaskIncrementTick+0x164>)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6013      	str	r3, [r2, #0]
						break;
 8005a2c:	e02e      	b.n	8005a8c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	3304      	adds	r3, #4
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fe ff10 	bl	8004858 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d004      	beq.n	8005a4a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	3318      	adds	r3, #24
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fe ff07 	bl	8004858 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4e:	2201      	movs	r2, #1
 8005a50:	409a      	lsls	r2, r3
 8005a52:	4b24      	ldr	r3, [pc, #144]	; (8005ae4 <xTaskIncrementTick+0x168>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	4a22      	ldr	r2, [pc, #136]	; (8005ae4 <xTaskIncrementTick+0x168>)
 8005a5a:	6013      	str	r3, [r2, #0]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a60:	4613      	mov	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4a1f      	ldr	r2, [pc, #124]	; (8005ae8 <xTaskIncrementTick+0x16c>)
 8005a6a:	441a      	add	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	3304      	adds	r3, #4
 8005a70:	4619      	mov	r1, r3
 8005a72:	4610      	mov	r0, r2
 8005a74:	f7fe fe95 	bl	80047a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7c:	4b1b      	ldr	r3, [pc, #108]	; (8005aec <xTaskIncrementTick+0x170>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d3b4      	bcc.n	80059f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005a86:	2301      	movs	r3, #1
 8005a88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a8a:	e7b1      	b.n	80059f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a8c:	4b17      	ldr	r3, [pc, #92]	; (8005aec <xTaskIncrementTick+0x170>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a92:	4915      	ldr	r1, [pc, #84]	; (8005ae8 <xTaskIncrementTick+0x16c>)
 8005a94:	4613      	mov	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	440b      	add	r3, r1
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d907      	bls.n	8005ab4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	e004      	b.n	8005ab4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005aaa:	4b11      	ldr	r3, [pc, #68]	; (8005af0 <xTaskIncrementTick+0x174>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	4a0f      	ldr	r2, [pc, #60]	; (8005af0 <xTaskIncrementTick+0x174>)
 8005ab2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	; (8005af4 <xTaskIncrementTick+0x178>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005abc:	2301      	movs	r3, #1
 8005abe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005ac0:	697b      	ldr	r3, [r7, #20]
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3718      	adds	r7, #24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	20001564 	.word	0x20001564
 8005ad0:	20001540 	.word	0x20001540
 8005ad4:	200014f4 	.word	0x200014f4
 8005ad8:	200014f8 	.word	0x200014f8
 8005adc:	20001554 	.word	0x20001554
 8005ae0:	2000155c 	.word	0x2000155c
 8005ae4:	20001544 	.word	0x20001544
 8005ae8:	20001440 	.word	0x20001440
 8005aec:	2000143c 	.word	0x2000143c
 8005af0:	2000154c 	.word	0x2000154c
 8005af4:	20001550 	.word	0x20001550

08005af8 <vTaskSetApplicationTaskTag>:
/*-----------------------------------------------------------*/

#if ( configUSE_APPLICATION_TASK_TAG == 1 )

	void vTaskSetApplicationTaskTag( TaskHandle_t xTask, TaskHookFunction_t pxHookFunction )
	{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
	TCB_t *xTCB;

		/* If xTask is NULL then it is the task hook of the calling task that is
		getting set. */
		if( xTask == NULL )
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d103      	bne.n	8005b10 <vTaskSetApplicationTaskTag+0x18>
		{
			xTCB = ( TCB_t * ) pxCurrentTCB;
 8005b08:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <vTaskSetApplicationTaskTag+0x34>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60fb      	str	r3, [r7, #12]
 8005b0e:	e001      	b.n	8005b14 <vTaskSetApplicationTaskTag+0x1c>
		}
		else
		{
			xTCB = ( TCB_t * ) xTask;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	60fb      	str	r3, [r7, #12]
		}

		/* Save the hook function in the TCB.  A critical section is required as
		the value can be accessed from an interrupt. */
		taskENTER_CRITICAL();
 8005b14:	f000 fdaa 	bl	800666c <vPortEnterCritical>
			xTCB->pxTaskTag = pxHookFunction;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	64da      	str	r2, [r3, #76]	; 0x4c
		taskEXIT_CRITICAL();
 8005b1e:	f000 fdd5 	bl	80066cc <vPortExitCritical>
	}
 8005b22:	bf00      	nop
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	2000143c 	.word	0x2000143c

08005b30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b36:	4b2e      	ldr	r3, [pc, #184]	; (8005bf0 <vTaskSwitchContext+0xc0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b3e:	4b2d      	ldr	r3, [pc, #180]	; (8005bf4 <vTaskSwitchContext+0xc4>)
 8005b40:	2201      	movs	r2, #1
 8005b42:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b44:	e050      	b.n	8005be8 <vTaskSwitchContext+0xb8>
		xYieldPending = pdFALSE;
 8005b46:	4b2b      	ldr	r3, [pc, #172]	; (8005bf4 <vTaskSwitchContext+0xc4>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	601a      	str	r2, [r3, #0]
		traceTASK_SWITCHED_OUT();
 8005b4c:	4b2a      	ldr	r3, [pc, #168]	; (8005bf8 <vTaskSwitchContext+0xc8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b52:	4618      	mov	r0, r3
 8005b54:	f7fb ff84 	bl	8001a60 <TaskSwitchedOut>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005b58:	4b28      	ldr	r3, [pc, #160]	; (8005bfc <vTaskSwitchContext+0xcc>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	fab3 f383 	clz	r3, r3
 8005b64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005b66:	7afb      	ldrb	r3, [r7, #11]
 8005b68:	f1c3 031f 	rsb	r3, r3, #31
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	4924      	ldr	r1, [pc, #144]	; (8005c00 <vTaskSwitchContext+0xd0>)
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	4613      	mov	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	440b      	add	r3, r1
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10a      	bne.n	8005b98 <vTaskSwitchContext+0x68>
	__asm volatile
 8005b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b86:	f383 8811 	msr	BASEPRI, r3
 8005b8a:	f3bf 8f6f 	isb	sy
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	607b      	str	r3, [r7, #4]
}
 8005b94:	bf00      	nop
 8005b96:	e7fe      	b.n	8005b96 <vTaskSwitchContext+0x66>
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	4a17      	ldr	r2, [pc, #92]	; (8005c00 <vTaskSwitchContext+0xd0>)
 8005ba4:	4413      	add	r3, r2
 8005ba6:	613b      	str	r3, [r7, #16]
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	605a      	str	r2, [r3, #4]
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	3308      	adds	r3, #8
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d104      	bne.n	8005bc8 <vTaskSwitchContext+0x98>
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	685a      	ldr	r2, [r3, #4]
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	605a      	str	r2, [r3, #4]
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	4a0a      	ldr	r2, [pc, #40]	; (8005bf8 <vTaskSwitchContext+0xc8>)
 8005bd0:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8005bd2:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <vTaskSwitchContext+0xc8>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7fb ff27 	bl	8001a2c <TaskSwitchedIn>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005bde:	4b06      	ldr	r3, [pc, #24]	; (8005bf8 <vTaskSwitchContext+0xc8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3350      	adds	r3, #80	; 0x50
 8005be4:	4a07      	ldr	r2, [pc, #28]	; (8005c04 <vTaskSwitchContext+0xd4>)
 8005be6:	6013      	str	r3, [r2, #0]
}
 8005be8:	bf00      	nop
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20001564 	.word	0x20001564
 8005bf4:	20001550 	.word	0x20001550
 8005bf8:	2000143c 	.word	0x2000143c
 8005bfc:	20001544 	.word	0x20001544
 8005c00:	20001440 	.word	0x20001440
 8005c04:	20000060 	.word	0x20000060

08005c08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10a      	bne.n	8005c2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	60fb      	str	r3, [r7, #12]
}
 8005c2a:	bf00      	nop
 8005c2c:	e7fe      	b.n	8005c2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c2e:	4b07      	ldr	r3, [pc, #28]	; (8005c4c <vTaskPlaceOnEventList+0x44>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	3318      	adds	r3, #24
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7fe fdd6 	bl	80047e8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	6838      	ldr	r0, [r7, #0]
 8005c40:	f000 fbaa 	bl	8006398 <prvAddCurrentTaskToDelayedList>
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	2000143c 	.word	0x2000143c

08005c50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	60fb      	str	r3, [r7, #12]
}
 8005c78:	bf00      	nop
 8005c7a:	e7fe      	b.n	8005c7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	3318      	adds	r3, #24
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7fe fde9 	bl	8004858 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c86:	4b1d      	ldr	r3, [pc, #116]	; (8005cfc <xTaskRemoveFromEventList+0xac>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d11c      	bne.n	8005cc8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	3304      	adds	r3, #4
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fe fde0 	bl	8004858 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	409a      	lsls	r2, r3
 8005ca0:	4b17      	ldr	r3, [pc, #92]	; (8005d00 <xTaskRemoveFromEventList+0xb0>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	4a16      	ldr	r2, [pc, #88]	; (8005d00 <xTaskRemoveFromEventList+0xb0>)
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cae:	4613      	mov	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	4a13      	ldr	r2, [pc, #76]	; (8005d04 <xTaskRemoveFromEventList+0xb4>)
 8005cb8:	441a      	add	r2, r3
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	3304      	adds	r3, #4
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	f7fe fd6e 	bl	80047a2 <vListInsertEnd>
 8005cc6:	e005      	b.n	8005cd4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	3318      	adds	r3, #24
 8005ccc:	4619      	mov	r1, r3
 8005cce:	480e      	ldr	r0, [pc, #56]	; (8005d08 <xTaskRemoveFromEventList+0xb8>)
 8005cd0:	f7fe fd67 	bl	80047a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cd8:	4b0c      	ldr	r3, [pc, #48]	; (8005d0c <xTaskRemoveFromEventList+0xbc>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d905      	bls.n	8005cee <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005ce6:	4b0a      	ldr	r3, [pc, #40]	; (8005d10 <xTaskRemoveFromEventList+0xc0>)
 8005ce8:	2201      	movs	r2, #1
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	e001      	b.n	8005cf2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005cf2:	697b      	ldr	r3, [r7, #20]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3718      	adds	r7, #24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	20001564 	.word	0x20001564
 8005d00:	20001544 	.word	0x20001544
 8005d04:	20001440 	.word	0x20001440
 8005d08:	200014fc 	.word	0x200014fc
 8005d0c:	2000143c 	.word	0x2000143c
 8005d10:	20001550 	.word	0x20001550

08005d14 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d1c:	4b06      	ldr	r3, [pc, #24]	; (8005d38 <vTaskInternalSetTimeOutState+0x24>)
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <vTaskInternalSetTimeOutState+0x28>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	605a      	str	r2, [r3, #4]
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bc80      	pop	{r7}
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	20001554 	.word	0x20001554
 8005d3c:	20001540 	.word	0x20001540

08005d40 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10a      	bne.n	8005d66 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	613b      	str	r3, [r7, #16]
}
 8005d62:	bf00      	nop
 8005d64:	e7fe      	b.n	8005d64 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10a      	bne.n	8005d82 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d70:	f383 8811 	msr	BASEPRI, r3
 8005d74:	f3bf 8f6f 	isb	sy
 8005d78:	f3bf 8f4f 	dsb	sy
 8005d7c:	60fb      	str	r3, [r7, #12]
}
 8005d7e:	bf00      	nop
 8005d80:	e7fe      	b.n	8005d80 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005d82:	f000 fc73 	bl	800666c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005d86:	4b1d      	ldr	r3, [pc, #116]	; (8005dfc <xTaskCheckForTimeOut+0xbc>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d9e:	d102      	bne.n	8005da6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005da0:	2300      	movs	r3, #0
 8005da2:	61fb      	str	r3, [r7, #28]
 8005da4:	e023      	b.n	8005dee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	4b15      	ldr	r3, [pc, #84]	; (8005e00 <xTaskCheckForTimeOut+0xc0>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d007      	beq.n	8005dc2 <xTaskCheckForTimeOut+0x82>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d302      	bcc.n	8005dc2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	61fb      	str	r3, [r7, #28]
 8005dc0:	e015      	b.n	8005dee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d20b      	bcs.n	8005de4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	1ad2      	subs	r2, r2, r3
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff ff9b 	bl	8005d14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005dde:	2300      	movs	r3, #0
 8005de0:	61fb      	str	r3, [r7, #28]
 8005de2:	e004      	b.n	8005dee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	2200      	movs	r2, #0
 8005de8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005dea:	2301      	movs	r3, #1
 8005dec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005dee:	f000 fc6d 	bl	80066cc <vPortExitCritical>

	return xReturn;
 8005df2:	69fb      	ldr	r3, [r7, #28]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3720      	adds	r7, #32
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20001540 	.word	0x20001540
 8005e00:	20001554 	.word	0x20001554

08005e04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e04:	b480      	push	{r7}
 8005e06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005e08:	4b03      	ldr	r3, [pc, #12]	; (8005e18 <vTaskMissedYield+0x14>)
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]
}
 8005e0e:	bf00      	nop
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	20001550 	.word	0x20001550

08005e1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005e24:	f000 f854 	bl	8005ed0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e28:	4b07      	ldr	r3, [pc, #28]	; (8005e48 <prvIdleTask+0x2c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d907      	bls.n	8005e40 <prvIdleTask+0x24>
			{
				taskYIELD();
 8005e30:	4b06      	ldr	r3, [pc, #24]	; (8005e4c <prvIdleTask+0x30>)
 8005e32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e36:	601a      	str	r2, [r3, #0]
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8005e40:	f7fb fe2a 	bl	8001a98 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8005e44:	e7ee      	b.n	8005e24 <prvIdleTask+0x8>
 8005e46:	bf00      	nop
 8005e48:	20001440 	.word	0x20001440
 8005e4c:	e000ed04 	.word	0xe000ed04

08005e50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e56:	2300      	movs	r3, #0
 8005e58:	607b      	str	r3, [r7, #4]
 8005e5a:	e00c      	b.n	8005e76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	4a12      	ldr	r2, [pc, #72]	; (8005eb0 <prvInitialiseTaskLists+0x60>)
 8005e68:	4413      	add	r3, r2
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fe fc6e 	bl	800474c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3301      	adds	r3, #1
 8005e74:	607b      	str	r3, [r7, #4]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b06      	cmp	r3, #6
 8005e7a:	d9ef      	bls.n	8005e5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005e7c:	480d      	ldr	r0, [pc, #52]	; (8005eb4 <prvInitialiseTaskLists+0x64>)
 8005e7e:	f7fe fc65 	bl	800474c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005e82:	480d      	ldr	r0, [pc, #52]	; (8005eb8 <prvInitialiseTaskLists+0x68>)
 8005e84:	f7fe fc62 	bl	800474c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005e88:	480c      	ldr	r0, [pc, #48]	; (8005ebc <prvInitialiseTaskLists+0x6c>)
 8005e8a:	f7fe fc5f 	bl	800474c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005e8e:	480c      	ldr	r0, [pc, #48]	; (8005ec0 <prvInitialiseTaskLists+0x70>)
 8005e90:	f7fe fc5c 	bl	800474c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005e94:	480b      	ldr	r0, [pc, #44]	; (8005ec4 <prvInitialiseTaskLists+0x74>)
 8005e96:	f7fe fc59 	bl	800474c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005e9a:	4b0b      	ldr	r3, [pc, #44]	; (8005ec8 <prvInitialiseTaskLists+0x78>)
 8005e9c:	4a05      	ldr	r2, [pc, #20]	; (8005eb4 <prvInitialiseTaskLists+0x64>)
 8005e9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ea0:	4b0a      	ldr	r3, [pc, #40]	; (8005ecc <prvInitialiseTaskLists+0x7c>)
 8005ea2:	4a05      	ldr	r2, [pc, #20]	; (8005eb8 <prvInitialiseTaskLists+0x68>)
 8005ea4:	601a      	str	r2, [r3, #0]
}
 8005ea6:	bf00      	nop
 8005ea8:	3708      	adds	r7, #8
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20001440 	.word	0x20001440
 8005eb4:	200014cc 	.word	0x200014cc
 8005eb8:	200014e0 	.word	0x200014e0
 8005ebc:	200014fc 	.word	0x200014fc
 8005ec0:	20001510 	.word	0x20001510
 8005ec4:	20001528 	.word	0x20001528
 8005ec8:	200014f4 	.word	0x200014f4
 8005ecc:	200014f8 	.word	0x200014f8

08005ed0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ed6:	e019      	b.n	8005f0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ed8:	f000 fbc8 	bl	800666c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005edc:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <prvCheckTasksWaitingTermination+0x50>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7fe fcb5 	bl	8004858 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005eee:	4b0d      	ldr	r3, [pc, #52]	; (8005f24 <prvCheckTasksWaitingTermination+0x54>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	4a0b      	ldr	r2, [pc, #44]	; (8005f24 <prvCheckTasksWaitingTermination+0x54>)
 8005ef6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <prvCheckTasksWaitingTermination+0x58>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3b01      	subs	r3, #1
 8005efe:	4a0a      	ldr	r2, [pc, #40]	; (8005f28 <prvCheckTasksWaitingTermination+0x58>)
 8005f00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f02:	f000 fbe3 	bl	80066cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f810 	bl	8005f2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f0c:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <prvCheckTasksWaitingTermination+0x58>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e1      	bne.n	8005ed8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20001510 	.word	0x20001510
 8005f24:	2000153c 	.word	0x2000153c
 8005f28:	20001524 	.word	0x20001524

08005f2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	3350      	adds	r3, #80	; 0x50
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f000 fe77 	bl	8006c2c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d108      	bne.n	8005f5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f000 fd51 	bl	80069f4 <vPortFree>
				vPortFree( pxTCB );
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fd4e 	bl	80069f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005f58:	e018      	b.n	8005f8c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d103      	bne.n	8005f6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fd45 	bl	80069f4 <vPortFree>
	}
 8005f6a:	e00f      	b.n	8005f8c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d00a      	beq.n	8005f8c <prvDeleteTCB+0x60>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	60fb      	str	r3, [r7, #12]
}
 8005f88:	bf00      	nop
 8005f8a:	e7fe      	b.n	8005f8a <prvDeleteTCB+0x5e>
	}
 8005f8c:	bf00      	nop
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f9a:	4b0e      	ldr	r3, [pc, #56]	; (8005fd4 <prvResetNextTaskUnblockTime+0x40>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d101      	bne.n	8005fa8 <prvResetNextTaskUnblockTime+0x14>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <prvResetNextTaskUnblockTime+0x16>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d004      	beq.n	8005fb8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005fae:	4b0a      	ldr	r3, [pc, #40]	; (8005fd8 <prvResetNextTaskUnblockTime+0x44>)
 8005fb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fb4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005fb6:	e008      	b.n	8005fca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fb8:	4b06      	ldr	r3, [pc, #24]	; (8005fd4 <prvResetNextTaskUnblockTime+0x40>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	4a04      	ldr	r2, [pc, #16]	; (8005fd8 <prvResetNextTaskUnblockTime+0x44>)
 8005fc8:	6013      	str	r3, [r2, #0]
}
 8005fca:	bf00      	nop
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bc80      	pop	{r7}
 8005fd2:	4770      	bx	lr
 8005fd4:	200014f4 	.word	0x200014f4
 8005fd8:	2000155c 	.word	0x2000155c

08005fdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005fe2:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <xTaskGetSchedulerState+0x34>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d102      	bne.n	8005ff0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005fea:	2301      	movs	r3, #1
 8005fec:	607b      	str	r3, [r7, #4]
 8005fee:	e008      	b.n	8006002 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff0:	4b08      	ldr	r3, [pc, #32]	; (8006014 <xTaskGetSchedulerState+0x38>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	607b      	str	r3, [r7, #4]
 8005ffc:	e001      	b.n	8006002 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ffe:	2300      	movs	r3, #0
 8006000:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006002:	687b      	ldr	r3, [r7, #4]
	}
 8006004:	4618      	mov	r0, r3
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	bc80      	pop	{r7}
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	20001548 	.word	0x20001548
 8006014:	20001564 	.word	0x20001564

08006018 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006024:	2300      	movs	r3, #0
 8006026:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d06e      	beq.n	800610c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006032:	4b39      	ldr	r3, [pc, #228]	; (8006118 <xTaskPriorityInherit+0x100>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006038:	429a      	cmp	r2, r3
 800603a:	d25e      	bcs.n	80060fa <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	2b00      	cmp	r3, #0
 8006042:	db06      	blt.n	8006052 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006044:	4b34      	ldr	r3, [pc, #208]	; (8006118 <xTaskPriorityInherit+0x100>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604a:	f1c3 0207 	rsb	r2, r3, #7
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	6959      	ldr	r1, [r3, #20]
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4a2e      	ldr	r2, [pc, #184]	; (800611c <xTaskPriorityInherit+0x104>)
 8006064:	4413      	add	r3, r2
 8006066:	4299      	cmp	r1, r3
 8006068:	d101      	bne.n	800606e <xTaskPriorityInherit+0x56>
 800606a:	2301      	movs	r3, #1
 800606c:	e000      	b.n	8006070 <xTaskPriorityInherit+0x58>
 800606e:	2300      	movs	r3, #0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d03a      	beq.n	80060ea <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	3304      	adds	r3, #4
 8006078:	4618      	mov	r0, r3
 800607a:	f7fe fbed 	bl	8004858 <uxListRemove>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d115      	bne.n	80060b0 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006088:	4924      	ldr	r1, [pc, #144]	; (800611c <xTaskPriorityInherit+0x104>)
 800608a:	4613      	mov	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4413      	add	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	440b      	add	r3, r1
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10a      	bne.n	80060b0 <xTaskPriorityInherit+0x98>
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609e:	2201      	movs	r2, #1
 80060a0:	fa02 f303 	lsl.w	r3, r2, r3
 80060a4:	43da      	mvns	r2, r3
 80060a6:	4b1e      	ldr	r3, [pc, #120]	; (8006120 <xTaskPriorityInherit+0x108>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4013      	ands	r3, r2
 80060ac:	4a1c      	ldr	r2, [pc, #112]	; (8006120 <xTaskPriorityInherit+0x108>)
 80060ae:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060b0:	4b19      	ldr	r3, [pc, #100]	; (8006118 <xTaskPriorityInherit+0x100>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	2201      	movs	r2, #1
 80060c0:	409a      	lsls	r2, r3
 80060c2:	4b17      	ldr	r3, [pc, #92]	; (8006120 <xTaskPriorityInherit+0x108>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	4a15      	ldr	r2, [pc, #84]	; (8006120 <xTaskPriorityInherit+0x108>)
 80060ca:	6013      	str	r3, [r2, #0]
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d0:	4613      	mov	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4a10      	ldr	r2, [pc, #64]	; (800611c <xTaskPriorityInherit+0x104>)
 80060da:	441a      	add	r2, r3
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	3304      	adds	r3, #4
 80060e0:	4619      	mov	r1, r3
 80060e2:	4610      	mov	r0, r2
 80060e4:	f7fe fb5d 	bl	80047a2 <vListInsertEnd>
 80060e8:	e004      	b.n	80060f4 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060ea:	4b0b      	ldr	r3, [pc, #44]	; (8006118 <xTaskPriorityInherit+0x100>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80060f4:	2301      	movs	r3, #1
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	e008      	b.n	800610c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060fe:	4b06      	ldr	r3, [pc, #24]	; (8006118 <xTaskPriorityInherit+0x100>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	429a      	cmp	r2, r3
 8006106:	d201      	bcs.n	800610c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006108:	2301      	movs	r3, #1
 800610a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800610c:	68fb      	ldr	r3, [r7, #12]
	}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	2000143c 	.word	0x2000143c
 800611c:	20001440 	.word	0x20001440
 8006120:	20001544 	.word	0x20001544

08006124 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006130:	2300      	movs	r3, #0
 8006132:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d06e      	beq.n	8006218 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800613a:	4b3a      	ldr	r3, [pc, #232]	; (8006224 <xTaskPriorityDisinherit+0x100>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	429a      	cmp	r2, r3
 8006142:	d00a      	beq.n	800615a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006148:	f383 8811 	msr	BASEPRI, r3
 800614c:	f3bf 8f6f 	isb	sy
 8006150:	f3bf 8f4f 	dsb	sy
 8006154:	60fb      	str	r3, [r7, #12]
}
 8006156:	bf00      	nop
 8006158:	e7fe      	b.n	8006158 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10a      	bne.n	8006178 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006166:	f383 8811 	msr	BASEPRI, r3
 800616a:	f3bf 8f6f 	isb	sy
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	60bb      	str	r3, [r7, #8]
}
 8006174:	bf00      	nop
 8006176:	e7fe      	b.n	8006176 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800617c:	1e5a      	subs	r2, r3, #1
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618a:	429a      	cmp	r2, r3
 800618c:	d044      	beq.n	8006218 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006192:	2b00      	cmp	r3, #0
 8006194:	d140      	bne.n	8006218 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	3304      	adds	r3, #4
 800619a:	4618      	mov	r0, r3
 800619c:	f7fe fb5c 	bl	8004858 <uxListRemove>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d115      	bne.n	80061d2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061aa:	491f      	ldr	r1, [pc, #124]	; (8006228 <xTaskPriorityDisinherit+0x104>)
 80061ac:	4613      	mov	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4413      	add	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	440b      	add	r3, r1
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10a      	bne.n	80061d2 <xTaskPriorityDisinherit+0xae>
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c0:	2201      	movs	r2, #1
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43da      	mvns	r2, r3
 80061c8:	4b18      	ldr	r3, [pc, #96]	; (800622c <xTaskPriorityDisinherit+0x108>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4013      	ands	r3, r2
 80061ce:	4a17      	ldr	r2, [pc, #92]	; (800622c <xTaskPriorityDisinherit+0x108>)
 80061d0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061de:	f1c3 0207 	rsb	r2, r3, #7
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ea:	2201      	movs	r2, #1
 80061ec:	409a      	lsls	r2, r3
 80061ee:	4b0f      	ldr	r3, [pc, #60]	; (800622c <xTaskPriorityDisinherit+0x108>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	4a0d      	ldr	r2, [pc, #52]	; (800622c <xTaskPriorityDisinherit+0x108>)
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4a08      	ldr	r2, [pc, #32]	; (8006228 <xTaskPriorityDisinherit+0x104>)
 8006206:	441a      	add	r2, r3
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	3304      	adds	r3, #4
 800620c:	4619      	mov	r1, r3
 800620e:	4610      	mov	r0, r2
 8006210:	f7fe fac7 	bl	80047a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006214:	2301      	movs	r3, #1
 8006216:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006218:	697b      	ldr	r3, [r7, #20]
	}
 800621a:	4618      	mov	r0, r3
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	2000143c 	.word	0x2000143c
 8006228:	20001440 	.word	0x20001440
 800622c:	20001544 	.word	0x20001544

08006230 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800623e:	2301      	movs	r3, #1
 8006240:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 8088 	beq.w	800635a <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10a      	bne.n	8006268 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006256:	f383 8811 	msr	BASEPRI, r3
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	f3bf 8f4f 	dsb	sy
 8006262:	60fb      	str	r3, [r7, #12]
}
 8006264:	bf00      	nop
 8006266:	e7fe      	b.n	8006266 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	429a      	cmp	r2, r3
 8006270:	d902      	bls.n	8006278 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	61fb      	str	r3, [r7, #28]
 8006276:	e002      	b.n	800627e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800627c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006282:	69fa      	ldr	r2, [r7, #28]
 8006284:	429a      	cmp	r2, r3
 8006286:	d068      	beq.n	800635a <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	429a      	cmp	r2, r3
 8006290:	d163      	bne.n	800635a <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006292:	4b34      	ldr	r3, [pc, #208]	; (8006364 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	429a      	cmp	r2, r3
 800629a:	d10a      	bne.n	80062b2 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	60bb      	str	r3, [r7, #8]
}
 80062ae:	bf00      	nop
 80062b0:	e7fe      	b.n	80062b0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	69fa      	ldr	r2, [r7, #28]
 80062bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	db04      	blt.n	80062d0 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	f1c3 0207 	rsb	r2, r3, #7
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	6959      	ldr	r1, [r3, #20]
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4613      	mov	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	4413      	add	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4a22      	ldr	r2, [pc, #136]	; (8006368 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80062e0:	4413      	add	r3, r2
 80062e2:	4299      	cmp	r1, r3
 80062e4:	d101      	bne.n	80062ea <vTaskPriorityDisinheritAfterTimeout+0xba>
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80062ea:	2300      	movs	r3, #0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d034      	beq.n	800635a <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fe faaf 	bl	8004858 <uxListRemove>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d115      	bne.n	800632c <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006304:	4918      	ldr	r1, [pc, #96]	; (8006368 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006306:	4613      	mov	r3, r2
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	440b      	add	r3, r1
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d10a      	bne.n	800632c <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800631a:	2201      	movs	r2, #1
 800631c:	fa02 f303 	lsl.w	r3, r2, r3
 8006320:	43da      	mvns	r2, r3
 8006322:	4b12      	ldr	r3, [pc, #72]	; (800636c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4013      	ands	r3, r2
 8006328:	4a10      	ldr	r2, [pc, #64]	; (800636c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800632a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	2201      	movs	r2, #1
 8006332:	409a      	lsls	r2, r3
 8006334:	4b0d      	ldr	r3, [pc, #52]	; (800636c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4313      	orrs	r3, r2
 800633a:	4a0c      	ldr	r2, [pc, #48]	; (800636c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006342:	4613      	mov	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4a07      	ldr	r2, [pc, #28]	; (8006368 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800634c:	441a      	add	r2, r3
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	3304      	adds	r3, #4
 8006352:	4619      	mov	r1, r3
 8006354:	4610      	mov	r0, r2
 8006356:	f7fe fa24 	bl	80047a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800635a:	bf00      	nop
 800635c:	3720      	adds	r7, #32
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	2000143c 	.word	0x2000143c
 8006368:	20001440 	.word	0x20001440
 800636c:	20001544 	.word	0x20001544

08006370 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006374:	4b07      	ldr	r3, [pc, #28]	; (8006394 <pvTaskIncrementMutexHeldCount+0x24>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d004      	beq.n	8006386 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800637c:	4b05      	ldr	r3, [pc, #20]	; (8006394 <pvTaskIncrementMutexHeldCount+0x24>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006382:	3201      	adds	r2, #1
 8006384:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006386:	4b03      	ldr	r3, [pc, #12]	; (8006394 <pvTaskIncrementMutexHeldCount+0x24>)
 8006388:	681b      	ldr	r3, [r3, #0]
	}
 800638a:	4618      	mov	r0, r3
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	2000143c 	.word	0x2000143c

08006398 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063a2:	4b29      	ldr	r3, [pc, #164]	; (8006448 <prvAddCurrentTaskToDelayedList+0xb0>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063a8:	4b28      	ldr	r3, [pc, #160]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3304      	adds	r3, #4
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fe fa52 	bl	8004858 <uxListRemove>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10b      	bne.n	80063d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80063ba:	4b24      	ldr	r3, [pc, #144]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c0:	2201      	movs	r2, #1
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43da      	mvns	r2, r3
 80063c8:	4b21      	ldr	r3, [pc, #132]	; (8006450 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4013      	ands	r3, r2
 80063ce:	4a20      	ldr	r2, [pc, #128]	; (8006450 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063d8:	d10a      	bne.n	80063f0 <prvAddCurrentTaskToDelayedList+0x58>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d007      	beq.n	80063f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063e0:	4b1a      	ldr	r3, [pc, #104]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3304      	adds	r3, #4
 80063e6:	4619      	mov	r1, r3
 80063e8:	481a      	ldr	r0, [pc, #104]	; (8006454 <prvAddCurrentTaskToDelayedList+0xbc>)
 80063ea:	f7fe f9da 	bl	80047a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80063ee:	e026      	b.n	800643e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4413      	add	r3, r2
 80063f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80063f8:	4b14      	ldr	r3, [pc, #80]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	429a      	cmp	r2, r3
 8006406:	d209      	bcs.n	800641c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006408:	4b13      	ldr	r3, [pc, #76]	; (8006458 <prvAddCurrentTaskToDelayedList+0xc0>)
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	4b0f      	ldr	r3, [pc, #60]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f7fe f9e7 	bl	80047e8 <vListInsert>
}
 800641a:	e010      	b.n	800643e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800641c:	4b0f      	ldr	r3, [pc, #60]	; (800645c <prvAddCurrentTaskToDelayedList+0xc4>)
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	4b0a      	ldr	r3, [pc, #40]	; (800644c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	3304      	adds	r3, #4
 8006426:	4619      	mov	r1, r3
 8006428:	4610      	mov	r0, r2
 800642a:	f7fe f9dd 	bl	80047e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800642e:	4b0c      	ldr	r3, [pc, #48]	; (8006460 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	429a      	cmp	r2, r3
 8006436:	d202      	bcs.n	800643e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006438:	4a09      	ldr	r2, [pc, #36]	; (8006460 <prvAddCurrentTaskToDelayedList+0xc8>)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	6013      	str	r3, [r2, #0]
}
 800643e:	bf00      	nop
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	20001540 	.word	0x20001540
 800644c:	2000143c 	.word	0x2000143c
 8006450:	20001544 	.word	0x20001544
 8006454:	20001528 	.word	0x20001528
 8006458:	200014f8 	.word	0x200014f8
 800645c:	200014f4 	.word	0x200014f4
 8006460:	2000155c 	.word	0x2000155c

08006464 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006464:	b480      	push	{r7}
 8006466:	b085      	sub	sp, #20
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	3b04      	subs	r3, #4
 8006474:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800647c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	3b04      	subs	r3, #4
 8006482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f023 0201 	bic.w	r2, r3, #1
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	3b04      	subs	r3, #4
 8006492:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006494:	4a08      	ldr	r2, [pc, #32]	; (80064b8 <pxPortInitialiseStack+0x54>)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	3b14      	subs	r3, #20
 800649e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3b20      	subs	r3, #32
 80064aa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80064ac:	68fb      	ldr	r3, [r7, #12]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3714      	adds	r7, #20
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr
 80064b8:	080064bd 	.word	0x080064bd

080064bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80064c2:	2300      	movs	r3, #0
 80064c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80064c6:	4b12      	ldr	r3, [pc, #72]	; (8006510 <prvTaskExitError+0x54>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064ce:	d00a      	beq.n	80064e6 <prvTaskExitError+0x2a>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	60fb      	str	r3, [r7, #12]
}
 80064e2:	bf00      	nop
 80064e4:	e7fe      	b.n	80064e4 <prvTaskExitError+0x28>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	60bb      	str	r3, [r7, #8]
}
 80064f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80064fa:	bf00      	nop
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d0fc      	beq.n	80064fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	3714      	adds	r7, #20
 8006508:	46bd      	mov	sp, r7
 800650a:	bc80      	pop	{r7}
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	20000010 	.word	0x20000010
	...

08006520 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006520:	4b07      	ldr	r3, [pc, #28]	; (8006540 <pxCurrentTCBConst2>)
 8006522:	6819      	ldr	r1, [r3, #0]
 8006524:	6808      	ldr	r0, [r1, #0]
 8006526:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800652a:	f380 8809 	msr	PSP, r0
 800652e:	f3bf 8f6f 	isb	sy
 8006532:	f04f 0000 	mov.w	r0, #0
 8006536:	f380 8811 	msr	BASEPRI, r0
 800653a:	f04e 0e0d 	orr.w	lr, lr, #13
 800653e:	4770      	bx	lr

08006540 <pxCurrentTCBConst2>:
 8006540:	2000143c 	.word	0x2000143c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006544:	bf00      	nop
 8006546:	bf00      	nop

08006548 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006548:	4806      	ldr	r0, [pc, #24]	; (8006564 <prvPortStartFirstTask+0x1c>)
 800654a:	6800      	ldr	r0, [r0, #0]
 800654c:	6800      	ldr	r0, [r0, #0]
 800654e:	f380 8808 	msr	MSP, r0
 8006552:	b662      	cpsie	i
 8006554:	b661      	cpsie	f
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	f3bf 8f6f 	isb	sy
 800655e:	df00      	svc	0
 8006560:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006562:	bf00      	nop
 8006564:	e000ed08 	.word	0xe000ed08

08006568 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800656e:	4b3a      	ldr	r3, [pc, #232]	; (8006658 <xPortStartScheduler+0xf0>)
 8006570:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	b2db      	uxtb	r3, r3
 8006578:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	22ff      	movs	r2, #255	; 0xff
 800657e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	b2db      	uxtb	r3, r3
 8006586:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006588:	79fb      	ldrb	r3, [r7, #7]
 800658a:	b2db      	uxtb	r3, r3
 800658c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006590:	b2da      	uxtb	r2, r3
 8006592:	4b32      	ldr	r3, [pc, #200]	; (800665c <xPortStartScheduler+0xf4>)
 8006594:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006596:	4b32      	ldr	r3, [pc, #200]	; (8006660 <xPortStartScheduler+0xf8>)
 8006598:	2207      	movs	r2, #7
 800659a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800659c:	e009      	b.n	80065b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800659e:	4b30      	ldr	r3, [pc, #192]	; (8006660 <xPortStartScheduler+0xf8>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	3b01      	subs	r3, #1
 80065a4:	4a2e      	ldr	r2, [pc, #184]	; (8006660 <xPortStartScheduler+0xf8>)
 80065a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	005b      	lsls	r3, r3, #1
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065b2:	79fb      	ldrb	r3, [r7, #7]
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ba:	2b80      	cmp	r3, #128	; 0x80
 80065bc:	d0ef      	beq.n	800659e <xPortStartScheduler+0x36>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 80065be:	4b28      	ldr	r3, [pc, #160]	; (8006660 <xPortStartScheduler+0xf8>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f1c3 0307 	rsb	r3, r3, #7
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d00a      	beq.n	80065e0 <xPortStartScheduler+0x78>
	__asm volatile
 80065ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ce:	f383 8811 	msr	BASEPRI, r3
 80065d2:	f3bf 8f6f 	isb	sy
 80065d6:	f3bf 8f4f 	dsb	sy
 80065da:	613b      	str	r3, [r7, #16]
}
 80065dc:	bf00      	nop
 80065de:	e7fe      	b.n	80065de <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80065e0:	4b1f      	ldr	r3, [pc, #124]	; (8006660 <xPortStartScheduler+0xf8>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f1c3 0307 	rsb	r3, r3, #7
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d00a      	beq.n	8006602 <xPortStartScheduler+0x9a>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	60fb      	str	r3, [r7, #12]
}
 80065fe:	bf00      	nop
 8006600:	e7fe      	b.n	8006600 <xPortStartScheduler+0x98>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006602:	4b17      	ldr	r3, [pc, #92]	; (8006660 <xPortStartScheduler+0xf8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	021b      	lsls	r3, r3, #8
 8006608:	4a15      	ldr	r2, [pc, #84]	; (8006660 <xPortStartScheduler+0xf8>)
 800660a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800660c:	4b14      	ldr	r3, [pc, #80]	; (8006660 <xPortStartScheduler+0xf8>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006614:	4a12      	ldr	r2, [pc, #72]	; (8006660 <xPortStartScheduler+0xf8>)
 8006616:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	b2da      	uxtb	r2, r3
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006620:	4b10      	ldr	r3, [pc, #64]	; (8006664 <xPortStartScheduler+0xfc>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a0f      	ldr	r2, [pc, #60]	; (8006664 <xPortStartScheduler+0xfc>)
 8006626:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800662a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800662c:	4b0d      	ldr	r3, [pc, #52]	; (8006664 <xPortStartScheduler+0xfc>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a0c      	ldr	r2, [pc, #48]	; (8006664 <xPortStartScheduler+0xfc>)
 8006632:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006636:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006638:	f000 f8b8 	bl	80067ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800663c:	4b0a      	ldr	r3, [pc, #40]	; (8006668 <xPortStartScheduler+0x100>)
 800663e:	2200      	movs	r2, #0
 8006640:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006642:	f7ff ff81 	bl	8006548 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006646:	f7ff fa73 	bl	8005b30 <vTaskSwitchContext>
	prvTaskExitError();
 800664a:	f7ff ff37 	bl	80064bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	e000e400 	.word	0xe000e400
 800665c:	20001568 	.word	0x20001568
 8006660:	2000156c 	.word	0x2000156c
 8006664:	e000ed20 	.word	0xe000ed20
 8006668:	20000010 	.word	0x20000010

0800666c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	607b      	str	r3, [r7, #4]
}
 8006684:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006686:	4b0f      	ldr	r3, [pc, #60]	; (80066c4 <vPortEnterCritical+0x58>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3301      	adds	r3, #1
 800668c:	4a0d      	ldr	r2, [pc, #52]	; (80066c4 <vPortEnterCritical+0x58>)
 800668e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006690:	4b0c      	ldr	r3, [pc, #48]	; (80066c4 <vPortEnterCritical+0x58>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d10f      	bne.n	80066b8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006698:	4b0b      	ldr	r3, [pc, #44]	; (80066c8 <vPortEnterCritical+0x5c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00a      	beq.n	80066b8 <vPortEnterCritical+0x4c>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	603b      	str	r3, [r7, #0]
}
 80066b4:	bf00      	nop
 80066b6:	e7fe      	b.n	80066b6 <vPortEnterCritical+0x4a>
	}
}
 80066b8:	bf00      	nop
 80066ba:	370c      	adds	r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20000010 	.word	0x20000010
 80066c8:	e000ed04 	.word	0xe000ed04

080066cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80066d2:	4b11      	ldr	r3, [pc, #68]	; (8006718 <vPortExitCritical+0x4c>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10a      	bne.n	80066f0 <vPortExitCritical+0x24>
	__asm volatile
 80066da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066de:	f383 8811 	msr	BASEPRI, r3
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	f3bf 8f4f 	dsb	sy
 80066ea:	607b      	str	r3, [r7, #4]
}
 80066ec:	bf00      	nop
 80066ee:	e7fe      	b.n	80066ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066f0:	4b09      	ldr	r3, [pc, #36]	; (8006718 <vPortExitCritical+0x4c>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	3b01      	subs	r3, #1
 80066f6:	4a08      	ldr	r2, [pc, #32]	; (8006718 <vPortExitCritical+0x4c>)
 80066f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066fa:	4b07      	ldr	r3, [pc, #28]	; (8006718 <vPortExitCritical+0x4c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d105      	bne.n	800670e <vPortExitCritical+0x42>
 8006702:	2300      	movs	r3, #0
 8006704:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	f383 8811 	msr	BASEPRI, r3
}
 800670c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800670e:	bf00      	nop
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	bc80      	pop	{r7}
 8006716:	4770      	bx	lr
 8006718:	20000010 	.word	0x20000010
 800671c:	00000000 	.word	0x00000000

08006720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006720:	f3ef 8009 	mrs	r0, PSP
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	4b0d      	ldr	r3, [pc, #52]	; (8006760 <pxCurrentTCBConst>)
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006730:	6010      	str	r0, [r2, #0]
 8006732:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006736:	f04f 0050 	mov.w	r0, #80	; 0x50
 800673a:	f380 8811 	msr	BASEPRI, r0
 800673e:	f7ff f9f7 	bl	8005b30 <vTaskSwitchContext>
 8006742:	f04f 0000 	mov.w	r0, #0
 8006746:	f380 8811 	msr	BASEPRI, r0
 800674a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800674e:	6819      	ldr	r1, [r3, #0]
 8006750:	6808      	ldr	r0, [r1, #0]
 8006752:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006756:	f380 8809 	msr	PSP, r0
 800675a:	f3bf 8f6f 	isb	sy
 800675e:	4770      	bx	lr

08006760 <pxCurrentTCBConst>:
 8006760:	2000143c 	.word	0x2000143c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop

08006768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
	__asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	607b      	str	r3, [r7, #4]
}
 8006780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006782:	f7ff f8fb 	bl	800597c <xTaskIncrementTick>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800678c:	4b06      	ldr	r3, [pc, #24]	; (80067a8 <SysTick_Handler+0x40>)
 800678e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006792:	601a      	str	r2, [r3, #0]
 8006794:	2300      	movs	r3, #0
 8006796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	f383 8811 	msr	BASEPRI, r3
}
 800679e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80067a0:	bf00      	nop
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	e000ed04 	.word	0xe000ed04

080067ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067b0:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <vPortSetupTimerInterrupt+0x30>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067b6:	4b0a      	ldr	r3, [pc, #40]	; (80067e0 <vPortSetupTimerInterrupt+0x34>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067bc:	4b09      	ldr	r3, [pc, #36]	; (80067e4 <vPortSetupTimerInterrupt+0x38>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a09      	ldr	r2, [pc, #36]	; (80067e8 <vPortSetupTimerInterrupt+0x3c>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	099b      	lsrs	r3, r3, #6
 80067c8:	4a08      	ldr	r2, [pc, #32]	; (80067ec <vPortSetupTimerInterrupt+0x40>)
 80067ca:	3b01      	subs	r3, #1
 80067cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067ce:	4b03      	ldr	r3, [pc, #12]	; (80067dc <vPortSetupTimerInterrupt+0x30>)
 80067d0:	2207      	movs	r2, #7
 80067d2:	601a      	str	r2, [r3, #0]
}
 80067d4:	bf00      	nop
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bc80      	pop	{r7}
 80067da:	4770      	bx	lr
 80067dc:	e000e010 	.word	0xe000e010
 80067e0:	e000e018 	.word	0xe000e018
 80067e4:	20000004 	.word	0x20000004
 80067e8:	10624dd3 	.word	0x10624dd3
 80067ec:	e000e014 	.word	0xe000e014

080067f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067f6:	f3ef 8305 	mrs	r3, IPSR
 80067fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b0f      	cmp	r3, #15
 8006800:	d914      	bls.n	800682c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006802:	4a16      	ldr	r2, [pc, #88]	; (800685c <vPortValidateInterruptPriority+0x6c>)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	4413      	add	r3, r2
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800680c:	4b14      	ldr	r3, [pc, #80]	; (8006860 <vPortValidateInterruptPriority+0x70>)
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	7afa      	ldrb	r2, [r7, #11]
 8006812:	429a      	cmp	r2, r3
 8006814:	d20a      	bcs.n	800682c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	607b      	str	r3, [r7, #4]
}
 8006828:	bf00      	nop
 800682a:	e7fe      	b.n	800682a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800682c:	4b0d      	ldr	r3, [pc, #52]	; (8006864 <vPortValidateInterruptPriority+0x74>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006834:	4b0c      	ldr	r3, [pc, #48]	; (8006868 <vPortValidateInterruptPriority+0x78>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	429a      	cmp	r2, r3
 800683a:	d90a      	bls.n	8006852 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	603b      	str	r3, [r7, #0]
}
 800684e:	bf00      	nop
 8006850:	e7fe      	b.n	8006850 <vPortValidateInterruptPriority+0x60>
	}
 8006852:	bf00      	nop
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	bc80      	pop	{r7}
 800685a:	4770      	bx	lr
 800685c:	e000e3f0 	.word	0xe000e3f0
 8006860:	20001568 	.word	0x20001568
 8006864:	e000ed0c 	.word	0xe000ed0c
 8006868:	2000156c 	.word	0x2000156c

0800686c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b08a      	sub	sp, #40	; 0x28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006874:	2300      	movs	r3, #0
 8006876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006878:	f7fe ffd6 	bl	8005828 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800687c:	4b58      	ldr	r3, [pc, #352]	; (80069e0 <pvPortMalloc+0x174>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006884:	f000 f910 	bl	8006aa8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006888:	4b56      	ldr	r3, [pc, #344]	; (80069e4 <pvPortMalloc+0x178>)
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4013      	ands	r3, r2
 8006890:	2b00      	cmp	r3, #0
 8006892:	f040 808e 	bne.w	80069b2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01d      	beq.n	80068d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800689c:	2208      	movs	r2, #8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4413      	add	r3, r2
 80068a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d014      	beq.n	80068d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f023 0307 	bic.w	r3, r3, #7
 80068b4:	3308      	adds	r3, #8
 80068b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0307 	and.w	r3, r3, #7
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00a      	beq.n	80068d8 <pvPortMalloc+0x6c>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	617b      	str	r3, [r7, #20]
}
 80068d4:	bf00      	nop
 80068d6:	e7fe      	b.n	80068d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d069      	beq.n	80069b2 <pvPortMalloc+0x146>
 80068de:	4b42      	ldr	r3, [pc, #264]	; (80069e8 <pvPortMalloc+0x17c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d864      	bhi.n	80069b2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068e8:	4b40      	ldr	r3, [pc, #256]	; (80069ec <pvPortMalloc+0x180>)
 80068ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068ec:	4b3f      	ldr	r3, [pc, #252]	; (80069ec <pvPortMalloc+0x180>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068f2:	e004      	b.n	80068fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80068f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	429a      	cmp	r2, r3
 8006906:	d903      	bls.n	8006910 <pvPortMalloc+0xa4>
 8006908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1f1      	bne.n	80068f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006910:	4b33      	ldr	r3, [pc, #204]	; (80069e0 <pvPortMalloc+0x174>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006916:	429a      	cmp	r2, r3
 8006918:	d04b      	beq.n	80069b2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2208      	movs	r2, #8
 8006920:	4413      	add	r3, r2
 8006922:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800692c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	1ad2      	subs	r2, r2, r3
 8006934:	2308      	movs	r3, #8
 8006936:	005b      	lsls	r3, r3, #1
 8006938:	429a      	cmp	r2, r3
 800693a:	d91f      	bls.n	800697c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800693c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4413      	add	r3, r2
 8006942:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	f003 0307 	and.w	r3, r3, #7
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <pvPortMalloc+0xf8>
	__asm volatile
 800694e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006952:	f383 8811 	msr	BASEPRI, r3
 8006956:	f3bf 8f6f 	isb	sy
 800695a:	f3bf 8f4f 	dsb	sy
 800695e:	613b      	str	r3, [r7, #16]
}
 8006960:	bf00      	nop
 8006962:	e7fe      	b.n	8006962 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006966:	685a      	ldr	r2, [r3, #4]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	1ad2      	subs	r2, r2, r3
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006976:	69b8      	ldr	r0, [r7, #24]
 8006978:	f000 f8f8 	bl	8006b6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800697c:	4b1a      	ldr	r3, [pc, #104]	; (80069e8 <pvPortMalloc+0x17c>)
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	4a18      	ldr	r2, [pc, #96]	; (80069e8 <pvPortMalloc+0x17c>)
 8006988:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800698a:	4b17      	ldr	r3, [pc, #92]	; (80069e8 <pvPortMalloc+0x17c>)
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	4b18      	ldr	r3, [pc, #96]	; (80069f0 <pvPortMalloc+0x184>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d203      	bcs.n	800699e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006996:	4b14      	ldr	r3, [pc, #80]	; (80069e8 <pvPortMalloc+0x17c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a15      	ldr	r2, [pc, #84]	; (80069f0 <pvPortMalloc+0x184>)
 800699c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800699e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	4b10      	ldr	r3, [pc, #64]	; (80069e4 <pvPortMalloc+0x178>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	431a      	orrs	r2, r3
 80069a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	2200      	movs	r2, #0
 80069b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069b2:	f7fe ff47 	bl	8005844 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00a      	beq.n	80069d6 <pvPortMalloc+0x16a>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	60fb      	str	r3, [r7, #12]
}
 80069d2:	bf00      	nop
 80069d4:	e7fe      	b.n	80069d4 <pvPortMalloc+0x168>
	return pvReturn;
 80069d6:	69fb      	ldr	r3, [r7, #28]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3728      	adds	r7, #40	; 0x28
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	20002178 	.word	0x20002178
 80069e4:	20002184 	.word	0x20002184
 80069e8:	2000217c 	.word	0x2000217c
 80069ec:	20002170 	.word	0x20002170
 80069f0:	20002180 	.word	0x20002180

080069f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d048      	beq.n	8006a98 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a06:	2308      	movs	r3, #8
 8006a08:	425b      	negs	r3, r3
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	4b21      	ldr	r3, [pc, #132]	; (8006aa0 <vPortFree+0xac>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d10a      	bne.n	8006a38 <vPortFree+0x44>
	__asm volatile
 8006a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a26:	f383 8811 	msr	BASEPRI, r3
 8006a2a:	f3bf 8f6f 	isb	sy
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	60fb      	str	r3, [r7, #12]
}
 8006a34:	bf00      	nop
 8006a36:	e7fe      	b.n	8006a36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00a      	beq.n	8006a56 <vPortFree+0x62>
	__asm volatile
 8006a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	60bb      	str	r3, [r7, #8]
}
 8006a52:	bf00      	nop
 8006a54:	e7fe      	b.n	8006a54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	4b11      	ldr	r3, [pc, #68]	; (8006aa0 <vPortFree+0xac>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4013      	ands	r3, r2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d019      	beq.n	8006a98 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d115      	bne.n	8006a98 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	4b0b      	ldr	r3, [pc, #44]	; (8006aa0 <vPortFree+0xac>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	43db      	mvns	r3, r3
 8006a76:	401a      	ands	r2, r3
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a7c:	f7fe fed4 	bl	8005828 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	4b07      	ldr	r3, [pc, #28]	; (8006aa4 <vPortFree+0xb0>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4413      	add	r3, r2
 8006a8a:	4a06      	ldr	r2, [pc, #24]	; (8006aa4 <vPortFree+0xb0>)
 8006a8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a8e:	6938      	ldr	r0, [r7, #16]
 8006a90:	f000 f86c 	bl	8006b6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006a94:	f7fe fed6 	bl	8005844 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a98:	bf00      	nop
 8006a9a:	3718      	adds	r7, #24
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	20002184 	.word	0x20002184
 8006aa4:	2000217c 	.word	0x2000217c

08006aa8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006aae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006ab2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ab4:	4b27      	ldr	r3, [pc, #156]	; (8006b54 <prvHeapInit+0xac>)
 8006ab6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f003 0307 	and.w	r3, r3, #7
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00c      	beq.n	8006adc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	3307      	adds	r3, #7
 8006ac6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 0307 	bic.w	r3, r3, #7
 8006ace:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	4a1f      	ldr	r2, [pc, #124]	; (8006b54 <prvHeapInit+0xac>)
 8006ad8:	4413      	add	r3, r2
 8006ada:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ae0:	4a1d      	ldr	r2, [pc, #116]	; (8006b58 <prvHeapInit+0xb0>)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ae6:	4b1c      	ldr	r3, [pc, #112]	; (8006b58 <prvHeapInit+0xb0>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	68ba      	ldr	r2, [r7, #8]
 8006af0:	4413      	add	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006af4:	2208      	movs	r2, #8
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	1a9b      	subs	r3, r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 0307 	bic.w	r3, r3, #7
 8006b02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	4a15      	ldr	r2, [pc, #84]	; (8006b5c <prvHeapInit+0xb4>)
 8006b08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b0a:	4b14      	ldr	r3, [pc, #80]	; (8006b5c <prvHeapInit+0xb4>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b12:	4b12      	ldr	r3, [pc, #72]	; (8006b5c <prvHeapInit+0xb4>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2200      	movs	r2, #0
 8006b18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	1ad2      	subs	r2, r2, r3
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <prvHeapInit+0xb4>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	4a0a      	ldr	r2, [pc, #40]	; (8006b60 <prvHeapInit+0xb8>)
 8006b36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	4a09      	ldr	r2, [pc, #36]	; (8006b64 <prvHeapInit+0xbc>)
 8006b3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b40:	4b09      	ldr	r3, [pc, #36]	; (8006b68 <prvHeapInit+0xc0>)
 8006b42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006b46:	601a      	str	r2, [r3, #0]
}
 8006b48:	bf00      	nop
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bc80      	pop	{r7}
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	20001570 	.word	0x20001570
 8006b58:	20002170 	.word	0x20002170
 8006b5c:	20002178 	.word	0x20002178
 8006b60:	20002180 	.word	0x20002180
 8006b64:	2000217c 	.word	0x2000217c
 8006b68:	20002184 	.word	0x20002184

08006b6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b74:	4b27      	ldr	r3, [pc, #156]	; (8006c14 <prvInsertBlockIntoFreeList+0xa8>)
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	e002      	b.n	8006b80 <prvInsertBlockIntoFreeList+0x14>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d8f7      	bhi.n	8006b7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	68ba      	ldr	r2, [r7, #8]
 8006b94:	4413      	add	r3, r2
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d108      	bne.n	8006bae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	441a      	add	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	441a      	add	r2, r3
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d118      	bne.n	8006bf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	4b14      	ldr	r3, [pc, #80]	; (8006c18 <prvInsertBlockIntoFreeList+0xac>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d00d      	beq.n	8006bea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685a      	ldr	r2, [r3, #4]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	441a      	add	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	e008      	b.n	8006bfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bea:	4b0b      	ldr	r3, [pc, #44]	; (8006c18 <prvInsertBlockIntoFreeList+0xac>)
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	601a      	str	r2, [r3, #0]
 8006bf2:	e003      	b.n	8006bfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d002      	beq.n	8006c0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c0a:	bf00      	nop
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bc80      	pop	{r7}
 8006c12:	4770      	bx	lr
 8006c14:	20002170 	.word	0x20002170
 8006c18:	20002178 	.word	0x20002178

08006c1c <memset>:
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	4402      	add	r2, r0
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d100      	bne.n	8006c26 <memset+0xa>
 8006c24:	4770      	bx	lr
 8006c26:	f803 1b01 	strb.w	r1, [r3], #1
 8006c2a:	e7f9      	b.n	8006c20 <memset+0x4>

08006c2c <_reclaim_reent>:
 8006c2c:	4b29      	ldr	r3, [pc, #164]	; (8006cd4 <_reclaim_reent+0xa8>)
 8006c2e:	b570      	push	{r4, r5, r6, lr}
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4604      	mov	r4, r0
 8006c34:	4283      	cmp	r3, r0
 8006c36:	d04b      	beq.n	8006cd0 <_reclaim_reent+0xa4>
 8006c38:	69c3      	ldr	r3, [r0, #28]
 8006c3a:	b143      	cbz	r3, 8006c4e <_reclaim_reent+0x22>
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d144      	bne.n	8006ccc <_reclaim_reent+0xa0>
 8006c42:	69e3      	ldr	r3, [r4, #28]
 8006c44:	6819      	ldr	r1, [r3, #0]
 8006c46:	b111      	cbz	r1, 8006c4e <_reclaim_reent+0x22>
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f000 f879 	bl	8006d40 <_free_r>
 8006c4e:	6961      	ldr	r1, [r4, #20]
 8006c50:	b111      	cbz	r1, 8006c58 <_reclaim_reent+0x2c>
 8006c52:	4620      	mov	r0, r4
 8006c54:	f000 f874 	bl	8006d40 <_free_r>
 8006c58:	69e1      	ldr	r1, [r4, #28]
 8006c5a:	b111      	cbz	r1, 8006c62 <_reclaim_reent+0x36>
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	f000 f86f 	bl	8006d40 <_free_r>
 8006c62:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006c64:	b111      	cbz	r1, 8006c6c <_reclaim_reent+0x40>
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 f86a 	bl	8006d40 <_free_r>
 8006c6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c6e:	b111      	cbz	r1, 8006c76 <_reclaim_reent+0x4a>
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 f865 	bl	8006d40 <_free_r>
 8006c76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006c78:	b111      	cbz	r1, 8006c80 <_reclaim_reent+0x54>
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 f860 	bl	8006d40 <_free_r>
 8006c80:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006c82:	b111      	cbz	r1, 8006c8a <_reclaim_reent+0x5e>
 8006c84:	4620      	mov	r0, r4
 8006c86:	f000 f85b 	bl	8006d40 <_free_r>
 8006c8a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006c8c:	b111      	cbz	r1, 8006c94 <_reclaim_reent+0x68>
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f000 f856 	bl	8006d40 <_free_r>
 8006c94:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006c96:	b111      	cbz	r1, 8006c9e <_reclaim_reent+0x72>
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 f851 	bl	8006d40 <_free_r>
 8006c9e:	6a23      	ldr	r3, [r4, #32]
 8006ca0:	b1b3      	cbz	r3, 8006cd0 <_reclaim_reent+0xa4>
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ca8:	4718      	bx	r3
 8006caa:	5949      	ldr	r1, [r1, r5]
 8006cac:	b941      	cbnz	r1, 8006cc0 <_reclaim_reent+0x94>
 8006cae:	3504      	adds	r5, #4
 8006cb0:	69e3      	ldr	r3, [r4, #28]
 8006cb2:	2d80      	cmp	r5, #128	; 0x80
 8006cb4:	68d9      	ldr	r1, [r3, #12]
 8006cb6:	d1f8      	bne.n	8006caa <_reclaim_reent+0x7e>
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f000 f841 	bl	8006d40 <_free_r>
 8006cbe:	e7c0      	b.n	8006c42 <_reclaim_reent+0x16>
 8006cc0:	680e      	ldr	r6, [r1, #0]
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f000 f83c 	bl	8006d40 <_free_r>
 8006cc8:	4631      	mov	r1, r6
 8006cca:	e7ef      	b.n	8006cac <_reclaim_reent+0x80>
 8006ccc:	2500      	movs	r5, #0
 8006cce:	e7ef      	b.n	8006cb0 <_reclaim_reent+0x84>
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000060 	.word	0x20000060

08006cd8 <__libc_init_array>:
 8006cd8:	b570      	push	{r4, r5, r6, lr}
 8006cda:	2600      	movs	r6, #0
 8006cdc:	4d0c      	ldr	r5, [pc, #48]	; (8006d10 <__libc_init_array+0x38>)
 8006cde:	4c0d      	ldr	r4, [pc, #52]	; (8006d14 <__libc_init_array+0x3c>)
 8006ce0:	1b64      	subs	r4, r4, r5
 8006ce2:	10a4      	asrs	r4, r4, #2
 8006ce4:	42a6      	cmp	r6, r4
 8006ce6:	d109      	bne.n	8006cfc <__libc_init_array+0x24>
 8006ce8:	f000 f87e 	bl	8006de8 <_init>
 8006cec:	2600      	movs	r6, #0
 8006cee:	4d0a      	ldr	r5, [pc, #40]	; (8006d18 <__libc_init_array+0x40>)
 8006cf0:	4c0a      	ldr	r4, [pc, #40]	; (8006d1c <__libc_init_array+0x44>)
 8006cf2:	1b64      	subs	r4, r4, r5
 8006cf4:	10a4      	asrs	r4, r4, #2
 8006cf6:	42a6      	cmp	r6, r4
 8006cf8:	d105      	bne.n	8006d06 <__libc_init_array+0x2e>
 8006cfa:	bd70      	pop	{r4, r5, r6, pc}
 8006cfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d00:	4798      	blx	r3
 8006d02:	3601      	adds	r6, #1
 8006d04:	e7ee      	b.n	8006ce4 <__libc_init_array+0xc>
 8006d06:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d0a:	4798      	blx	r3
 8006d0c:	3601      	adds	r6, #1
 8006d0e:	e7f2      	b.n	8006cf6 <__libc_init_array+0x1e>
 8006d10:	08006e8c 	.word	0x08006e8c
 8006d14:	08006e8c 	.word	0x08006e8c
 8006d18:	08006e8c 	.word	0x08006e8c
 8006d1c:	08006e90 	.word	0x08006e90

08006d20 <__retarget_lock_acquire_recursive>:
 8006d20:	4770      	bx	lr

08006d22 <__retarget_lock_release_recursive>:
 8006d22:	4770      	bx	lr

08006d24 <memcpy>:
 8006d24:	440a      	add	r2, r1
 8006d26:	4291      	cmp	r1, r2
 8006d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006d2c:	d100      	bne.n	8006d30 <memcpy+0xc>
 8006d2e:	4770      	bx	lr
 8006d30:	b510      	push	{r4, lr}
 8006d32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d36:	4291      	cmp	r1, r2
 8006d38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d3c:	d1f9      	bne.n	8006d32 <memcpy+0xe>
 8006d3e:	bd10      	pop	{r4, pc}

08006d40 <_free_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4605      	mov	r5, r0
 8006d44:	2900      	cmp	r1, #0
 8006d46:	d040      	beq.n	8006dca <_free_r+0x8a>
 8006d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d4c:	1f0c      	subs	r4, r1, #4
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	bfb8      	it	lt
 8006d52:	18e4      	addlt	r4, r4, r3
 8006d54:	f000 f83c 	bl	8006dd0 <__malloc_lock>
 8006d58:	4a1c      	ldr	r2, [pc, #112]	; (8006dcc <_free_r+0x8c>)
 8006d5a:	6813      	ldr	r3, [r2, #0]
 8006d5c:	b933      	cbnz	r3, 8006d6c <_free_r+0x2c>
 8006d5e:	6063      	str	r3, [r4, #4]
 8006d60:	6014      	str	r4, [r2, #0]
 8006d62:	4628      	mov	r0, r5
 8006d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d68:	f000 b838 	b.w	8006ddc <__malloc_unlock>
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	d908      	bls.n	8006d82 <_free_r+0x42>
 8006d70:	6820      	ldr	r0, [r4, #0]
 8006d72:	1821      	adds	r1, r4, r0
 8006d74:	428b      	cmp	r3, r1
 8006d76:	bf01      	itttt	eq
 8006d78:	6819      	ldreq	r1, [r3, #0]
 8006d7a:	685b      	ldreq	r3, [r3, #4]
 8006d7c:	1809      	addeq	r1, r1, r0
 8006d7e:	6021      	streq	r1, [r4, #0]
 8006d80:	e7ed      	b.n	8006d5e <_free_r+0x1e>
 8006d82:	461a      	mov	r2, r3
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	b10b      	cbz	r3, 8006d8c <_free_r+0x4c>
 8006d88:	42a3      	cmp	r3, r4
 8006d8a:	d9fa      	bls.n	8006d82 <_free_r+0x42>
 8006d8c:	6811      	ldr	r1, [r2, #0]
 8006d8e:	1850      	adds	r0, r2, r1
 8006d90:	42a0      	cmp	r0, r4
 8006d92:	d10b      	bne.n	8006dac <_free_r+0x6c>
 8006d94:	6820      	ldr	r0, [r4, #0]
 8006d96:	4401      	add	r1, r0
 8006d98:	1850      	adds	r0, r2, r1
 8006d9a:	4283      	cmp	r3, r0
 8006d9c:	6011      	str	r1, [r2, #0]
 8006d9e:	d1e0      	bne.n	8006d62 <_free_r+0x22>
 8006da0:	6818      	ldr	r0, [r3, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	4408      	add	r0, r1
 8006da6:	6010      	str	r0, [r2, #0]
 8006da8:	6053      	str	r3, [r2, #4]
 8006daa:	e7da      	b.n	8006d62 <_free_r+0x22>
 8006dac:	d902      	bls.n	8006db4 <_free_r+0x74>
 8006dae:	230c      	movs	r3, #12
 8006db0:	602b      	str	r3, [r5, #0]
 8006db2:	e7d6      	b.n	8006d62 <_free_r+0x22>
 8006db4:	6820      	ldr	r0, [r4, #0]
 8006db6:	1821      	adds	r1, r4, r0
 8006db8:	428b      	cmp	r3, r1
 8006dba:	bf01      	itttt	eq
 8006dbc:	6819      	ldreq	r1, [r3, #0]
 8006dbe:	685b      	ldreq	r3, [r3, #4]
 8006dc0:	1809      	addeq	r1, r1, r0
 8006dc2:	6021      	streq	r1, [r4, #0]
 8006dc4:	6063      	str	r3, [r4, #4]
 8006dc6:	6054      	str	r4, [r2, #4]
 8006dc8:	e7cb      	b.n	8006d62 <_free_r+0x22>
 8006dca:	bd38      	pop	{r3, r4, r5, pc}
 8006dcc:	200022c4 	.word	0x200022c4

08006dd0 <__malloc_lock>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	; (8006dd8 <__malloc_lock+0x8>)
 8006dd2:	f7ff bfa5 	b.w	8006d20 <__retarget_lock_acquire_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	200022c0 	.word	0x200022c0

08006ddc <__malloc_unlock>:
 8006ddc:	4801      	ldr	r0, [pc, #4]	; (8006de4 <__malloc_unlock+0x8>)
 8006dde:	f7ff bfa0 	b.w	8006d22 <__retarget_lock_release_recursive>
 8006de2:	bf00      	nop
 8006de4:	200022c0 	.word	0x200022c0

08006de8 <_init>:
 8006de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dea:	bf00      	nop
 8006dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dee:	bc08      	pop	{r3}
 8006df0:	469e      	mov	lr, r3
 8006df2:	4770      	bx	lr

08006df4 <_fini>:
 8006df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df6:	bf00      	nop
 8006df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dfa:	bc08      	pop	{r3}
 8006dfc:	469e      	mov	lr, r3
 8006dfe:	4770      	bx	lr
