Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 18 18:14:43 2020
| Host         : hulk running 64-bit unknown
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   218 |
|    Minimum number of control sets                        |   218 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   527 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   218 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    24 |
| >= 16              |    90 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             430 |          175 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             279 |          116 |
| Yes          | No                    | No                     |            1503 |          451 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2069 |          744 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                              Enable Signal                                                                                              |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[9][0]           | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[1][0]           | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_3[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[17][0]          | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_2[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                     | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_1[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg[0]                                      | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_4[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_5[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_6[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                      |                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                     | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                  | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_ready_i_reg_0[0]                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                            |                2 |              4 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         | design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                        | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                            |                3 |              4 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_addr[31]_i_1_n_0                                                                                                                     | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wstrb[3]_i_1_n_0                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                     | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                1 |              4 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_timeout_counter[3]_i_2_n_0                                                                                                          | design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1_n_0                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/porReset/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/latched_rd[4]_i_2_n_0                                                                                                                    | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/latched_rd[4]_i_1_n_0                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                      | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/instr_lhu_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                2 |              5 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/riscvReset/U0/SEQ/seq_cnt_en                                                                                                                                               | design_1_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/porReset/U0/SEQ/seq_cnt_en                                                                                                                                                                   | design_1_i/porReset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         | design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                           | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                   |                1 |              7 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/E[0]                                                                                                                            | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpu_state[7]_i_1_n_0                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                         | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psInterruptController/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                            | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                            | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                   |                                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                 | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]_0[0]                                                                                 | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                                 |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                         | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                     |                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_addr[31]_i_1_n_0                                                                                                                     |                                                                                                                                                                 |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in |                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                      |                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                         | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                       | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                             | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                 |                                                                                                                                                                 |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | design_1_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                4 |             19 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                      | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_imm[31]_i_1_n_0                                                                          |                7 |             20 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_rdata_q[31]_i_1_n_0                                                                                                                  |                                                                                                                                                                 |               12 |             22 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                      | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_0                                                                                |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                 |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                                 |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                    |                                                                                                                                                                 |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                                 |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                 |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                         | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                             | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                    | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                    | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 |                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                    | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               13 |             32 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata[31]_i_1_n_0                                                                                                                    |                                                                                                                                                                 |               13 |             32 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_4                                                                                                                        |                                                                                                                                                                 |               11 |             32 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_2[0]                                                                                                                     |                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                       | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                  | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                    | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                  | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |               18 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]         |               10 |             35 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/instr_lui0                                                                                                                               |                                                                                                                                                                 |               15 |             43 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                      |                                                                                                                                                                 |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                     |                                                                                                                                                                 |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                 |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                                 |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                 |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                 |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                                 |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                 |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                 |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                     |                                                                                                                                                                 |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                     |                                                                                                                                                                 |               14 |             46 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/Q[2]                                                                                                                                     | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_0                                                                                |               21 |             62 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr                                                                                                                              | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_0                                                                                |               16 |             64 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/resetn_0                                                                                |               26 |             79 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0                                                                                                          |                                                                                                                                                                 |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   | design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      |                                                                                                                                                                 |               62 |            153 |
|  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         |                                                                                                                                                                 |               76 |            155 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         |                                                                                                                                                                 |              101 |            277 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


