this proposed sensor and reader system. 
英文關鍵詞： Contact lens, IOP system, Miniature antenna 
 
 2 
    青光眼又被稱為綠內障，可分為急性青光眼、
慢性青光眼、先天性青光眼及續發性青光眼，是世
界各地成人最主要導致失明的眼疾之ㄧ，其中急性
青光眼甚至可能在 1 至 2 天內造成失明。其成因主
要是因為某些不明的因素導致眼球內的房水分泌
增加或者排出受阻時，造成眼內壓力的升高，而當
眼壓超出了正常人眼所能忍受的範圍時，便會使視
神經萎縮，導致視力模糊或視力缺損。由於慢性青
光眼是不容易發現的，病人通常眼睛外部沒有任何
異常，也沒有任何自覺症狀，因為眼壓是慢慢升
高，病人會習慣慢慢升高所帶來的不舒服，這種狀
況通常都是到了晚期才會被發覺。 
    現今醫療技術中，青光眼的治療，事實上只能
算是控制眼壓，能透過眼藥、口服藥、鐳射治療或
手術等方法來控制，穩定病情。一般而言，青光眼
之破壞為不可逆的變化，視神經一旦受到傷害，就
無法再回復。因此本計畫欲實現能監控眼壓之系
統，用於眼疾的及早發現、治療。 
三、 結果與討論 
 
本計畫至目前已將 CLS Sensor 端與 IOP Reader 端
所有發射讀取子電路完成，當中包括：(1)Sensor
端：5.8 GHz 整流電路、穩壓電路、2.4 GHz 壓控
震盪讀取電路。(2)Reader 端：5.8 GHz 發射端 PLL、
2.4 GHz LNA、Mixer、 2.2 GHz PLL 以及 F to V 
Converter，如 Fig. 1。Sensor 端的整流電路是連接
子計畫二之 5.8 GHz Loop Antenna，再將接收的
Power利用整流電路轉至DC Voltage給後端穩壓電
路輸出一穩定之 1.5V 電壓，接著這穩定電壓提供
給 2.4 GHz VCO 眼壓讀取電路，傳送出含有頻率變
化之 2.4 GHz 頻率給外部讀取器，外部由 2.4 GHz
之 LNA 接收到後，傳給後端混波電路，同時加入
2.2 GHz 之固定頻率，解調出 200 MHz 上下變化之
頻率，在傳送至後端 F-V 電路，抓取眼壓變化之訊
號，完成整個異質整合之系統。Fig 2. 為含有
5.8GHz 之匹配網絡與倍壓整流電路，本系統採用
二階倍壓電路為基本架構，並使用 L 型之匹配電
路，目的為配合後端電路之應用，減低負載效應之
影響並提高轉換效能。Fig 3. 為匹配網絡電路之設
計原哩，因 5.8 GHz 在人體的使用上，屬於較高之
頻帶，因此我們需要加入匹配電路來減少傳輸功率
之損耗，避免在人體上傳輸太高之電磁波。Fig4. 為
加入匹配網絡後，可看出 5.8GHz 左右之頻帶皆有
超過-10dB 之 Return Loss，且頻寬有幾近於 1.9GHz
左右之表現。Fig5. 為 5.8GHz 之整流電路之輸出功
率，可看出若要轉換出 3mW 左右之功率，輸入端
需傳入大約 9dBm 之功率，此值亦符合人體介質
SAR 值之規範。Fig6. 為 5.8GHz 之整流電路轉換
效，且在所需之 7dBm功率下，皆有 30%之轉換效
能。接著將前端穩壓電路轉出之功率傳送至穩壓電
路(含 Low Dropout  Regulator)，Fig 7.為穩壓電路
之電路圖。Fig 8.為提供穩壓電路之參考電壓 1.25 V
之 BandGap Circuit 電路是意圖。Fig 9.則為穩壓電
路在 1.8 V-2.2 V 不同輸入電壓值且不同 CORNER
之下，皆可輸出穩電之 1.5V 電壓。 
 Fig 10.為 VCO 在啟動時，LDO 之 LOAD 
TRANSIS 結果，在 100 ns 之後，LDO 輸出即為穩
態。在 Fig 11.為 Fig 10 之細部圖，其 Voltage ripple
為 10.45 mV，且為一穩態。Fig 15-18.為 Sensor 端
電路整合之 LDO Post-Sim結果，Fig 15.為 VCO 之
輸出電壓，其振幅為 0.23-1.23 V，此點只看 VCO
之輸出端，並未加上與天線整合之匹配網絡。而
Fig 16.則為與天線整合且加上匹配網絡之 VCO 輸
出電壓，其振幅較小，大概為 46.97 mV，換算成接
收功率為-11.6 dBm，此結果則直接傳至 2.4 GHz 之
Loop Antenna 經由空氣傳輸至 Reader 端天線，並由
讀取電路之前端 Frond-End 接收。Fig 17.則為 VCO
之 Spectrum，由此圖可看出傳輸之頻率為 2.34 
GHz，此為我們原先設計之數值結果。Fig 18. 則為
本次 Sensor 端之晶片下線圖。 
TableI-IV 為 Sensor 端電路之電路特性整理。
Table I 為 5.8 GHz 倍壓電路之轉換效能，在
POST-SIM 部分，在不同 CORNER 下其轉換效能皆
有 30%之效能。Table II 則為穩壓電路部分之效能，
在不同 CORNER下，所耗費之功率非別為 44.2238 
uW(TT Corner)、64.4105 uW(SS Corner)、42.6894(FF 
Corner)。Table III 為 2.4 GHz VCO 震盪出頻率效
能，其在不同 Corner下之頻帶變化之情形。Table IV
則為 VCO 之功率損耗結果。 
   在讀取端的部分，其中包含 LNA(Fig.19)、
Mixer(Fig.20)、 PLL 與一個頻率對電壓轉換器
(frequency-to- voltage Converter)的整合，做為此
2.4GHz Sensor Receiver的實現，並使用Frequency to 
voltage converter針對 IF Band頻率的變化量改成電
壓變化量做輸出。考量整個電路設計上需求，經由
天線 ( antenna) 接收進來的訊號，其中必包含需要
的訊號和不需要的，而不需要的訊號可能經由任何
途徑產生，例如無線通訊系統等，這些與系統無關
的信號皆會對電路系統產生干擾，皆可稱為雜訊 
( Noise ) ，而如何將微弱的射頻訊號放大，提升訊
號雜訊比 ( signal to noise ratio : SNR ) ，使後級能
有效判斷進行解調處理就是低雜訊放大器(LNA)的
工作，並且使用 2.2GHz 的鎖相迴路(Phase Lock 
Loop)提供一個穩定的 2.2GHz 的頻率，再經由混波
器(Mixer)把射頻訊號 2.4GHz 與 2.2GHz(PLL 產生
的 LO 訊號)混頻出來中頻 200MHz(IF-band)再經由
後級 Buffer 放大 IF 的訊號，放大至方波訊號，此
次實驗室已經規畫好 IF-band 的後級訊號處理與分
析，是採用一 Frequency to voltage converter 電路把
頻率轉成電壓值，再根據變化的電壓值去分析感測
訊號，其感測端所改變的電感值，所對應到的 VCO
所振盪出不同樣的頻率。其整體架構圖如 Fig1. 所
示，其每一個電路功能上述內容皆有說明。 
   關於模擬圖的部分說明，在 Fig.29 為低雜訊放
大器所增加的增益，並且其 Fig.30 為其 LNA 所有
的 Noise figure，由於在系統中，其 NF 在第一級是
最為重要的，所以必須要把 NF 做得越低越好，這
 4 
NF 3.3@2.4GHz dB 
Input return loss >10(2.4 GHz) dB 
Output return loss >10 (2.4 GHz) dB 
Power consumption 3.57mA*1.8V=6.4
6 
mW 
IIP3 -4 dBm 
Table VI : Low noise amplifier all corner(2.4GHz LNA) 
Cascode 
LNA 
Gain(d
B) 
NF(d
B) 
IIP3 
(dBm
) 
S(1,1) 
(dB) 
S(2,2) 
(dB) 
TT(post-sim) 11.366 3.213 -3 -13.259 -12.345 
pFF(post-sim) 12.982 3.031 -3 -9.030 -9.052 
SS(post-sim) 8.735 3.564 -3 -9.556 -14.708 
FS(post-sim) 12.217 3.176 -3 -12.486 -11.011 
SF(post-sim) 9.954 3.301 -3 -14.390 -13.798 
 
Table VII : Single balance Mixer(2.4GHz Mixer) 
Single balance Mixer 
VDD 1.8 V 
RF frequency 2.4 GHz 
LO frequency 2.2 GHz 
Gain(有雙端轉單端
buffer) 
23.46 dB 
Gain(有三級 buffer) 53.185 dB 
Conversion Gain(有雙端
轉單端 buffer) 
3.59 dB 
Conversion Gain(有三級
buffer) 
62.76 dB 
SSB NF 6.5 dB 
LO to RF -17.571 dB 
LO to IF -39.058 dB 
RF to IF 4.998 dB 
Power consumption(有雙
端轉單端 buffer) 
11.7mW 
@6.5mA  
mW 
Power consumption(有三
級 buffer) 
15.6mW 
@8.641mA 
mW 
IIP3 1                                                                                                                                                                                                              dBm 
 
Table VIII : Single balance Mixer (2.4GHz Mixer) 
Single balance 
Mixer(經過三
級 buffer) 
Conversio
n Gain(dB) 
Gain(dB
) 
NF(dB
) 
IIP3 
(dBm) 
TT(post-sim) 62.760 53.185 6.107 1 
FF(post-sim) 63.234 54.703 4.547 1 
SS(post-sim) 59.347 52.507 9.179 1 
FS(post-sim) 57.039 52.925 10.926 1 
SF(post-sim) 62.359 54.814 6.568 1 
 
Table IX :Phase lock loop(2.2GHz PLL) 
Phase Lock Loop 
Specifications(TT 27oC) This Work 
(pre-sim) 
This 
Work 
(Post-sim) 
Technology TSMC018 
0.18um 
CMOS 
TSMC018 
0.18um 
CMOS 
Power supply (V) 1.8 1.8 
VCO Power consumption( m W) 3.72 3.72 
Tuning range   (MHz) 2016~2719 1959~2664 
Phase noise @1 MHz(dBc/Hz) -114.736 -113.97 
SCL divider Power 
consumption(mW) 
1st DIV-2 
 
 
7.5 
 
7.7 
Power supply (V) 1.8 1.8 
PFD+CP+others 1.19 1.28 
Output buffer power consumption(m W) 17.2 20 
Total power 
consumption(m 
W) 
without output 
buffer 
12.3 12.5 
With output buffer 29.5 32.5 
Fref(MHz) 100 100 
Iref(u A) 50 50 
vctrl Locking Voltage(V) 0.85 0.65 
Locking Time(us) 1 1 
      
Table X :Frequency to voltage converter(0.2GHz F to V) 
頻率 對應電壓 V 混波器輸出能量
dBm 
100MHz 0.729 11.131 
150MHz 0.829 11.103 
200MHz 0.919 11.051 
250MHz 1.006 10.911 
300MHz 1.093 10.523 
 
Table XI :5.8GHz PLL 規格比較 
 [1] [2] [3] This 
work 
Technology 0.18um 
CMOS 
0.18um 
CMOS 
0.25um 
CMOS 
0.18um 
CMOS 
Tuning 
range (GHz) 
4.2~4.8 5.15~5.3
5 
5~5.59 5433~59
97 
Phase noise 
(db/Hz 
1MHz 
offset ) 
 
-119* 
 
-115 
 
-106 
 
-114.5 
Power 
consumption 
(mW) 
28.8 56 20.5 20.88 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 6 
 
Fig8. BandGap Circuit  
 
Fig9. Low Dropout Regulator Ouput Voltage 
 
Fig10 .LDO Output Voltage of Post-Sim 
 
 
Fig.11 LDO Output Voltage Ripple of Post-Sim 
VLDO
Vout2 Vout1
M1 M2
M3 M4
L
Vtune
C1 C2
Rg Rg
Matching 
network
Matching 
network
Vout_antenna2 Vout_antenna1
Fig.12 壓控振盪器電路 
 
Fig.13 VCO 3 種 corner 之 tuning range 
 
Fig.14 VCO輸出與天線匹配之 return loss 
 
 
Fig.15 VCO Output Voltage of Post-Sim 
 
 
Fig.16 LDO Output Voltage of Post-Sim 
 
 
Fig.17 VCO Spectrum 
 8 
  
VDD
V1 V2
M1 M2
M3 M4
L
Vtune
C1 C2
 
Fig26.鎖相迴路之壓控振盪器 
D
D
Q
Q
D
D
Q
Q
clk
clk
 
Fig27.鎖相迴路之除頻器 
 
 
 
Fig28.感測端所有電路架構圖 
 
 
         Fig.29 LNA之增益圖 
 
      Fig.30 LNA之 Noise figure 圖 
 
           Fig.31 LNA之 S11 圖 
 
          Fig.32 LNA之 S22 圖 
  
Fig.33 PLL之輸出訊號圖 
 
 
 10 
 
          Fig.42 感測端之晶片下線圖 
 
PFD CP LPF VCO
/2/29
fref fout
Prescaler
   Fig.43 Reader 端 5.8GHz 鎖相迴路架構圖 
 
 
Fig.44 5.8GHz 鎖相迴路鎖定時間 
 
 
Fig.45 5.8GHz 鎖相迴路鎖定後頻譜 
 
 
 
 
 
 
 
Fig.46 傳送端之晶片下線圖 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
表 Y04 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                           101 年 4 月 25 日 
報告人姓名  黃弘一 
 
服務機構
及職稱 
台北大學電機工程研究所 
 
副教授 
 時間 
會議地點 
101.4.18 ~ 101.4.20 
愛沙尼亞 塔林 
本會核定
補助文號
100-2220-E-305-002- 
會議 
名稱 
2012 年國際電機與電子工程學會 電子電路與系統設計與診斷國際會議 
IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems 
發表 
論文 
題目 
 
A Low Voltage Sigma Delta Modulator For Temperature Sensor 
應用於溫度感測之低電壓Σ-Δ調製器 
 
報告內容包括下列各項： 
一、參加會議經過 
 
本會議主辦單位 
本年度會議由愛沙尼瓦塔林科技大學主辦, 由Test Technology Technical Council (TTTC) 
of the IEEE Computer Society贊助.  
 
本年度的會議時間101年4/18-4/20, 大會地點愛沙尼亞 塔林,  
 
DDECS會議草創之初僅限於地區性, 在2009年正式成為國際會議, 歷年會議都於中歐與東歐國
基舉辦, 1995, 2002, 2006, 2009於捷克, 2001, 2005於匈牙利, 1997, 2003, 2007於波蘭, 2000, 
2004, 2008於斯洛伐尼亞, 2010於奧地利, 2011於德國, 2012年首度於波羅的海國家舉辦. 
 
愛沙尼亞曾經隸屬俄羅斯共和國, 目前已經成為歐盟國家, 深根協定國家, 歐元區, 也是北大西
洋公約組織國家, 有一百三十萬人口, 該國以資訊產業之發達為傲. 
 
本次會議投稿論文130篇, 審查委員超過400人, 共錄取78篇論文. 
 
本人發表一篇論文，論文標題如下. 
A Low Voltage Sigma Delta Modulator For Temperature Sensor 
應用於溫度感測之低電壓 Σ-Δ 調製器 
 
著作內容包括架構設計, 線路設計, 模擬與比較, 內容相當完整. 在會場獲得許多肯定, 
並獲得技術之交流與探討. 
 
 
 
 
 
附件三
 
表 Y04 
Program 
2012 IEEE Symposium on Design and Diagnostics of Electronic Circuits and 
Systems 
 
Keynote I 
On-line test of embedded systems: which role for functional test? 
Matteo Sonza Reorda  
Politecnico di Torino 
Italy 
On-line test of embedded systems is becoming increasingly important mainly due to the growing 
usage of electronic systems in safety-critical applications and to the higher chances of failures in 
new devices. Standards and regulations are also pushing the adoption of effective on-line test 
solutions both at the device and at the system level. While Design for On-Line Testability is 
definitely an effective solution, there are situations in which alternative or complementary ways 
have to be explored, and functional testing stands as the only viable solution. The presentation will 
overview the main open issues in this area (e.g., in terms of achievable defect coverage, test time, 
and costs), emphasizing the limitations of the functional approach, but also reporting about recent 
advancements that could allow its easier and wider adoption in practice. 
 
Keynote II 
TSV Based 3D Stacked ICs: Opportunities and Challenges 
Said Hamdioui 
Delft University of Technology 
Netherlands 
The industry is preparing itself for three-dimensional stacked ICs (3D-SICs), vertically 
interconnected by means of Through-Silicon Via's (TSVs). 3D-SIC is an emerging technology that 
promises huge advantages such as heterogeneous integration with higher performance and lower 
power dissipation at a smaller footprint. However, for 3D integration to become a viable product 
approach, many challenges have to be solved including design, manufacturing and test. 
This talk will provide first an overview about the opportunities and challenges of 3D-SICs. 
Thereafter, some major challenges such as yield improvement, reliability and test cost reduction 
will be addressed in more details. Compound yield is a major concern for Wafer-to-Wafer 3D 
stacking (used for e.g. dies with similar size such as memories), especially for higher number 
stacked dies. Reliability is another concerns that may be caused due to wafer thinning, TSV 
processing, thermal and mechanical stress, etc. Finally, 3D-SIC test needs complex test flow 
trade-offs due to e.g. huge different test moments (e.g., pre-bond test, mid-bond test, final test) 
 
Keynote III 
Vertical Slit Transistor based Integrated Circuits (VeSTICs) 
Andrzej Pfitzner 
Table of Contents  
Keynote Talks  
On-line test of embedded systems: which role for functional test? 
Matteo Sonza Reorda 
1
TSV Based 3D Stacked ICs: Opportunities and Challenges 
Said Hamdioui 
2
Vertical Slit Transistor based Integrated Circuits (VeSTICs) 
Andrzej Pfitzner 
3
 
Embedded Tutorials 
3D Integration: Opportunities, Design Challenges and Approaches. 
Uwe Knöchel 
4
Asynchronous Circuit Design: From Basics to Practical Applications. 
Eckhard Grass, Milos Krstic, Xin Fan, Steffen Zeidler 
5 
Automated Synthesis and Design Error Repair of Systems. 
Georg Hofferek 
6
Fault management in an IEEE P1687 (IJTAG) environment. 
Erik Larsson, Konstantin Shibin  
7
 
Poster Session I 
Design Methodology for Fault Tolerant ASICs. 
Petrovic, Vladimir; Ilic, Marko; Schoof, Gunter;Stamenkovic, Zoran  
8
Selective redundancy to improve reliability and to slow down delay degradation due to gate oxide 
breakdown.  
Saemrow, Hagen; Cornelius, Claas; Gorski, Philipp; Tockorn, Andreas; Timmermann, Dirk  
12
Synthesis of Petri Nets into FPGA with Operation Flexible Memories.  
Bukowiec, Arkadiusz; Adamski,Marian  
16
An evaluation of the application dependent FPGA test method.  
Rozkovec, Martin; Jenicek, Jiri; Novak, Ondrej  
22
AGATE – Towards Designing a Low‐power Chip Multithreading Processor for Mobile Software Defined 
Radio Systems.  
Marcinek, Krzysztof; Pleskacz, Witold A.  
26
Improving the Iterative Power of Resynthesis.  
Fiser, Petr; Schmidt, Jan  
30
NAND/NOR Gate Polymorphism in Low Temperature Environment. 
Ruzicka, Richard; Simek, Vaclav  
34
Current Sensing Completion Detection In Dual‐Rail Asynchronous Systems.  
Nagy, Lukas; Stopjakova,Viera  
38
Power Constraint Testing for Multi‐Clock Domain SoCs Using Concurrent Hybrid BIST.  
Haghbayan, Mohammadhashem; Safari, Saeed; Navabi, Zainalabedin  
42
An Interconnect for MPSoC Monitoring and Parameter Optimization.  
Bouajila, Abdelmajid; Lakhtel, Abdallah; Zeppenfeld, Johannes; Stechele, Walter; Herkersdorf, Andreas  
46
 
Session 4B: Security 
The Design of Dependable Flexible Multi‐Sensory System‐on‐Chips for Security Applications.  
Zhao, Y ng; Kerkhoff, Hans G.  o
133
System Side‐Channel Leakage Emulation for HW/SW Security Coverification of MPSoCs.  
Krieg, Armin; Grinschgl, Johannes; Steger, Christian; Weiss, Reinhold; Bock, Holger; Haid, Josef  
139
Security Properties of Oscillator Rings in True Random Number Generators.  
Wold, Knut; Petrovic, Slobodan  
145
 
Session 5A: Short Papers I  
An FPGA Algorithm Development for an Improved Servo‐Loop Method.  
Židek, Jan; Mullane, Brendan; Šubrt, Ondřej; Martinek, Pravoslav  
151
Differential Evolutionary Optimization Algorithm applied to ESD MOSFET model fitting problem.  
Na ravnik, Tomas; Kote, Vlastimil; Molata, Vladimir; Jakovenko, Jiri  p
155
A three‐dimensional DRAM using floating body cell in FDSOI devices.  
Liu, Xuelian  
159
CDMA Technique for Network‐on‐Chip.  
El Badry, Ahmed; Abd El Ghany, Mohamed  
163 
 
Session 5B: Short Papers II 
Application of IDDT test towards increasing SRAM reliability in nanometer technologies.  
Gyepes, Gabor; Arbet, Daniel; Bre kus, Juraj; Stopjakova, Viera  n
167
Evaluation of Susceptibility of FPGA‐based Circuits to Fault Injection Attacks Based on Clock Glitching.  
Korczyc, Jakub; Krasniewski, Andrzej  
171
D&T Presenter – Electronic Interactive System for Design and Test Education.  
Martinek, Valter; Hlatký, Matej; Gramatová, E na  le
175
A 1V, Low Power, High‐Gain, 3 – 11 GHz Double‐Balanced CMOS Sub‐Harmonic Mixer.  
Feghhi, Rouhollah; Naseh, Sasan  
179
 
Poster Session II 
Reduction of Complex Safety Models based on Markov Chains.  
Kohlík, Martin; Kubátová, Hana  
183
Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification.  
Ebeid, Emad Samuel Malki; Quaglia, Davide; Fummi, Franco 
187
A 512 kb SRAM in 65nm CMOS with Divided Bitline and Novel Two‐stage Sensing Technique.  
Zheng, Xiang; Liu, Ming; Chen, Hong  Cao, Huamin; Wang, Cong; Gao, Zhiqiang  ;
191
OBIST Strategy versus Parametric Test ‐ Efficiency in Covering Catastrophic Faults in Active Analog 
Filters.  
Arbet, Daniel; Gyepes, Gabor; Brenkus, Juraj; Stopjakova, Viera  
193
Optimised Power Supply Unit Design.  
Pospisilik, Martin; Adamek, Milan  
195
Lightweight Cipher Resistivity against Brute‐Force Attack: Analysis of PRESENT.  
Pospíšil, Jan; Novotný, Martin  
197
VHDLVisualizer: HDL Model Visualization with Simulation‐Based Verification.  
Macko, Dominik; Jelemenská, Katarína  
199
Measurement of on‐Chip Temperature and Crosstalk using Ring Oscillators in FPGA Devices.  
Gag, Martin; Wegner, Tim; Waschki, Ansgar; Timmermann, Dirk  
201
Session 8A: On-line Test and Self-Repair  
Combining On‐Line Fault Detection and Logic Self Repair.  
Vierha s, Heinrich T.; Koal, Tobias; Ulbricht, M rkus  u a
288
Online Self‐ cking and Corr on for Crosstalk‐Induced Timing Errors on VLSI Interconnects.Che ecti
Lai, Ping‐Liang; Huang, Der‐Chen  
  294
On Test Time Reduction Using Pattern Overlapping, Broadcasting and On‐Chip Decompression. 
Chloupek, Martin; Novak, Ondrej; Jenicek, Jiri  
300
 
Session 8B: Test and Reliability of Microprocessors 
A SBST Strategy to Test Microprocessors’ Branch Target Buffer.  
Sanchez, Ernesto; Bernardi, Paolo  Ciganda, Lyl; Grosso, Michelangelo; Sonza Reorda, Matteo  ;
306
An Adaptive Self‐Test Routine for In‐Field Diagnosis of Permanent Faults in Simple RISC Cores.  
Schölzel, Mario; Koal, Tobias; Vierhaus, Heinrich Theodor  
312
CIVA: Custom Instruction Vulnerability Analysis Framework.  
Azarpeyvand, Ali; E.Salehi, Mostafa; Fakhraie, Seid Mehdi  
318
  
Session 9A: Design Verification  
Automated Debugging from Pre‐Silicon to Post‐Silicon.  
Dehbashi, Mehdi; Fey, Goerschwin  
324
On the use of assertions for embedded‐software dynamic verification.  
Di Guglielmo, Giuseppe; Di Guglielmo, Luigi; Fummi, Franco; Pravadelli, Graziano  
330
Test Platform for Fault Tolerant Systems Design Qualities Verification.  
Straka, Martin; Miculka, Lukas; Kastil, Jan; Kotasek, Zdenek  
336
 
Session 9B: Reliability Challenges in Nano‐Scale Technology  
Reliability Challenges in Avionics due to Silicon Aging.  
Mesgarzadeh, Behzad; Söderquist, Ingemar; Alvandpour, Atila  
342
BTI Impacts on Logical Gates in Nano‐scale CMOS Technology.  
Khan, Seyab; Hamdioui, Said; Catthoor, Francky; Halil, Kukner; Raghavan, Praveen  
348
On‐Chip Aging Sensor to Monitor NBTI Effect in Nano‐Scale SRAM.  
Vargas, Fabian; Ceratti, Arthur; Copetti, Tomas; Bolzani, Letícia  
354
  
Session 10A: Physical Design 
Complementary Edge Alignment and Digital Output Signal Speed‐Up CMOS Positive Feedback Latches.  
Milovanović, Vladimir; Zimmermann, Horst  
360
Reconfigurable Time Interval Measurement Circuit Incorporating a Programmable Gain Time Difference 
Amplifier.  
Alahmadi, Ahmed Naif M.; Russell, Gordon; Yakovlev, Alex  
366
 
DDECS 2012 - Notification of Acceptance 
 
DDECS 2012 Program Chair <ddecs2012@conftool.net> 
2012 年 3 月 1 日下午
11:42
回覆：viera.stopjakova@stuba.sk 
收件者： hyhuang@mail.ntpu.edu.tw 
副本：hyhuang@gm.ntpu.edu.tw, z78983@hotmail.com, robinluo@mail.ncku.edu.tw 
Dear Prof. Hong-Yi Huang Huang,  
 
We are pleased to inform you that the following submission to DDECS 2012 
ID: 116  
Title: A Low Voltage Sigma Delta Modulator for Temperature Sensor 
has been accepted as a poster. 
Poster papers will take 4 pages maximum in the Proceedings. Detailed instructions for the 
Camera-Ready paper preparation as well as the poster presentation are available at the 
Symposium website. 
Please find attached the reviewers' comments. 
Thank you for submitting a paper to DDECS 2012. 
Best regards, 
Viera Stopjakova, DDECS 2012 Program Chair 
Witold Pleskacz, DDECS 2012 Program Co-Chair 
 
=====================================================================
        
 
 
It can be observed that no additional coefficients are 
applied to the denominator of NTF. The proposed circuit also 
produces additional poles in NTF. Accordingly, the SNR can 
be improved as it is proved in the cascade of integrators with 
distributed feedback and distributed coupling circuit.  
 
11 Z 11 Z
1Z1Z
 
Figure 1. Cascade of integrators with distributed feedback and distributed 
coupling. 
 
 
Figure 2. Proposed sigma delta modulator behavior model. 
 
2.2 Circuit Configuration 
 
In the temperature sensing applications, the front-end 
sensing circuit usually has a single-ended output voltage. Fig. 
3 depicts the single-ended-to-differential circuit that is applied 
to convert the output voltage of the single-ended signal to a 
pair of differential signals [3].!!
Fig. 4 shows the low voltage fully differential two-stage 
operational amplifier [5], the first stage consists of transistors 
M1 to M9 which provide high gain and the second stage 
produces high output swing. Since it is a fully-differential 
structure, the common-mode feedback (CMFB) is necessary to 
maintain the output common-mode voltage. In this circuit, 
M14 to M17 constitute a cross-couple effect that can be 
equivalent to internal common-mode feedback for detecting 
the first stage common-mode voltage. Then, an extra CMFB 
circuit using a switch-capacitor scheme (not shown in this 
circuit) is added to detect the common-mode voltage of the 
second stage. 
Fig. 5 shows the regenerative latch comparator circuit 
that operates as a 1-bit quantizer [5]. The circuit operates in 
precharge phase when the comparator clock ILAT is low. The 
output signals R and S are in the low potential state. The 
comparator is enabled when ILAT turns high. The evaluation 
result of VOP and VON depends on the voltage difference 
between VIN+ and VIN-. Transistors M2-M3 and M8-M9 
provide positive feedback that amplify small voltage 
difference and regenerate the differential outputs to full swing. 
An SR latch composed of two NOR gates (not shown) is 
necessary to hold the output data by half clock cycle when the 
clock becomes low. Accordingly, the SR latch outputs is a pair 
of differential signals that can make transition only at the 
rising edge of ILAT.!
 
Figure 3. Single-ended-to-differential circuit (a) sample mode (b) integration 
mode. 
 
M15
VIN-
VCMFB
M14
Cc-
VOUT+
M4
M9
M13
M14
VB
M7
M2M1
M16M17
VIN+
VB VBIAS
Cc+
VOUT-
VCMFB
M3
M8
M11
M10
 
Figure 4. Schematic of the low-voltage fully differential op-amp [5]. 
 
 
 
Figure 5. Schematic of the regenerative latch comparator [5]. 
 
Fig. 6(a)-(b) shows the chopper stabilization circuit [6]. 
The input signal can be transposed to high frequency where 
there is no 1/f noise, and then demodulates it back to the 
baseband after amplification. Fig. 6(c) depicts the operational 
principle of chopper amplification. When the input signal is 
modulated, then the signal is transposed to the odd harmonic 
frequencies of the modulation signal. After that, the signal will 
be amplified and demodulated back to the original band. 
Finally, a low-pass filter is used to filter the noise. 
Fig. 7 shows the complete sigma delta modulator circuit 
that consists of two integrators, a 1-bit quantizer and a 1-bit 
D/A converter. Chopper stabilization is applied to eliminate  
IV. CONCLUSION 
The work proposes a low voltage sigma delta modulator 
for application in temperature sensor. The NTF is improved by 
producing additional poles into the transfer function. The 
modification of NTF helps to improve the SNR. Then the  
 
dynamic range can be increased. The post-layout 
simulations of a test chip show that 70dB SNR and 67dB 
dynamic range can be achieved by applying 64 over-sampling 
rate clock to a 40Hz signal. The simulation concludes that the 
test chip has an ENOB of 12.6 bit. 
 
 
 
Figure 9.   Simulation of output power spectrum. 
 
 
 
Figure 10.   SNR vs. Input signal amplitude.. 
 
REFERENCES 
[1] M. A. Pertijs, A. Bakker and J. H. Huijsing, “A CMOS smart 
temperature sensor with a 3ı inaccuracy of ±0.5͠ from 50ʚ to 120ʚ,” 
IEEE J. Solid-State Circuits, vol. 40, no. 2,  pp. 454–461, Feb. 2005.J. 
Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. 
Oxford: Clarendon, 1892, pp.68–73. 
[2] A. Aziz, H. Sorensen and J. Spiegel, “An overview of sigma-delta 
converters,” IEEE Signal Processing Mag., pp. 61–84, Jan. 1996. 
[3] R. Schreier and G. C. Temes, Understanding delta-sigma data 
converters, 1st ed. Hoboken, NJ :Wiley-IEEE Press, 2004. 
[4] W.-S. Wang, C.-M. Hsu and C.-H. Luo, “The linearity-improvement 
sigma-delta modulator for single-ended biomedical sensors,” in 29th 
Annu. Int. Conf. IEEE Eng. in medicine and biology Soc., Lyon, France, 
2007, pp.666-669. 
[5] M. Dessouky and A. Kaiser, “Very low-voltage digital-audio '6  
modulator with 88-dB dynamic range using local switch-bootstrapping,” 
IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349–355, Mar. 2001. 
[6] C. C. Enz and G. C. Temes, “Circuit techniques for reducing the effects 
of op-amp imperfections: autozeroing, correlated double sampling, and 
chopper stabilization,” Proc. IEEE, vol. 84, pp. 1584–1614, Nov. 1996. 
[7] M. Keskin, U. K. Moon and G. C. Temes, “A 1-V 10-MHz clock-rate 
13-Bit CMOS '6  modulator using unity-gain-reset opamps,” IEEE J. 
Solid-State Circuits, vol. 37, no. 7, pp. 817–824, Jul. 2002. 
[8] Y. Chae and G. Han, “Low voltage, low power, inverter-based switch-
capacitor delta-sigma modulator,” IEEE J. Solid-State Circuits, vol. 44, 
no. 2, pp. 458–472, Feb. 2005. 
[9] C.-H. Kuo, D.-Y. Shi and K.-S. Chan, “A low voltage fourth-order 
cascaded delta-sigma modulator in 0.18-um CMOS,” IEEE J. Solid-
State Circuits, vol. 57, no. 9, pp. 2450–2461, Sep. 2010. 
[10] F. Michel and M. S. J. Steyaert, “A 250mV 7.5uW 61dB SNDR SC '6  
modulator Using Near-Threshold-Voltage-Biased Inverter Amplifier in 
130nm CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 3, pp. 709–
721, Mar. 2012. 
 
 
 
 This work [7] [8] [9] [10] 
Process 0.18ȝm CMOS 
0.35ȝm 
CMOS 
0.18ȝm 
CMOS 
0.18ȝm 
CMOS
130nm 
CMOS 
Supply 
Voltage 1V 1V 0.7V 1V 0.25V 
Bandwidth 
(Hz) 40 20K 20K 20K 10K 
Order 2 2 3 4 3 
OSR 64 256 100 100 70 
SNR(dB) 70 77.8 84 87 61 
DR(dB) 78 80 85 88 N 
Power(mW) 0.032 5.6 0.022 0.66 0.075 
100年度專題研究計畫研究成果彙整表 
計畫主持人：黃弘一 計畫編號：100-2220-E-305-002- 
計畫名稱：前瞻型長時間眼壓監測系統及臨床研究開發--子計畫三：非侵入式無線眼壓感測晶片設計
(1/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 0 50% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 7 0 50% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 2 2 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 11 2 50%  
研究報告/技術報告 0 0 100%  
研討會論文 3 1 50% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 5 1 50% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
