

================================================================
== Vitis HLS Report for 'float_rms_norm2_Pipeline_sum_sq_blocks'
================================================================
* Date:           Tue Oct 14 11:15:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4617|     4617|  46.170 us|  46.170 us|  4617|  4617|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_sq_blocks  |     4615|     4615|        11|          3|          1|  1536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add3411 = alloca i32 1"   --->   Operation 14 'alloca' 'add3411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add34_113 = alloca i32 1"   --->   Operation 15 'alloca' 'add34_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add34_215 = alloca i32 1"   --->   Operation 16 'alloca' 'add34_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add34_317 = alloca i32 1"   --->   Operation 17 'alloca' 'add34_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add34_419 = alloca i32 1"   --->   Operation 18 'alloca' 'add34_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add34_521 = alloca i32 1"   --->   Operation 19 'alloca' 'add34_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add34_623 = alloca i32 1"   --->   Operation 20 'alloca' 'add34_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add34_725 = alloca i32 1"   --->   Operation 21 'alloca' 'add34_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add34_827 = alloca i32 1"   --->   Operation 22 'alloca' 'add34_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add34_929 = alloca i32 1"   --->   Operation 23 'alloca' 'add34_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add34_1031 = alloca i32 1"   --->   Operation 24 'alloca' 'add34_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add34_1133 = alloca i32 1"   --->   Operation 25 'alloca' 'add34_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add34_1235 = alloca i32 1"   --->   Operation 26 'alloca' 'add34_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add34_1337 = alloca i32 1"   --->   Operation 27 'alloca' 'add34_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add34_1439 = alloca i32 1"   --->   Operation 28 'alloca' 'add34_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add34_1541 = alloca i32 1"   --->   Operation 29 'alloca' 'add34_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add34_1643 = alloca i32 1"   --->   Operation 30 'alloca' 'add34_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add34_1745 = alloca i32 1"   --->   Operation 31 'alloca' 'add34_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add34_1847 = alloca i32 1"   --->   Operation 32 'alloca' 'add34_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add34_1949 = alloca i32 1"   --->   Operation 33 'alloca' 'add34_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add34_2051 = alloca i32 1"   --->   Operation 34 'alloca' 'add34_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add34_2153 = alloca i32 1"   --->   Operation 35 'alloca' 'add34_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add34_2255 = alloca i32 1"   --->   Operation 36 'alloca' 'add34_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add34_2357 = alloca i32 1"   --->   Operation 37 'alloca' 'add34_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add34_2459 = alloca i32 1"   --->   Operation 38 'alloca' 'add34_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add34_2561 = alloca i32 1"   --->   Operation 39 'alloca' 'add34_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add34_2663 = alloca i32 1"   --->   Operation 40 'alloca' 'add34_2663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add34_2765 = alloca i32 1"   --->   Operation 41 'alloca' 'add34_2765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add34_2867 = alloca i32 1"   --->   Operation 42 'alloca' 'add34_2867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add34_2969 = alloca i32 1"   --->   Operation 43 'alloca' 'add34_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add34_3071 = alloca i32 1"   --->   Operation 44 'alloca' 'add34_3071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add34_3173 = alloca i32 1"   --->   Operation 45 'alloca' 'add34_3173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 46 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_3173"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_3071"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2969"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2867"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2765"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2663"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2561"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2459"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2357"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2255"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2153"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_2051"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1949"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1847"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1745"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1643"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1541"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1439"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1337"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1235"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1133"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_1031"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_929"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_827"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_725"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_623"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_521"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_419"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_317"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_215"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add34_113"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add3411"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body25"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:230]   --->   Operation 81 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.10ns)   --->   "%icmp_ln230 = icmp_ult  i16 %i, i16 49152" [activation_accelerator.cpp:230]   --->   Operation 82 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.inc50.exitStub, void %for.body25.split" [activation_accelerator.cpp:230]   --->   Operation 84 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15" [activation_accelerator.cpp:240]   --->   Operation 85 'partselect' 'lshr_ln' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i12 %lshr_ln" [activation_accelerator.cpp:240]   --->   Operation 86 'zext' 'zext_ln240' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 87 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:240]   --->   Operation 88 'load' 'x_0_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 89 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:240]   --->   Operation 90 'load' 'x_1_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 91 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:240]   --->   Operation 92 'load' 'x_2_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 93 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:240]   --->   Operation 94 'load' 'x_3_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 95 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:240]   --->   Operation 96 'load' 'x_4_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 97 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:240]   --->   Operation 98 'load' 'x_5_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 99 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:240]   --->   Operation 100 'load' 'x_6_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 101 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:240]   --->   Operation 102 'load' 'x_7_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 103 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:240]   --->   Operation 104 'load' 'x_8_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 105 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:240]   --->   Operation 106 'load' 'x_9_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 107 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:240]   --->   Operation 108 'load' 'x_10_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 109 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:240]   --->   Operation 110 'load' 'x_11_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 111 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:240]   --->   Operation 112 'load' 'x_12_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 113 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:240]   --->   Operation 114 'load' 'x_13_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 115 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:240]   --->   Operation 116 'load' 'x_14_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:240]   --->   Operation 117 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:240]   --->   Operation 118 'load' 'x_15_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln240 = or i12 %lshr_ln, i12 1" [activation_accelerator.cpp:240]   --->   Operation 119 'or' 'or_ln240' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i12 %or_ln240" [activation_accelerator.cpp:240]   --->   Operation 120 'zext' 'zext_ln240_1' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%x_0_addr_4 = getelementptr i32 %x_0, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 121 'getelementptr' 'x_0_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_0_load_4 = load i12 %x_0_addr_4" [activation_accelerator.cpp:240]   --->   Operation 122 'load' 'x_0_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%x_1_addr_4 = getelementptr i32 %x_1, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 123 'getelementptr' 'x_1_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%x_1_load_4 = load i12 %x_1_addr_4" [activation_accelerator.cpp:240]   --->   Operation 124 'load' 'x_1_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%x_2_addr_4 = getelementptr i32 %x_2, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 125 'getelementptr' 'x_2_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%x_2_load_4 = load i12 %x_2_addr_4" [activation_accelerator.cpp:240]   --->   Operation 126 'load' 'x_2_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%x_3_addr_4 = getelementptr i32 %x_3, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 127 'getelementptr' 'x_3_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%x_3_load_4 = load i12 %x_3_addr_4" [activation_accelerator.cpp:240]   --->   Operation 128 'load' 'x_3_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_4_addr_4 = getelementptr i32 %x_4, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 129 'getelementptr' 'x_4_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_4_load_4 = load i12 %x_4_addr_4" [activation_accelerator.cpp:240]   --->   Operation 130 'load' 'x_4_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%x_5_addr_4 = getelementptr i32 %x_5, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 131 'getelementptr' 'x_5_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%x_5_load_4 = load i12 %x_5_addr_4" [activation_accelerator.cpp:240]   --->   Operation 132 'load' 'x_5_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%x_6_addr_4 = getelementptr i32 %x_6, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 133 'getelementptr' 'x_6_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%x_6_load_4 = load i12 %x_6_addr_4" [activation_accelerator.cpp:240]   --->   Operation 134 'load' 'x_6_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%x_7_addr_4 = getelementptr i32 %x_7, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 135 'getelementptr' 'x_7_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%x_7_load_4 = load i12 %x_7_addr_4" [activation_accelerator.cpp:240]   --->   Operation 136 'load' 'x_7_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%x_8_addr_4 = getelementptr i32 %x_8, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 137 'getelementptr' 'x_8_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_8_load_4 = load i12 %x_8_addr_4" [activation_accelerator.cpp:240]   --->   Operation 138 'load' 'x_8_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%x_9_addr_4 = getelementptr i32 %x_9, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 139 'getelementptr' 'x_9_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%x_9_load_4 = load i12 %x_9_addr_4" [activation_accelerator.cpp:240]   --->   Operation 140 'load' 'x_9_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%x_10_addr_4 = getelementptr i32 %x_10, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 141 'getelementptr' 'x_10_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%x_10_load_4 = load i12 %x_10_addr_4" [activation_accelerator.cpp:240]   --->   Operation 142 'load' 'x_10_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%x_11_addr_4 = getelementptr i32 %x_11, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 143 'getelementptr' 'x_11_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%x_11_load_4 = load i12 %x_11_addr_4" [activation_accelerator.cpp:240]   --->   Operation 144 'load' 'x_11_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%x_12_addr_4 = getelementptr i32 %x_12, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 145 'getelementptr' 'x_12_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%x_12_load_4 = load i12 %x_12_addr_4" [activation_accelerator.cpp:240]   --->   Operation 146 'load' 'x_12_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%x_13_addr_4 = getelementptr i32 %x_13, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 147 'getelementptr' 'x_13_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%x_13_load_4 = load i12 %x_13_addr_4" [activation_accelerator.cpp:240]   --->   Operation 148 'load' 'x_13_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%x_14_addr_4 = getelementptr i32 %x_14, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 149 'getelementptr' 'x_14_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%x_14_load_4 = load i12 %x_14_addr_4" [activation_accelerator.cpp:240]   --->   Operation 150 'load' 'x_14_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%x_15_addr_4 = getelementptr i32 %x_15, i64 0, i64 %zext_ln240_1" [activation_accelerator.cpp:240]   --->   Operation 151 'getelementptr' 'x_15_addr_4' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%x_15_load_4 = load i12 %x_15_addr_4" [activation_accelerator.cpp:240]   --->   Operation 152 'load' 'x_15_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 153 [1/1] (0.85ns)   --->   "%add_ln230 = add i16 %i, i16 32" [activation_accelerator.cpp:230]   --->   Operation 153 'add' 'add_ln230' <Predicate = (icmp_ln230)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln230 = store i16 %add_ln230, i16 %idx" [activation_accelerator.cpp:230]   --->   Operation 154 'store' 'store_ln230' <Predicate = (icmp_ln230)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:240]   --->   Operation 155 'load' 'x_0_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:240]   --->   Operation 156 'load' 'x_1_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:240]   --->   Operation 157 'load' 'x_2_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:240]   --->   Operation 158 'load' 'x_3_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:240]   --->   Operation 159 'load' 'x_4_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:240]   --->   Operation 160 'load' 'x_5_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:240]   --->   Operation 161 'load' 'x_6_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:240]   --->   Operation 162 'load' 'x_7_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:240]   --->   Operation 163 'load' 'x_8_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:240]   --->   Operation 164 'load' 'x_9_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:240]   --->   Operation 165 'load' 'x_10_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:240]   --->   Operation 166 'load' 'x_11_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:240]   --->   Operation 167 'load' 'x_12_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:240]   --->   Operation 168 'load' 'x_13_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:240]   --->   Operation 169 'load' 'x_14_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:240]   --->   Operation 170 'load' 'x_15_load' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_0_load_4 = load i12 %x_0_addr_4" [activation_accelerator.cpp:240]   --->   Operation 171 'load' 'x_0_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_1_load_4 = load i12 %x_1_addr_4" [activation_accelerator.cpp:240]   --->   Operation 172 'load' 'x_1_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%x_2_load_4 = load i12 %x_2_addr_4" [activation_accelerator.cpp:240]   --->   Operation 173 'load' 'x_2_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_3_load_4 = load i12 %x_3_addr_4" [activation_accelerator.cpp:240]   --->   Operation 174 'load' 'x_3_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_4_load_4 = load i12 %x_4_addr_4" [activation_accelerator.cpp:240]   --->   Operation 175 'load' 'x_4_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%x_5_load_4 = load i12 %x_5_addr_4" [activation_accelerator.cpp:240]   --->   Operation 176 'load' 'x_5_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_6_load_4 = load i12 %x_6_addr_4" [activation_accelerator.cpp:240]   --->   Operation 177 'load' 'x_6_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%x_7_load_4 = load i12 %x_7_addr_4" [activation_accelerator.cpp:240]   --->   Operation 178 'load' 'x_7_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%x_8_load_4 = load i12 %x_8_addr_4" [activation_accelerator.cpp:240]   --->   Operation 179 'load' 'x_8_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_9_load_4 = load i12 %x_9_addr_4" [activation_accelerator.cpp:240]   --->   Operation 180 'load' 'x_9_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_10_load_4 = load i12 %x_10_addr_4" [activation_accelerator.cpp:240]   --->   Operation 181 'load' 'x_10_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%x_11_load_4 = load i12 %x_11_addr_4" [activation_accelerator.cpp:240]   --->   Operation 182 'load' 'x_11_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%x_12_load_4 = load i12 %x_12_addr_4" [activation_accelerator.cpp:240]   --->   Operation 183 'load' 'x_12_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%x_13_load_4 = load i12 %x_13_addr_4" [activation_accelerator.cpp:240]   --->   Operation 184 'load' 'x_13_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%x_14_load_4 = load i12 %x_14_addr_4" [activation_accelerator.cpp:240]   --->   Operation 185 'load' 'x_14_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%x_15_load_4 = load i12 %x_15_addr_4" [activation_accelerator.cpp:240]   --->   Operation 186 'load' 'x_15_load_4' <Predicate = (icmp_ln230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 187 [3/3] (7.01ns)   --->   "%mul = fmul i32 %x_0_load, i32 %x_0_load" [activation_accelerator.cpp:240]   --->   Operation 187 'fmul' 'mul' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %x_1_load, i32 %x_1_load" [activation_accelerator.cpp:240]   --->   Operation 188 'fmul' 'mul_1' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %x_2_load, i32 %x_2_load" [activation_accelerator.cpp:240]   --->   Operation 189 'fmul' 'mul_2' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %x_3_load, i32 %x_3_load" [activation_accelerator.cpp:240]   --->   Operation 190 'fmul' 'mul_3' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %x_4_load, i32 %x_4_load" [activation_accelerator.cpp:240]   --->   Operation 191 'fmul' 'mul_4' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %x_5_load, i32 %x_5_load" [activation_accelerator.cpp:240]   --->   Operation 192 'fmul' 'mul_5' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %x_6_load, i32 %x_6_load" [activation_accelerator.cpp:240]   --->   Operation 193 'fmul' 'mul_6' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %x_7_load, i32 %x_7_load" [activation_accelerator.cpp:240]   --->   Operation 194 'fmul' 'mul_7' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %x_8_load, i32 %x_8_load" [activation_accelerator.cpp:240]   --->   Operation 195 'fmul' 'mul_8' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %x_9_load, i32 %x_9_load" [activation_accelerator.cpp:240]   --->   Operation 196 'fmul' 'mul_9' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %x_10_load, i32 %x_10_load" [activation_accelerator.cpp:240]   --->   Operation 197 'fmul' 'mul_s' <Predicate = (icmp_ln230)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 198 [2/3] (7.01ns)   --->   "%mul = fmul i32 %x_0_load, i32 %x_0_load" [activation_accelerator.cpp:240]   --->   Operation 198 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %x_1_load, i32 %x_1_load" [activation_accelerator.cpp:240]   --->   Operation 199 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %x_2_load, i32 %x_2_load" [activation_accelerator.cpp:240]   --->   Operation 200 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %x_3_load, i32 %x_3_load" [activation_accelerator.cpp:240]   --->   Operation 201 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %x_4_load, i32 %x_4_load" [activation_accelerator.cpp:240]   --->   Operation 202 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %x_5_load, i32 %x_5_load" [activation_accelerator.cpp:240]   --->   Operation 203 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %x_6_load, i32 %x_6_load" [activation_accelerator.cpp:240]   --->   Operation 204 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %x_7_load, i32 %x_7_load" [activation_accelerator.cpp:240]   --->   Operation 205 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %x_8_load, i32 %x_8_load" [activation_accelerator.cpp:240]   --->   Operation 206 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %x_9_load, i32 %x_9_load" [activation_accelerator.cpp:240]   --->   Operation 207 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %x_10_load, i32 %x_10_load" [activation_accelerator.cpp:240]   --->   Operation 208 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %x_11_load, i32 %x_11_load" [activation_accelerator.cpp:240]   --->   Operation 209 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %x_12_load, i32 %x_12_load" [activation_accelerator.cpp:240]   --->   Operation 210 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %x_13_load, i32 %x_13_load" [activation_accelerator.cpp:240]   --->   Operation 211 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %x_14_load, i32 %x_14_load" [activation_accelerator.cpp:240]   --->   Operation 212 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [3/3] (7.01ns)   --->   "%mul_14 = fmul i32 %x_15_load, i32 %x_15_load" [activation_accelerator.cpp:240]   --->   Operation 213 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [3/3] (7.01ns)   --->   "%mul_15 = fmul i32 %x_0_load_4, i32 %x_0_load_4" [activation_accelerator.cpp:240]   --->   Operation 214 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [3/3] (7.01ns)   --->   "%mul_16 = fmul i32 %x_1_load_4, i32 %x_1_load_4" [activation_accelerator.cpp:240]   --->   Operation 215 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [3/3] (7.01ns)   --->   "%mul_17 = fmul i32 %x_2_load_4, i32 %x_2_load_4" [activation_accelerator.cpp:240]   --->   Operation 216 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [3/3] (7.01ns)   --->   "%mul_18 = fmul i32 %x_3_load_4, i32 %x_3_load_4" [activation_accelerator.cpp:240]   --->   Operation 217 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [3/3] (7.01ns)   --->   "%mul_19 = fmul i32 %x_4_load_4, i32 %x_4_load_4" [activation_accelerator.cpp:240]   --->   Operation 218 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [3/3] (7.01ns)   --->   "%mul_20 = fmul i32 %x_5_load_4, i32 %x_5_load_4" [activation_accelerator.cpp:240]   --->   Operation 219 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 220 [1/3] (7.01ns)   --->   "%mul = fmul i32 %x_0_load, i32 %x_0_load" [activation_accelerator.cpp:240]   --->   Operation 220 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %x_1_load, i32 %x_1_load" [activation_accelerator.cpp:240]   --->   Operation 221 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %x_2_load, i32 %x_2_load" [activation_accelerator.cpp:240]   --->   Operation 222 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %x_3_load, i32 %x_3_load" [activation_accelerator.cpp:240]   --->   Operation 223 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %x_4_load, i32 %x_4_load" [activation_accelerator.cpp:240]   --->   Operation 224 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %x_5_load, i32 %x_5_load" [activation_accelerator.cpp:240]   --->   Operation 225 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %x_6_load, i32 %x_6_load" [activation_accelerator.cpp:240]   --->   Operation 226 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %x_7_load, i32 %x_7_load" [activation_accelerator.cpp:240]   --->   Operation 227 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %x_8_load, i32 %x_8_load" [activation_accelerator.cpp:240]   --->   Operation 228 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %x_9_load, i32 %x_9_load" [activation_accelerator.cpp:240]   --->   Operation 229 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %x_10_load, i32 %x_10_load" [activation_accelerator.cpp:240]   --->   Operation 230 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %x_11_load, i32 %x_11_load" [activation_accelerator.cpp:240]   --->   Operation 231 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %x_12_load, i32 %x_12_load" [activation_accelerator.cpp:240]   --->   Operation 232 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %x_13_load, i32 %x_13_load" [activation_accelerator.cpp:240]   --->   Operation 233 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %x_14_load, i32 %x_14_load" [activation_accelerator.cpp:240]   --->   Operation 234 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %x_15_load, i32 %x_15_load" [activation_accelerator.cpp:240]   --->   Operation 235 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %x_0_load_4, i32 %x_0_load_4" [activation_accelerator.cpp:240]   --->   Operation 236 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %x_1_load_4, i32 %x_1_load_4" [activation_accelerator.cpp:240]   --->   Operation 237 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %x_2_load_4, i32 %x_2_load_4" [activation_accelerator.cpp:240]   --->   Operation 238 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %x_3_load_4, i32 %x_3_load_4" [activation_accelerator.cpp:240]   --->   Operation 239 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %x_4_load_4, i32 %x_4_load_4" [activation_accelerator.cpp:240]   --->   Operation 240 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %x_5_load_4, i32 %x_5_load_4" [activation_accelerator.cpp:240]   --->   Operation 241 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [3/3] (7.01ns)   --->   "%mul_21 = fmul i32 %x_6_load_4, i32 %x_6_load_4" [activation_accelerator.cpp:240]   --->   Operation 242 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [3/3] (7.01ns)   --->   "%mul_22 = fmul i32 %x_7_load_4, i32 %x_7_load_4" [activation_accelerator.cpp:240]   --->   Operation 243 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [3/3] (7.01ns)   --->   "%mul_23 = fmul i32 %x_8_load_4, i32 %x_8_load_4" [activation_accelerator.cpp:240]   --->   Operation 244 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [3/3] (7.01ns)   --->   "%mul_24 = fmul i32 %x_9_load_4, i32 %x_9_load_4" [activation_accelerator.cpp:240]   --->   Operation 245 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [3/3] (7.01ns)   --->   "%mul_25 = fmul i32 %x_10_load_4, i32 %x_10_load_4" [activation_accelerator.cpp:240]   --->   Operation 246 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [3/3] (7.01ns)   --->   "%mul_26 = fmul i32 %x_11_load_4, i32 %x_11_load_4" [activation_accelerator.cpp:240]   --->   Operation 247 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [3/3] (7.01ns)   --->   "%mul_27 = fmul i32 %x_12_load_4, i32 %x_12_load_4" [activation_accelerator.cpp:240]   --->   Operation 248 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [3/3] (7.01ns)   --->   "%mul_28 = fmul i32 %x_13_load_4, i32 %x_13_load_4" [activation_accelerator.cpp:240]   --->   Operation 249 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [3/3] (7.01ns)   --->   "%mul_29 = fmul i32 %x_14_load_4, i32 %x_14_load_4" [activation_accelerator.cpp:240]   --->   Operation 250 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [3/3] (7.01ns)   --->   "%mul_30 = fmul i32 %x_15_load_4, i32 %x_15_load_4" [activation_accelerator.cpp:240]   --->   Operation 251 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%add3411_load = load i32 %add3411" [activation_accelerator.cpp:250]   --->   Operation 252 'load' 'add3411_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%add34_113_load = load i32 %add34_113" [activation_accelerator.cpp:250]   --->   Operation 253 'load' 'add34_113_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%add34_215_load = load i32 %add34_215" [activation_accelerator.cpp:250]   --->   Operation 254 'load' 'add34_215_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%add34_317_load = load i32 %add34_317" [activation_accelerator.cpp:250]   --->   Operation 255 'load' 'add34_317_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%add34_419_load = load i32 %add34_419" [activation_accelerator.cpp:250]   --->   Operation 256 'load' 'add34_419_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%add34_521_load = load i32 %add34_521" [activation_accelerator.cpp:250]   --->   Operation 257 'load' 'add34_521_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%add34_623_load = load i32 %add34_623" [activation_accelerator.cpp:250]   --->   Operation 258 'load' 'add34_623_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%add34_725_load = load i32 %add34_725" [activation_accelerator.cpp:250]   --->   Operation 259 'load' 'add34_725_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%add34_827_load = load i32 %add34_827" [activation_accelerator.cpp:250]   --->   Operation 260 'load' 'add34_827_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%add34_929_load = load i32 %add34_929" [activation_accelerator.cpp:250]   --->   Operation 261 'load' 'add34_929_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%add34_1031_load = load i32 %add34_1031" [activation_accelerator.cpp:250]   --->   Operation 262 'load' 'add34_1031_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %x_11_load, i32 %x_11_load" [activation_accelerator.cpp:240]   --->   Operation 263 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %x_12_load, i32 %x_12_load" [activation_accelerator.cpp:240]   --->   Operation 264 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %x_13_load, i32 %x_13_load" [activation_accelerator.cpp:240]   --->   Operation 265 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %x_14_load, i32 %x_14_load" [activation_accelerator.cpp:240]   --->   Operation 266 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %x_15_load, i32 %x_15_load" [activation_accelerator.cpp:240]   --->   Operation 267 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %x_0_load_4, i32 %x_0_load_4" [activation_accelerator.cpp:240]   --->   Operation 268 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %x_1_load_4, i32 %x_1_load_4" [activation_accelerator.cpp:240]   --->   Operation 269 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %x_2_load_4, i32 %x_2_load_4" [activation_accelerator.cpp:240]   --->   Operation 270 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %x_3_load_4, i32 %x_3_load_4" [activation_accelerator.cpp:240]   --->   Operation 271 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %x_4_load_4, i32 %x_4_load_4" [activation_accelerator.cpp:240]   --->   Operation 272 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %x_5_load_4, i32 %x_5_load_4" [activation_accelerator.cpp:240]   --->   Operation 273 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %x_6_load_4, i32 %x_6_load_4" [activation_accelerator.cpp:240]   --->   Operation 274 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %x_7_load_4, i32 %x_7_load_4" [activation_accelerator.cpp:240]   --->   Operation 275 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [2/3] (7.01ns)   --->   "%mul_23 = fmul i32 %x_8_load_4, i32 %x_8_load_4" [activation_accelerator.cpp:240]   --->   Operation 276 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [2/3] (7.01ns)   --->   "%mul_24 = fmul i32 %x_9_load_4, i32 %x_9_load_4" [activation_accelerator.cpp:240]   --->   Operation 277 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [2/3] (7.01ns)   --->   "%mul_25 = fmul i32 %x_10_load_4, i32 %x_10_load_4" [activation_accelerator.cpp:240]   --->   Operation 278 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [2/3] (7.01ns)   --->   "%mul_26 = fmul i32 %x_11_load_4, i32 %x_11_load_4" [activation_accelerator.cpp:240]   --->   Operation 279 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [2/3] (7.01ns)   --->   "%mul_27 = fmul i32 %x_12_load_4, i32 %x_12_load_4" [activation_accelerator.cpp:240]   --->   Operation 280 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [2/3] (7.01ns)   --->   "%mul_28 = fmul i32 %x_13_load_4, i32 %x_13_load_4" [activation_accelerator.cpp:240]   --->   Operation 281 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [2/3] (7.01ns)   --->   "%mul_29 = fmul i32 %x_14_load_4, i32 %x_14_load_4" [activation_accelerator.cpp:240]   --->   Operation 282 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [2/3] (7.01ns)   --->   "%mul_30 = fmul i32 %x_15_load_4, i32 %x_15_load_4" [activation_accelerator.cpp:240]   --->   Operation 283 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [4/4] (4.89ns)   --->   "%add = fadd i32 %add3411_load, i32 %mul" [activation_accelerator.cpp:250]   --->   Operation 284 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [4/4] (6.43ns)   --->   "%add34_1 = fadd i32 %add34_113_load, i32 %mul_1" [activation_accelerator.cpp:250]   --->   Operation 285 'fadd' 'add34_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [4/4] (6.43ns)   --->   "%add34_2 = fadd i32 %add34_215_load, i32 %mul_2" [activation_accelerator.cpp:250]   --->   Operation 286 'fadd' 'add34_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [4/4] (6.43ns)   --->   "%add34_3 = fadd i32 %add34_317_load, i32 %mul_3" [activation_accelerator.cpp:250]   --->   Operation 287 'fadd' 'add34_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [4/4] (6.43ns)   --->   "%add34_4 = fadd i32 %add34_419_load, i32 %mul_4" [activation_accelerator.cpp:250]   --->   Operation 288 'fadd' 'add34_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [4/4] (6.43ns)   --->   "%add34_5 = fadd i32 %add34_521_load, i32 %mul_5" [activation_accelerator.cpp:250]   --->   Operation 289 'fadd' 'add34_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [4/4] (6.43ns)   --->   "%add34_6 = fadd i32 %add34_623_load, i32 %mul_6" [activation_accelerator.cpp:250]   --->   Operation 290 'fadd' 'add34_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [4/4] (6.43ns)   --->   "%add34_7 = fadd i32 %add34_725_load, i32 %mul_7" [activation_accelerator.cpp:250]   --->   Operation 291 'fadd' 'add34_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [4/4] (6.43ns)   --->   "%add34_8 = fadd i32 %add34_827_load, i32 %mul_8" [activation_accelerator.cpp:250]   --->   Operation 292 'fadd' 'add34_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [4/4] (6.43ns)   --->   "%add34_9 = fadd i32 %add34_929_load, i32 %mul_9" [activation_accelerator.cpp:250]   --->   Operation 293 'fadd' 'add34_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [4/4] (6.43ns)   --->   "%add34_s = fadd i32 %add34_1031_load, i32 %mul_s" [activation_accelerator.cpp:250]   --->   Operation 294 'fadd' 'add34_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%add34_1133_load = load i32 %add34_1133" [activation_accelerator.cpp:250]   --->   Operation 295 'load' 'add34_1133_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%add34_1235_load = load i32 %add34_1235" [activation_accelerator.cpp:250]   --->   Operation 296 'load' 'add34_1235_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%add34_1337_load = load i32 %add34_1337" [activation_accelerator.cpp:250]   --->   Operation 297 'load' 'add34_1337_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%add34_1439_load = load i32 %add34_1439" [activation_accelerator.cpp:250]   --->   Operation 298 'load' 'add34_1439_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%add34_1541_load = load i32 %add34_1541" [activation_accelerator.cpp:250]   --->   Operation 299 'load' 'add34_1541_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%add34_1643_load = load i32 %add34_1643" [activation_accelerator.cpp:250]   --->   Operation 300 'load' 'add34_1643_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%add34_1745_load = load i32 %add34_1745" [activation_accelerator.cpp:250]   --->   Operation 301 'load' 'add34_1745_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%add34_1847_load = load i32 %add34_1847" [activation_accelerator.cpp:250]   --->   Operation 302 'load' 'add34_1847_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%add34_1949_load = load i32 %add34_1949" [activation_accelerator.cpp:250]   --->   Operation 303 'load' 'add34_1949_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%add34_2051_load = load i32 %add34_2051" [activation_accelerator.cpp:250]   --->   Operation 304 'load' 'add34_2051_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%add34_2153_load = load i32 %add34_2153" [activation_accelerator.cpp:250]   --->   Operation 305 'load' 'add34_2153_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %x_6_load_4, i32 %x_6_load_4" [activation_accelerator.cpp:240]   --->   Operation 306 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %x_7_load_4, i32 %x_7_load_4" [activation_accelerator.cpp:240]   --->   Operation 307 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/3] (7.01ns)   --->   "%mul_23 = fmul i32 %x_8_load_4, i32 %x_8_load_4" [activation_accelerator.cpp:240]   --->   Operation 308 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/3] (7.01ns)   --->   "%mul_24 = fmul i32 %x_9_load_4, i32 %x_9_load_4" [activation_accelerator.cpp:240]   --->   Operation 309 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/3] (7.01ns)   --->   "%mul_25 = fmul i32 %x_10_load_4, i32 %x_10_load_4" [activation_accelerator.cpp:240]   --->   Operation 310 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/3] (7.01ns)   --->   "%mul_26 = fmul i32 %x_11_load_4, i32 %x_11_load_4" [activation_accelerator.cpp:240]   --->   Operation 311 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/3] (7.01ns)   --->   "%mul_27 = fmul i32 %x_12_load_4, i32 %x_12_load_4" [activation_accelerator.cpp:240]   --->   Operation 312 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/3] (7.01ns)   --->   "%mul_28 = fmul i32 %x_13_load_4, i32 %x_13_load_4" [activation_accelerator.cpp:240]   --->   Operation 313 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [1/3] (7.01ns)   --->   "%mul_29 = fmul i32 %x_14_load_4, i32 %x_14_load_4" [activation_accelerator.cpp:240]   --->   Operation 314 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/3] (7.01ns)   --->   "%mul_30 = fmul i32 %x_15_load_4, i32 %x_15_load_4" [activation_accelerator.cpp:240]   --->   Operation 315 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [3/4] (4.89ns)   --->   "%add = fadd i32 %add3411_load, i32 %mul" [activation_accelerator.cpp:250]   --->   Operation 316 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [3/4] (6.43ns)   --->   "%add34_1 = fadd i32 %add34_113_load, i32 %mul_1" [activation_accelerator.cpp:250]   --->   Operation 317 'fadd' 'add34_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [3/4] (6.43ns)   --->   "%add34_2 = fadd i32 %add34_215_load, i32 %mul_2" [activation_accelerator.cpp:250]   --->   Operation 318 'fadd' 'add34_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [3/4] (6.43ns)   --->   "%add34_3 = fadd i32 %add34_317_load, i32 %mul_3" [activation_accelerator.cpp:250]   --->   Operation 319 'fadd' 'add34_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [3/4] (6.43ns)   --->   "%add34_4 = fadd i32 %add34_419_load, i32 %mul_4" [activation_accelerator.cpp:250]   --->   Operation 320 'fadd' 'add34_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [3/4] (6.43ns)   --->   "%add34_5 = fadd i32 %add34_521_load, i32 %mul_5" [activation_accelerator.cpp:250]   --->   Operation 321 'fadd' 'add34_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [3/4] (6.43ns)   --->   "%add34_6 = fadd i32 %add34_623_load, i32 %mul_6" [activation_accelerator.cpp:250]   --->   Operation 322 'fadd' 'add34_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [3/4] (6.43ns)   --->   "%add34_7 = fadd i32 %add34_725_load, i32 %mul_7" [activation_accelerator.cpp:250]   --->   Operation 323 'fadd' 'add34_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [3/4] (6.43ns)   --->   "%add34_8 = fadd i32 %add34_827_load, i32 %mul_8" [activation_accelerator.cpp:250]   --->   Operation 324 'fadd' 'add34_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [3/4] (6.43ns)   --->   "%add34_9 = fadd i32 %add34_929_load, i32 %mul_9" [activation_accelerator.cpp:250]   --->   Operation 325 'fadd' 'add34_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [3/4] (6.43ns)   --->   "%add34_s = fadd i32 %add34_1031_load, i32 %mul_s" [activation_accelerator.cpp:250]   --->   Operation 326 'fadd' 'add34_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [4/4] (6.43ns)   --->   "%add34_10 = fadd i32 %add34_1133_load, i32 %mul_10" [activation_accelerator.cpp:250]   --->   Operation 327 'fadd' 'add34_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [4/4] (6.43ns)   --->   "%add34_11 = fadd i32 %add34_1235_load, i32 %mul_11" [activation_accelerator.cpp:250]   --->   Operation 328 'fadd' 'add34_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [4/4] (6.43ns)   --->   "%add34_12 = fadd i32 %add34_1337_load, i32 %mul_12" [activation_accelerator.cpp:250]   --->   Operation 329 'fadd' 'add34_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [4/4] (6.43ns)   --->   "%add34_13 = fadd i32 %add34_1439_load, i32 %mul_13" [activation_accelerator.cpp:250]   --->   Operation 330 'fadd' 'add34_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [4/4] (6.43ns)   --->   "%add34_14 = fadd i32 %add34_1541_load, i32 %mul_14" [activation_accelerator.cpp:250]   --->   Operation 331 'fadd' 'add34_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 332 [4/4] (6.43ns)   --->   "%add34_15 = fadd i32 %add34_1643_load, i32 %mul_15" [activation_accelerator.cpp:250]   --->   Operation 332 'fadd' 'add34_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 333 [4/4] (6.43ns)   --->   "%add34_16 = fadd i32 %add34_1745_load, i32 %mul_16" [activation_accelerator.cpp:250]   --->   Operation 333 'fadd' 'add34_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [4/4] (6.43ns)   --->   "%add34_17 = fadd i32 %add34_1847_load, i32 %mul_17" [activation_accelerator.cpp:250]   --->   Operation 334 'fadd' 'add34_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [4/4] (6.43ns)   --->   "%add34_18 = fadd i32 %add34_1949_load, i32 %mul_18" [activation_accelerator.cpp:250]   --->   Operation 335 'fadd' 'add34_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [4/4] (6.43ns)   --->   "%add34_19 = fadd i32 %add34_2051_load, i32 %mul_19" [activation_accelerator.cpp:250]   --->   Operation 336 'fadd' 'add34_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [4/4] (6.43ns)   --->   "%add34_20 = fadd i32 %add34_2153_load, i32 %mul_20" [activation_accelerator.cpp:250]   --->   Operation 337 'fadd' 'add34_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%add34_2255_load = load i32 %add34_2255" [activation_accelerator.cpp:250]   --->   Operation 338 'load' 'add34_2255_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%add34_2357_load = load i32 %add34_2357" [activation_accelerator.cpp:250]   --->   Operation 339 'load' 'add34_2357_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%add34_2459_load = load i32 %add34_2459" [activation_accelerator.cpp:250]   --->   Operation 340 'load' 'add34_2459_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%add34_2561_load = load i32 %add34_2561" [activation_accelerator.cpp:250]   --->   Operation 341 'load' 'add34_2561_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%add34_2663_load = load i32 %add34_2663" [activation_accelerator.cpp:250]   --->   Operation 342 'load' 'add34_2663_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%add34_2765_load = load i32 %add34_2765" [activation_accelerator.cpp:250]   --->   Operation 343 'load' 'add34_2765_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%add34_2867_load = load i32 %add34_2867" [activation_accelerator.cpp:250]   --->   Operation 344 'load' 'add34_2867_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%add34_2969_load = load i32 %add34_2969" [activation_accelerator.cpp:250]   --->   Operation 345 'load' 'add34_2969_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%add34_3071_load = load i32 %add34_3071" [activation_accelerator.cpp:250]   --->   Operation 346 'load' 'add34_3071_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%add34_3173_load = load i32 %add34_3173" [activation_accelerator.cpp:250]   --->   Operation 347 'load' 'add34_3173_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [2/4] (4.89ns)   --->   "%add = fadd i32 %add3411_load, i32 %mul" [activation_accelerator.cpp:250]   --->   Operation 348 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [2/4] (6.43ns)   --->   "%add34_1 = fadd i32 %add34_113_load, i32 %mul_1" [activation_accelerator.cpp:250]   --->   Operation 349 'fadd' 'add34_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [2/4] (6.43ns)   --->   "%add34_2 = fadd i32 %add34_215_load, i32 %mul_2" [activation_accelerator.cpp:250]   --->   Operation 350 'fadd' 'add34_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [2/4] (6.43ns)   --->   "%add34_3 = fadd i32 %add34_317_load, i32 %mul_3" [activation_accelerator.cpp:250]   --->   Operation 351 'fadd' 'add34_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [2/4] (6.43ns)   --->   "%add34_4 = fadd i32 %add34_419_load, i32 %mul_4" [activation_accelerator.cpp:250]   --->   Operation 352 'fadd' 'add34_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [2/4] (6.43ns)   --->   "%add34_5 = fadd i32 %add34_521_load, i32 %mul_5" [activation_accelerator.cpp:250]   --->   Operation 353 'fadd' 'add34_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [2/4] (6.43ns)   --->   "%add34_6 = fadd i32 %add34_623_load, i32 %mul_6" [activation_accelerator.cpp:250]   --->   Operation 354 'fadd' 'add34_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [2/4] (6.43ns)   --->   "%add34_7 = fadd i32 %add34_725_load, i32 %mul_7" [activation_accelerator.cpp:250]   --->   Operation 355 'fadd' 'add34_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [2/4] (6.43ns)   --->   "%add34_8 = fadd i32 %add34_827_load, i32 %mul_8" [activation_accelerator.cpp:250]   --->   Operation 356 'fadd' 'add34_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 357 [2/4] (6.43ns)   --->   "%add34_9 = fadd i32 %add34_929_load, i32 %mul_9" [activation_accelerator.cpp:250]   --->   Operation 357 'fadd' 'add34_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [2/4] (6.43ns)   --->   "%add34_s = fadd i32 %add34_1031_load, i32 %mul_s" [activation_accelerator.cpp:250]   --->   Operation 358 'fadd' 'add34_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [3/4] (6.43ns)   --->   "%add34_10 = fadd i32 %add34_1133_load, i32 %mul_10" [activation_accelerator.cpp:250]   --->   Operation 359 'fadd' 'add34_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 360 [3/4] (6.43ns)   --->   "%add34_11 = fadd i32 %add34_1235_load, i32 %mul_11" [activation_accelerator.cpp:250]   --->   Operation 360 'fadd' 'add34_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [3/4] (6.43ns)   --->   "%add34_12 = fadd i32 %add34_1337_load, i32 %mul_12" [activation_accelerator.cpp:250]   --->   Operation 361 'fadd' 'add34_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [3/4] (6.43ns)   --->   "%add34_13 = fadd i32 %add34_1439_load, i32 %mul_13" [activation_accelerator.cpp:250]   --->   Operation 362 'fadd' 'add34_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [3/4] (6.43ns)   --->   "%add34_14 = fadd i32 %add34_1541_load, i32 %mul_14" [activation_accelerator.cpp:250]   --->   Operation 363 'fadd' 'add34_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [3/4] (6.43ns)   --->   "%add34_15 = fadd i32 %add34_1643_load, i32 %mul_15" [activation_accelerator.cpp:250]   --->   Operation 364 'fadd' 'add34_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 365 [3/4] (6.43ns)   --->   "%add34_16 = fadd i32 %add34_1745_load, i32 %mul_16" [activation_accelerator.cpp:250]   --->   Operation 365 'fadd' 'add34_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 366 [3/4] (6.43ns)   --->   "%add34_17 = fadd i32 %add34_1847_load, i32 %mul_17" [activation_accelerator.cpp:250]   --->   Operation 366 'fadd' 'add34_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [3/4] (6.43ns)   --->   "%add34_18 = fadd i32 %add34_1949_load, i32 %mul_18" [activation_accelerator.cpp:250]   --->   Operation 367 'fadd' 'add34_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [3/4] (6.43ns)   --->   "%add34_19 = fadd i32 %add34_2051_load, i32 %mul_19" [activation_accelerator.cpp:250]   --->   Operation 368 'fadd' 'add34_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [3/4] (6.43ns)   --->   "%add34_20 = fadd i32 %add34_2153_load, i32 %mul_20" [activation_accelerator.cpp:250]   --->   Operation 369 'fadd' 'add34_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [4/4] (6.43ns)   --->   "%add34_21 = fadd i32 %add34_2255_load, i32 %mul_21" [activation_accelerator.cpp:250]   --->   Operation 370 'fadd' 'add34_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [4/4] (6.43ns)   --->   "%add34_22 = fadd i32 %add34_2357_load, i32 %mul_22" [activation_accelerator.cpp:250]   --->   Operation 371 'fadd' 'add34_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [4/4] (6.43ns)   --->   "%add34_23 = fadd i32 %add34_2459_load, i32 %mul_23" [activation_accelerator.cpp:250]   --->   Operation 372 'fadd' 'add34_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [4/4] (6.43ns)   --->   "%add34_24 = fadd i32 %add34_2561_load, i32 %mul_24" [activation_accelerator.cpp:250]   --->   Operation 373 'fadd' 'add34_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [4/4] (6.43ns)   --->   "%add34_25 = fadd i32 %add34_2663_load, i32 %mul_25" [activation_accelerator.cpp:250]   --->   Operation 374 'fadd' 'add34_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [4/4] (6.43ns)   --->   "%add34_26 = fadd i32 %add34_2765_load, i32 %mul_26" [activation_accelerator.cpp:250]   --->   Operation 375 'fadd' 'add34_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [4/4] (6.43ns)   --->   "%add34_27 = fadd i32 %add34_2867_load, i32 %mul_27" [activation_accelerator.cpp:250]   --->   Operation 376 'fadd' 'add34_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [4/4] (6.43ns)   --->   "%add34_28 = fadd i32 %add34_2969_load, i32 %mul_28" [activation_accelerator.cpp:250]   --->   Operation 377 'fadd' 'add34_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [4/4] (6.43ns)   --->   "%add34_29 = fadd i32 %add34_3071_load, i32 %mul_29" [activation_accelerator.cpp:250]   --->   Operation 378 'fadd' 'add34_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [4/4] (6.43ns)   --->   "%add34_30 = fadd i32 %add34_3173_load, i32 %mul_30" [activation_accelerator.cpp:250]   --->   Operation 379 'fadd' 'add34_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%add3411_load_1 = load i32 %add3411"   --->   Operation 478 'load' 'add3411_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%add34_113_load_1 = load i32 %add34_113"   --->   Operation 479 'load' 'add34_113_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%add34_215_load_1 = load i32 %add34_215"   --->   Operation 480 'load' 'add34_215_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%add34_317_load_1 = load i32 %add34_317"   --->   Operation 481 'load' 'add34_317_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%add34_419_load_1 = load i32 %add34_419"   --->   Operation 482 'load' 'add34_419_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%add34_521_load_1 = load i32 %add34_521"   --->   Operation 483 'load' 'add34_521_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%add34_623_load_1 = load i32 %add34_623"   --->   Operation 484 'load' 'add34_623_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%add34_725_load_1 = load i32 %add34_725"   --->   Operation 485 'load' 'add34_725_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%add34_827_load_1 = load i32 %add34_827"   --->   Operation 486 'load' 'add34_827_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%add34_929_load_1 = load i32 %add34_929"   --->   Operation 487 'load' 'add34_929_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%add34_1031_load_1 = load i32 %add34_1031"   --->   Operation 488 'load' 'add34_1031_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%add34_1133_load_1 = load i32 %add34_1133"   --->   Operation 489 'load' 'add34_1133_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%add34_1235_load_1 = load i32 %add34_1235"   --->   Operation 490 'load' 'add34_1235_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%add34_1337_load_1 = load i32 %add34_1337"   --->   Operation 491 'load' 'add34_1337_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%add34_1439_load_1 = load i32 %add34_1439"   --->   Operation 492 'load' 'add34_1439_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%add34_1541_load_1 = load i32 %add34_1541"   --->   Operation 493 'load' 'add34_1541_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%add34_1643_load_1 = load i32 %add34_1643"   --->   Operation 494 'load' 'add34_1643_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%add34_1745_load_1 = load i32 %add34_1745"   --->   Operation 495 'load' 'add34_1745_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%add34_1847_load_1 = load i32 %add34_1847"   --->   Operation 496 'load' 'add34_1847_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%add34_1949_load_1 = load i32 %add34_1949"   --->   Operation 497 'load' 'add34_1949_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%add34_2051_load_1 = load i32 %add34_2051"   --->   Operation 498 'load' 'add34_2051_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%add34_2153_load_1 = load i32 %add34_2153"   --->   Operation 499 'load' 'add34_2153_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%add34_2255_load_1 = load i32 %add34_2255"   --->   Operation 500 'load' 'add34_2255_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%add34_2357_load_1 = load i32 %add34_2357"   --->   Operation 501 'load' 'add34_2357_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%add34_2459_load_1 = load i32 %add34_2459"   --->   Operation 502 'load' 'add34_2459_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (0.00ns)   --->   "%add34_2561_load_1 = load i32 %add34_2561"   --->   Operation 503 'load' 'add34_2561_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%add34_2663_load_1 = load i32 %add34_2663"   --->   Operation 504 'load' 'add34_2663_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%add34_2765_load_1 = load i32 %add34_2765"   --->   Operation 505 'load' 'add34_2765_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%add34_2867_load_1 = load i32 %add34_2867"   --->   Operation 506 'load' 'add34_2867_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%add34_2969_load_1 = load i32 %add34_2969"   --->   Operation 507 'load' 'add34_2969_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%add34_3071_load_1 = load i32 %add34_3071"   --->   Operation 508 'load' 'add34_3071_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%add34_3173_load_1 = load i32 %add34_3173"   --->   Operation 509 'load' 'add34_3173_load_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_3173_out, i32 %add34_3173_load_1"   --->   Operation 510 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_3071_out, i32 %add34_3071_load_1"   --->   Operation 511 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2969_out, i32 %add34_2969_load_1"   --->   Operation 512 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2867_out, i32 %add34_2867_load_1"   --->   Operation 513 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2765_out, i32 %add34_2765_load_1"   --->   Operation 514 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2663_out, i32 %add34_2663_load_1"   --->   Operation 515 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2561_out, i32 %add34_2561_load_1"   --->   Operation 516 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2459_out, i32 %add34_2459_load_1"   --->   Operation 517 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2357_out, i32 %add34_2357_load_1"   --->   Operation 518 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2255_out, i32 %add34_2255_load_1"   --->   Operation 519 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2153_out, i32 %add34_2153_load_1"   --->   Operation 520 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_2051_out, i32 %add34_2051_load_1"   --->   Operation 521 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1949_out, i32 %add34_1949_load_1"   --->   Operation 522 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1847_out, i32 %add34_1847_load_1"   --->   Operation 523 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1745_out, i32 %add34_1745_load_1"   --->   Operation 524 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1643_out, i32 %add34_1643_load_1"   --->   Operation 525 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1541_out, i32 %add34_1541_load_1"   --->   Operation 526 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 527 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1439_out, i32 %add34_1439_load_1"   --->   Operation 527 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1337_out, i32 %add34_1337_load_1"   --->   Operation 528 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1235_out, i32 %add34_1235_load_1"   --->   Operation 529 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1133_out, i32 %add34_1133_load_1"   --->   Operation 530 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_1031_out, i32 %add34_1031_load_1"   --->   Operation 531 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_929_out, i32 %add34_929_load_1"   --->   Operation 532 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 533 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_827_out, i32 %add34_827_load_1"   --->   Operation 533 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_725_out, i32 %add34_725_load_1"   --->   Operation 534 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_623_out, i32 %add34_623_load_1"   --->   Operation 535 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_521_out, i32 %add34_521_load_1"   --->   Operation 536 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_419_out, i32 %add34_419_load_1"   --->   Operation 537 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_317_out, i32 %add34_317_load_1"   --->   Operation 538 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 539 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_215_out, i32 %add34_215_load_1"   --->   Operation 539 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 540 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add34_113_out, i32 %add34_113_load_1"   --->   Operation 540 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 541 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add3411_out, i32 %add3411_load_1"   --->   Operation 541 'write' 'write_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 542 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 542 'ret' 'ret_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 380 [1/4] (4.89ns)   --->   "%add = fadd i32 %add3411_load, i32 %mul" [activation_accelerator.cpp:250]   --->   Operation 380 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/4] (6.43ns)   --->   "%add34_1 = fadd i32 %add34_113_load, i32 %mul_1" [activation_accelerator.cpp:250]   --->   Operation 381 'fadd' 'add34_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/4] (6.43ns)   --->   "%add34_2 = fadd i32 %add34_215_load, i32 %mul_2" [activation_accelerator.cpp:250]   --->   Operation 382 'fadd' 'add34_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/4] (6.43ns)   --->   "%add34_3 = fadd i32 %add34_317_load, i32 %mul_3" [activation_accelerator.cpp:250]   --->   Operation 383 'fadd' 'add34_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/4] (6.43ns)   --->   "%add34_4 = fadd i32 %add34_419_load, i32 %mul_4" [activation_accelerator.cpp:250]   --->   Operation 384 'fadd' 'add34_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/4] (6.43ns)   --->   "%add34_5 = fadd i32 %add34_521_load, i32 %mul_5" [activation_accelerator.cpp:250]   --->   Operation 385 'fadd' 'add34_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/4] (6.43ns)   --->   "%add34_6 = fadd i32 %add34_623_load, i32 %mul_6" [activation_accelerator.cpp:250]   --->   Operation 386 'fadd' 'add34_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [1/4] (6.43ns)   --->   "%add34_7 = fadd i32 %add34_725_load, i32 %mul_7" [activation_accelerator.cpp:250]   --->   Operation 387 'fadd' 'add34_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/4] (6.43ns)   --->   "%add34_8 = fadd i32 %add34_827_load, i32 %mul_8" [activation_accelerator.cpp:250]   --->   Operation 388 'fadd' 'add34_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [1/4] (6.43ns)   --->   "%add34_9 = fadd i32 %add34_929_load, i32 %mul_9" [activation_accelerator.cpp:250]   --->   Operation 389 'fadd' 'add34_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/4] (6.43ns)   --->   "%add34_s = fadd i32 %add34_1031_load, i32 %mul_s" [activation_accelerator.cpp:250]   --->   Operation 390 'fadd' 'add34_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [2/4] (6.43ns)   --->   "%add34_10 = fadd i32 %add34_1133_load, i32 %mul_10" [activation_accelerator.cpp:250]   --->   Operation 391 'fadd' 'add34_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [2/4] (6.43ns)   --->   "%add34_11 = fadd i32 %add34_1235_load, i32 %mul_11" [activation_accelerator.cpp:250]   --->   Operation 392 'fadd' 'add34_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [2/4] (6.43ns)   --->   "%add34_12 = fadd i32 %add34_1337_load, i32 %mul_12" [activation_accelerator.cpp:250]   --->   Operation 393 'fadd' 'add34_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [2/4] (6.43ns)   --->   "%add34_13 = fadd i32 %add34_1439_load, i32 %mul_13" [activation_accelerator.cpp:250]   --->   Operation 394 'fadd' 'add34_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [2/4] (6.43ns)   --->   "%add34_14 = fadd i32 %add34_1541_load, i32 %mul_14" [activation_accelerator.cpp:250]   --->   Operation 395 'fadd' 'add34_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [2/4] (6.43ns)   --->   "%add34_15 = fadd i32 %add34_1643_load, i32 %mul_15" [activation_accelerator.cpp:250]   --->   Operation 396 'fadd' 'add34_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [2/4] (6.43ns)   --->   "%add34_16 = fadd i32 %add34_1745_load, i32 %mul_16" [activation_accelerator.cpp:250]   --->   Operation 397 'fadd' 'add34_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [2/4] (6.43ns)   --->   "%add34_17 = fadd i32 %add34_1847_load, i32 %mul_17" [activation_accelerator.cpp:250]   --->   Operation 398 'fadd' 'add34_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [2/4] (6.43ns)   --->   "%add34_18 = fadd i32 %add34_1949_load, i32 %mul_18" [activation_accelerator.cpp:250]   --->   Operation 399 'fadd' 'add34_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [2/4] (6.43ns)   --->   "%add34_19 = fadd i32 %add34_2051_load, i32 %mul_19" [activation_accelerator.cpp:250]   --->   Operation 400 'fadd' 'add34_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [2/4] (6.43ns)   --->   "%add34_20 = fadd i32 %add34_2153_load, i32 %mul_20" [activation_accelerator.cpp:250]   --->   Operation 401 'fadd' 'add34_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [3/4] (6.43ns)   --->   "%add34_21 = fadd i32 %add34_2255_load, i32 %mul_21" [activation_accelerator.cpp:250]   --->   Operation 402 'fadd' 'add34_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [3/4] (6.43ns)   --->   "%add34_22 = fadd i32 %add34_2357_load, i32 %mul_22" [activation_accelerator.cpp:250]   --->   Operation 403 'fadd' 'add34_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [3/4] (6.43ns)   --->   "%add34_23 = fadd i32 %add34_2459_load, i32 %mul_23" [activation_accelerator.cpp:250]   --->   Operation 404 'fadd' 'add34_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [3/4] (6.43ns)   --->   "%add34_24 = fadd i32 %add34_2561_load, i32 %mul_24" [activation_accelerator.cpp:250]   --->   Operation 405 'fadd' 'add34_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [3/4] (6.43ns)   --->   "%add34_25 = fadd i32 %add34_2663_load, i32 %mul_25" [activation_accelerator.cpp:250]   --->   Operation 406 'fadd' 'add34_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [3/4] (6.43ns)   --->   "%add34_26 = fadd i32 %add34_2765_load, i32 %mul_26" [activation_accelerator.cpp:250]   --->   Operation 407 'fadd' 'add34_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [3/4] (6.43ns)   --->   "%add34_27 = fadd i32 %add34_2867_load, i32 %mul_27" [activation_accelerator.cpp:250]   --->   Operation 408 'fadd' 'add34_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [3/4] (6.43ns)   --->   "%add34_28 = fadd i32 %add34_2969_load, i32 %mul_28" [activation_accelerator.cpp:250]   --->   Operation 409 'fadd' 'add34_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [3/4] (6.43ns)   --->   "%add34_29 = fadd i32 %add34_3071_load, i32 %mul_29" [activation_accelerator.cpp:250]   --->   Operation 410 'fadd' 'add34_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [3/4] (6.43ns)   --->   "%add34_30 = fadd i32 %add34_3173_load, i32 %mul_30" [activation_accelerator.cpp:250]   --->   Operation 411 'fadd' 'add34_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_s, i32 %add34_1031" [activation_accelerator.cpp:230]   --->   Operation 412 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 413 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_9, i32 %add34_929" [activation_accelerator.cpp:230]   --->   Operation 413 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 414 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_8, i32 %add34_827" [activation_accelerator.cpp:230]   --->   Operation 414 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 415 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_7, i32 %add34_725" [activation_accelerator.cpp:230]   --->   Operation 415 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 416 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_6, i32 %add34_623" [activation_accelerator.cpp:230]   --->   Operation 416 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 417 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_5, i32 %add34_521" [activation_accelerator.cpp:230]   --->   Operation 417 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 418 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_4, i32 %add34_419" [activation_accelerator.cpp:230]   --->   Operation 418 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 419 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_3, i32 %add34_317" [activation_accelerator.cpp:230]   --->   Operation 419 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 420 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_2, i32 %add34_215" [activation_accelerator.cpp:230]   --->   Operation 420 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 421 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_1, i32 %add34_113" [activation_accelerator.cpp:230]   --->   Operation 421 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 422 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add, i32 %add3411" [activation_accelerator.cpp:230]   --->   Operation 422 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 423 [1/4] (6.43ns)   --->   "%add34_10 = fadd i32 %add34_1133_load, i32 %mul_10" [activation_accelerator.cpp:250]   --->   Operation 423 'fadd' 'add34_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/4] (6.43ns)   --->   "%add34_11 = fadd i32 %add34_1235_load, i32 %mul_11" [activation_accelerator.cpp:250]   --->   Operation 424 'fadd' 'add34_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/4] (6.43ns)   --->   "%add34_12 = fadd i32 %add34_1337_load, i32 %mul_12" [activation_accelerator.cpp:250]   --->   Operation 425 'fadd' 'add34_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 426 [1/4] (6.43ns)   --->   "%add34_13 = fadd i32 %add34_1439_load, i32 %mul_13" [activation_accelerator.cpp:250]   --->   Operation 426 'fadd' 'add34_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 427 [1/4] (6.43ns)   --->   "%add34_14 = fadd i32 %add34_1541_load, i32 %mul_14" [activation_accelerator.cpp:250]   --->   Operation 427 'fadd' 'add34_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/4] (6.43ns)   --->   "%add34_15 = fadd i32 %add34_1643_load, i32 %mul_15" [activation_accelerator.cpp:250]   --->   Operation 428 'fadd' 'add34_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/4] (6.43ns)   --->   "%add34_16 = fadd i32 %add34_1745_load, i32 %mul_16" [activation_accelerator.cpp:250]   --->   Operation 429 'fadd' 'add34_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/4] (6.43ns)   --->   "%add34_17 = fadd i32 %add34_1847_load, i32 %mul_17" [activation_accelerator.cpp:250]   --->   Operation 430 'fadd' 'add34_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/4] (6.43ns)   --->   "%add34_18 = fadd i32 %add34_1949_load, i32 %mul_18" [activation_accelerator.cpp:250]   --->   Operation 431 'fadd' 'add34_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/4] (6.43ns)   --->   "%add34_19 = fadd i32 %add34_2051_load, i32 %mul_19" [activation_accelerator.cpp:250]   --->   Operation 432 'fadd' 'add34_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/4] (6.43ns)   --->   "%add34_20 = fadd i32 %add34_2153_load, i32 %mul_20" [activation_accelerator.cpp:250]   --->   Operation 433 'fadd' 'add34_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [2/4] (6.43ns)   --->   "%add34_21 = fadd i32 %add34_2255_load, i32 %mul_21" [activation_accelerator.cpp:250]   --->   Operation 434 'fadd' 'add34_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [2/4] (6.43ns)   --->   "%add34_22 = fadd i32 %add34_2357_load, i32 %mul_22" [activation_accelerator.cpp:250]   --->   Operation 435 'fadd' 'add34_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [2/4] (6.43ns)   --->   "%add34_23 = fadd i32 %add34_2459_load, i32 %mul_23" [activation_accelerator.cpp:250]   --->   Operation 436 'fadd' 'add34_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [2/4] (6.43ns)   --->   "%add34_24 = fadd i32 %add34_2561_load, i32 %mul_24" [activation_accelerator.cpp:250]   --->   Operation 437 'fadd' 'add34_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [2/4] (6.43ns)   --->   "%add34_25 = fadd i32 %add34_2663_load, i32 %mul_25" [activation_accelerator.cpp:250]   --->   Operation 438 'fadd' 'add34_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [2/4] (6.43ns)   --->   "%add34_26 = fadd i32 %add34_2765_load, i32 %mul_26" [activation_accelerator.cpp:250]   --->   Operation 439 'fadd' 'add34_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [2/4] (6.43ns)   --->   "%add34_27 = fadd i32 %add34_2867_load, i32 %mul_27" [activation_accelerator.cpp:250]   --->   Operation 440 'fadd' 'add34_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [2/4] (6.43ns)   --->   "%add34_28 = fadd i32 %add34_2969_load, i32 %mul_28" [activation_accelerator.cpp:250]   --->   Operation 441 'fadd' 'add34_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [2/4] (6.43ns)   --->   "%add34_29 = fadd i32 %add34_3071_load, i32 %mul_29" [activation_accelerator.cpp:250]   --->   Operation 442 'fadd' 'add34_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [2/4] (6.43ns)   --->   "%add34_30 = fadd i32 %add34_3173_load, i32 %mul_30" [activation_accelerator.cpp:250]   --->   Operation 443 'fadd' 'add34_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_20, i32 %add34_2153" [activation_accelerator.cpp:230]   --->   Operation 444 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 445 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_19, i32 %add34_2051" [activation_accelerator.cpp:230]   --->   Operation 445 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 446 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_18, i32 %add34_1949" [activation_accelerator.cpp:230]   --->   Operation 446 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 447 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_17, i32 %add34_1847" [activation_accelerator.cpp:230]   --->   Operation 447 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 448 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_16, i32 %add34_1745" [activation_accelerator.cpp:230]   --->   Operation 448 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 449 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_15, i32 %add34_1643" [activation_accelerator.cpp:230]   --->   Operation 449 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 450 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_14, i32 %add34_1541" [activation_accelerator.cpp:230]   --->   Operation 450 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 451 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_13, i32 %add34_1439" [activation_accelerator.cpp:230]   --->   Operation 451 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 452 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_12, i32 %add34_1337" [activation_accelerator.cpp:230]   --->   Operation 452 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 453 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_11, i32 %add34_1235" [activation_accelerator.cpp:230]   --->   Operation 453 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 454 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_10, i32 %add34_1133" [activation_accelerator.cpp:230]   --->   Operation 454 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%specpipeline_ln231 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [activation_accelerator.cpp:231]   --->   Operation 455 'specpipeline' 'specpipeline_ln231' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [activation_accelerator.cpp:230]   --->   Operation 456 'specloopname' 'specloopname_ln230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/4] (6.43ns)   --->   "%add34_21 = fadd i32 %add34_2255_load, i32 %mul_21" [activation_accelerator.cpp:250]   --->   Operation 457 'fadd' 'add34_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/4] (6.43ns)   --->   "%add34_22 = fadd i32 %add34_2357_load, i32 %mul_22" [activation_accelerator.cpp:250]   --->   Operation 458 'fadd' 'add34_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 459 [1/4] (6.43ns)   --->   "%add34_23 = fadd i32 %add34_2459_load, i32 %mul_23" [activation_accelerator.cpp:250]   --->   Operation 459 'fadd' 'add34_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 460 [1/4] (6.43ns)   --->   "%add34_24 = fadd i32 %add34_2561_load, i32 %mul_24" [activation_accelerator.cpp:250]   --->   Operation 460 'fadd' 'add34_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 461 [1/4] (6.43ns)   --->   "%add34_25 = fadd i32 %add34_2663_load, i32 %mul_25" [activation_accelerator.cpp:250]   --->   Operation 461 'fadd' 'add34_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 462 [1/4] (6.43ns)   --->   "%add34_26 = fadd i32 %add34_2765_load, i32 %mul_26" [activation_accelerator.cpp:250]   --->   Operation 462 'fadd' 'add34_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 463 [1/4] (6.43ns)   --->   "%add34_27 = fadd i32 %add34_2867_load, i32 %mul_27" [activation_accelerator.cpp:250]   --->   Operation 463 'fadd' 'add34_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 464 [1/4] (6.43ns)   --->   "%add34_28 = fadd i32 %add34_2969_load, i32 %mul_28" [activation_accelerator.cpp:250]   --->   Operation 464 'fadd' 'add34_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 465 [1/4] (6.43ns)   --->   "%add34_29 = fadd i32 %add34_3071_load, i32 %mul_29" [activation_accelerator.cpp:250]   --->   Operation 465 'fadd' 'add34_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/4] (6.43ns)   --->   "%add34_30 = fadd i32 %add34_3173_load, i32 %mul_30" [activation_accelerator.cpp:250]   --->   Operation 466 'fadd' 'add34_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 467 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_30, i32 %add34_3173" [activation_accelerator.cpp:230]   --->   Operation 467 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 468 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_29, i32 %add34_3071" [activation_accelerator.cpp:230]   --->   Operation 468 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 469 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_28, i32 %add34_2969" [activation_accelerator.cpp:230]   --->   Operation 469 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 470 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_27, i32 %add34_2867" [activation_accelerator.cpp:230]   --->   Operation 470 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 471 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_26, i32 %add34_2765" [activation_accelerator.cpp:230]   --->   Operation 471 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 472 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_25, i32 %add34_2663" [activation_accelerator.cpp:230]   --->   Operation 472 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 473 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_24, i32 %add34_2561" [activation_accelerator.cpp:230]   --->   Operation 473 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 474 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_23, i32 %add34_2459" [activation_accelerator.cpp:230]   --->   Operation 474 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 475 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_22, i32 %add34_2357" [activation_accelerator.cpp:230]   --->   Operation 475 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 476 [1/1] (0.42ns)   --->   "%store_ln230 = store i32 %add34_21, i32 %add34_2255" [activation_accelerator.cpp:230]   --->   Operation 476 'store' 'store_ln230' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln230 = br void %for.body25" [activation_accelerator.cpp:230]   --->   Operation 477 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('idx') [81]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:230) on local variable 'idx' [117]  (0 ns)
	'add' operation ('add_ln230', activation_accelerator.cpp:230) [288]  (0.853 ns)
	'store' operation ('store_ln230', activation_accelerator.cpp:230) of variable 'add_ln230', activation_accelerator.cpp:230 on local variable 'idx' [289]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:240) on array 'x_0' [159]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:240) [160]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:240) [160]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:240) [160]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_10', activation_accelerator.cpp:240) [193]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_21', activation_accelerator.cpp:240) [228]  (7.02 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add34_1', activation_accelerator.cpp:250) [257]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add34_s', activation_accelerator.cpp:250) [266]  (6.44 ns)
	'store' operation ('store_ln230', activation_accelerator.cpp:230) of variable 'add34_s', activation_accelerator.cpp:250 on local variable 'add34_1031' [311]  (0.427 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add34_20', activation_accelerator.cpp:250) [277]  (6.44 ns)
	'store' operation ('store_ln230', activation_accelerator.cpp:230) of variable 'add34_20', activation_accelerator.cpp:250 on local variable 'add34_2153' [300]  (0.427 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add34_30', activation_accelerator.cpp:250) [287]  (6.44 ns)
	'store' operation ('store_ln230', activation_accelerator.cpp:230) of variable 'add34_30', activation_accelerator.cpp:250 on local variable 'add34_3173' [290]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
