;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	SUB @-127, 102
	SUB -1, <-20
	SUB @121, -103
	MOV -207, <-120
	SUB @121, 106
	JMN 130, 20
	SUB @-127, 102
	SUB @121, -103
	SPL 300, 90
	JMZ 12, #10
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	JMN -1, @-20
	SUB #12, @200
	ADD 130, 9
	SUB -1, <-20
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 106
	SUB 1, <-1
	CMP @121, 103
	SUB @121, 103
	SUB @121, 103
	ADD 210, 60
	SLT 121, 0
	ADD 210, 60
	SUB @0, @2
	SUB 1, <-1
	DJN -1, @-20
	SUB 1, <-1
	SPL 0, <-2
	MOV -1, <-20
	JMZ 330, 10
	SPL 0, <-2
	SUB @0, @2
	JMZ 330, 10
	JMZ 330, 10
	CMP -207, <-120
	JMP @12, #200
	SUB @127, <102
	MOV -7, <-20
	DJN -1, @-20
