
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111d4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cbc  08011290  08011290  00021290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012f4c  08012f4c  000306e8  2**0
                  CONTENTS
  4 .ARM          00000008  08012f4c  08012f4c  00022f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012f54  08012f54  000306e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08012f54  08012f54  00022f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012f5c  08012f5c  00022f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e8  20000000  08012f60  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  200006e8  08013648  000306e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000edc  08013648  00030edc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030710  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018939  00000000  00000000  00030753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000358e  00000000  00000000  0004908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016d0  00000000  00000000  0004c620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000120c  00000000  00000000  0004dcf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cdff  00000000  00000000  0004eefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c4c9  00000000  00000000  0006bcfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000afd9b  00000000  00000000  000881c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006e4c  00000000  00000000  00137f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0013edac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006e8 	.word	0x200006e8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08011278 	.word	0x08011278

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006ec 	.word	0x200006ec
 8000100:	08011278 	.word	0x08011278

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	080129cc 	.word	0x080129cc
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b0ac      	sub	sp, #176	; 0xb0
 80025ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f001 f8e1 	bl	8003774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 f9e1 	bl	8002978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fc1d 	bl	8002df4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ba:	f000 fb99 	bl	8002cf0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80025be:	f000 fb49 	bl	8002c54 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025c2:	f000 fbe3 	bl	8002d8c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80025c6:	f000 fa23 	bl	8002a10 <MX_I2C1_Init>
  MX_TIM6_Init();
 80025ca:	f000 fb05 	bl	8002bd8 <MX_TIM6_Init>
  MX_RTC_Init();
 80025ce:	f000 fa5f 	bl	8002a90 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 80025d2:	4bca      	ldr	r3, [pc, #808]	; (80028fc <main+0x354>)
 80025d4:	681c      	ldr	r4, [r3, #0]
 80025d6:	4bc9      	ldr	r3, [pc, #804]	; (80028fc <main+0x354>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd92 	bl	8000104 <strlen>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	23fa      	movs	r3, #250	; 0xfa
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	48c5      	ldr	r0, [pc, #788]	; (8002900 <main+0x358>)
 80025ea:	0021      	movs	r1, r4
 80025ec:	f003 fd86 	bl	80060fc <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 80025f0:	4bc4      	ldr	r3, [pc, #784]	; (8002904 <main+0x35c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2202      	movs	r2, #2
 80025f6:	4252      	negs	r2, r2
 80025f8:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 80025fa:	f000 fd43 	bl	8003084 <my_astro_off>

  my_astro_on () ;
 80025fe:	f000 fd33 	bl	8003068 <my_astro_on>
  reset_astronode () ;
 8002602:	f000 fcb5 	bl	8002f70 <reset_astronode>
  print_housekeeping_timer = get_systick () ;
 8002606:	f000 fd11 	bl	800302c <get_systick>
 800260a:	0002      	movs	r2, r0
 800260c:	4bbe      	ldr	r3, [pc, #760]	; (8002908 <main+0x360>)
 800260e:	601a      	str	r2, [r3, #0]
  astronode_send_cfg_wr ( true , false , true , false , true , true , true , false ) ;
 8002610:	2300      	movs	r3, #0
 8002612:	9303      	str	r3, [sp, #12]
 8002614:	2301      	movs	r3, #1
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	2301      	movs	r3, #1
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	2301      	movs	r3, #1
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2300      	movs	r3, #0
 8002622:	2201      	movs	r2, #1
 8002624:	2100      	movs	r1, #0
 8002626:	2001      	movs	r0, #1
 8002628:	f004 fcc0 	bl	8006fac <astronode_send_cfg_wr>
  astronode_send_cfg_sr () ;
 800262c:	f004 fc86 	bl	8006f3c <astronode_send_cfg_sr>
  astronode_send_mpn_rr () ;
 8002630:	f005 f8fa 	bl	8007828 <astronode_send_mpn_rr>
  astronode_send_msn_rr () ;
 8002634:	f004 fe0e 	bl	8007254 <astronode_send_msn_rr>
  astronode_send_mgi_rr () ;
 8002638:	f004 fd62 	bl	8007100 <astronode_send_mgi_rr>
  //my_astro_off () ;




  my_lx6_on () ;
 800263c:	f000 fd34 	bl	80030a8 <my_lx6_on>
  nmea_latitude[0] = 0 ;
 8002640:	4bb2      	ldr	r3, [pc, #712]	; (800290c <main+0x364>)
 8002642:	2200      	movs	r2, #0
 8002644:	701a      	strb	r2, [r3, #0]
  nmea_longitude[0] = 0 ;
 8002646:	4bb2      	ldr	r3, [pc, #712]	; (8002910 <main+0x368>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
  gngll_message[0] = 0 ;
 800264c:	4bb1      	ldr	r3, [pc, #708]	; (8002914 <main+0x36c>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
  nmea_fixed_pdop_d = 1000.0 ;
 8002652:	49b1      	ldr	r1, [pc, #708]	; (8002918 <main+0x370>)
 8002654:	2200      	movs	r2, #0
 8002656:	4bb1      	ldr	r3, [pc, #708]	; (800291c <main+0x374>)
 8002658:	600a      	str	r2, [r1, #0]
 800265a:	604b      	str	r3, [r1, #4]
  received_nmea_rmc_flag = false ;
 800265c:	4bb0      	ldr	r3, [pc, #704]	; (8002920 <main+0x378>)
 800265e:	2200      	movs	r2, #0
 8002660:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 8002662:	4bb0      	ldr	r3, [pc, #704]	; (8002924 <main+0x37c>)
 8002664:	2200      	movs	r2, #0
 8002666:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 8002668:	4ba6      	ldr	r3, [pc, #664]	; (8002904 <main+0x35c>)
 800266a:	0018      	movs	r0, r3
 800266c:	f003 f9ce 	bl	8005a0c <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < nmea_max_active_time ) // 1200 = 10 min.
 8002670:	e09a      	b.n	80027a8 <main+0x200>
  {
	  HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 8002672:	23fa      	movs	r3, #250	; 0xfa
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	49ac      	ldr	r1, [pc, #688]	; (8002928 <main+0x380>)
 8002678:	48ac      	ldr	r0, [pc, #688]	; (800292c <main+0x384>)
 800267a:	2201      	movs	r2, #1
 800267c:	f003 fdda 	bl	8006234 <HAL_UART_Receive>
	  //HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
	  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 8002680:	23fa      	movs	r3, #250	; 0xfa
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	49a8      	ldr	r1, [pc, #672]	; (8002928 <main+0x380>)
 8002686:	489e      	ldr	r0, [pc, #632]	; (8002900 <main+0x358>)
 8002688:	2201      	movs	r2, #1
 800268a:	f003 fd37 	bl	80060fc <HAL_UART_Transmit>
	  if ( rxd_byte )
 800268e:	4ba6      	ldr	r3, [pc, #664]	; (8002928 <main+0x380>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d061      	beq.n	800275a <main+0x1b2>
	  {
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 8002696:	4aa6      	ldr	r2, [pc, #664]	; (8002930 <main+0x388>)
 8002698:	49a6      	ldr	r1, [pc, #664]	; (8002934 <main+0x38c>)
 800269a:	4ba3      	ldr	r3, [pc, #652]	; (8002928 <main+0x380>)
 800269c:	0018      	movs	r0, r3
 800269e:	f006 f9e8 	bl	8008a72 <my_nmea_message>
 80026a2:	0003      	movs	r3, r0
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d158      	bne.n	800275a <main+0x1b2>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80026a8:	4ba2      	ldr	r3, [pc, #648]	; (8002934 <main+0x38c>)
 80026aa:	0018      	movs	r0, r3
 80026ac:	f006 faa1 	bl	8008bf2 <is_my_nmea_checksum_ok>
 80026b0:	1e03      	subs	r3, r0, #0
 80026b2:	d052      	beq.n	800275a <main+0x1b2>
			  {
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) && !received_nmea_rmc_flag )
 80026b4:	4ba0      	ldr	r3, [pc, #640]	; (8002938 <main+0x390>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b9e      	ldr	r3, [pc, #632]	; (8002934 <main+0x38c>)
 80026ba:	0011      	movs	r1, r2
 80026bc:	0018      	movs	r0, r3
 80026be:	f008 f886 	bl	800a7ce <strstr>
 80026c2:	1e03      	subs	r3, r0, #0
 80026c4:	d00d      	beq.n	80026e2 <main+0x13a>
 80026c6:	4b96      	ldr	r3, [pc, #600]	; (8002920 <main+0x378>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2201      	movs	r2, #1
 80026cc:	4053      	eors	r3, r2
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d006      	beq.n	80026e2 <main+0x13a>
				  {
					  set_my_rtc_from_nmea_rmc ( (char*) nmea_message ) ;
 80026d4:	4b97      	ldr	r3, [pc, #604]	; (8002934 <main+0x38c>)
 80026d6:	0018      	movs	r0, r3
 80026d8:	f006 f8e6 	bl	80088a8 <set_my_rtc_from_nmea_rmc>
					  received_nmea_rmc_flag = true ;
 80026dc:	4b90      	ldr	r3, [pc, #576]	; (8002920 <main+0x378>)
 80026de:	2201      	movs	r2, #1
 80026e0:	701a      	strb	r2, [r3, #0]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 80026e2:	4b96      	ldr	r3, [pc, #600]	; (800293c <main+0x394>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	4b93      	ldr	r3, [pc, #588]	; (8002934 <main+0x38c>)
 80026e8:	0011      	movs	r1, r2
 80026ea:	0018      	movs	r0, r3
 80026ec:	f008 f86f 	bl	800a7ce <strstr>
 80026f0:	1e03      	subs	r3, r0, #0
 80026f2:	d010      	beq.n	8002716 <main+0x16e>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 80026f4:	4b8f      	ldr	r3, [pc, #572]	; (8002934 <main+0x38c>)
 80026f6:	0018      	movs	r0, r3
 80026f8:	f006 fa27 	bl	8008b4a <get_my_nmea_gngsa_fixed_mode_s>
 80026fc:	0003      	movs	r3, r0
 80026fe:	001a      	movs	r2, r3
 8002700:	4b8f      	ldr	r3, [pc, #572]	; (8002940 <main+0x398>)
 8002702:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8002704:	4b8b      	ldr	r3, [pc, #556]	; (8002934 <main+0x38c>)
 8002706:	0018      	movs	r0, r3
 8002708:	f006 fa2a 	bl	8008b60 <get_my_nmea_gngsa_pdop_d>
 800270c:	0002      	movs	r2, r0
 800270e:	000b      	movs	r3, r1
 8002710:	4981      	ldr	r1, [pc, #516]	; (8002918 <main+0x370>)
 8002712:	600a      	str	r2, [r1, #0]
 8002714:	604b      	str	r3, [r1, #4]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngll_label ) /*&& nmea_fixed_pdop_d <= nmea_pdop_ths */)
 8002716:	4b8b      	ldr	r3, [pc, #556]	; (8002944 <main+0x39c>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b86      	ldr	r3, [pc, #536]	; (8002934 <main+0x38c>)
 800271c:	0011      	movs	r1, r2
 800271e:	0018      	movs	r0, r3
 8002720:	f008 f855 	bl	800a7ce <strstr>
 8002724:	1e03      	subs	r3, r0, #0
 8002726:	d018      	beq.n	800275a <main+0x1b2>
				  {
					  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 8002728:	4b7b      	ldr	r3, [pc, #492]	; (8002918 <main+0x370>)
 800272a:	6818      	ldr	r0, [r3, #0]
 800272c:	6859      	ldr	r1, [r3, #4]
 800272e:	4b86      	ldr	r3, [pc, #536]	; (8002948 <main+0x3a0>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f7fd fe98 	bl	8000468 <__aeabi_dcmple>
 8002738:	1e03      	subs	r3, r0, #0
 800273a:	d006      	beq.n	800274a <main+0x1a2>
					  {
						  get_my_nmea_gngll_coordinates_s ( (char*) nmea_message , nmea_latitude , nmea_longitude ) ; // Nie musze nic kombinowa z przenoszeniem tej operacji, bo po niej nie bdzie ju dalej odbierania wiadomoci tylko wyjcie
 800273c:	4a74      	ldr	r2, [pc, #464]	; (8002910 <main+0x368>)
 800273e:	4973      	ldr	r1, [pc, #460]	; (800290c <main+0x364>)
 8002740:	4b7c      	ldr	r3, [pc, #496]	; (8002934 <main+0x38c>)
 8002742:	0018      	movs	r0, r3
 8002744:	f006 fb10 	bl	8008d68 <get_my_nmea_gngll_coordinates_s>
 8002748:	e007      	b.n	800275a <main+0x1b2>
					  }
					  else
					  {
						  memcpy ( gngll_message , nmea_message , NMEA_MESSAGE_SIZE ) ; // Zapisuj, eby potem, jak nie osign jakoci nmea_pdop_ths to wykorzysta coordinates do payload
 800274a:	4a72      	ldr	r2, [pc, #456]	; (8002914 <main+0x36c>)
 800274c:	4b79      	ldr	r3, [pc, #484]	; (8002934 <main+0x38c>)
 800274e:	0010      	movs	r0, r2
 8002750:	0019      	movs	r1, r3
 8002752:	23fa      	movs	r3, #250	; 0xfa
 8002754:	001a      	movs	r2, r3
 8002756:	f008 f8f2 	bl	800a93e <memcpy>
					  }
				  }
			  }
		  }
	  }
	  rxd_byte = 0 ;
 800275a:	4b73      	ldr	r3, [pc, #460]	; (8002928 <main+0x380>)
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > nmea_max_rmc_time && !received_nmea_rmc_flag )
 8002760:	4b70      	ldr	r3, [pc, #448]	; (8002924 <main+0x37c>)
 8002762:	881a      	ldrh	r2, [r3, #0]
 8002764:	4b79      	ldr	r3, [pc, #484]	; (800294c <main+0x3a4>)
 8002766:	881b      	ldrh	r3, [r3, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d906      	bls.n	800277a <main+0x1d2>
 800276c:	4b6c      	ldr	r3, [pc, #432]	; (8002920 <main+0x378>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2201      	movs	r2, #1
 8002772:	4053      	eors	r3, r2
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11e      	bne.n	80027b8 <main+0x210>
	  {
		  break ;
	  }
	  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 800277a:	4b67      	ldr	r3, [pc, #412]	; (8002918 <main+0x370>)
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	6859      	ldr	r1, [r3, #4]
 8002780:	4b71      	ldr	r3, [pc, #452]	; (8002948 <main+0x3a0>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f7fd fe6f 	bl	8000468 <__aeabi_dcmple>
 800278a:	1e03      	subs	r3, r0, #0
 800278c:	d100      	bne.n	8002790 <main+0x1e8>
 800278e:	e00b      	b.n	80027a8 <main+0x200>
	  {
		  if ( nmea_latitude[0] != 0 )
 8002790:	4b5e      	ldr	r3, [pc, #376]	; (800290c <main+0x364>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d007      	beq.n	80027a8 <main+0x200>
		  {
			  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 8002798:	4b69      	ldr	r3, [pc, #420]	; (8002940 <main+0x398>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b33      	cmp	r3, #51	; 0x33
 800279e:	d103      	bne.n	80027a8 <main+0x200>
			  {
				  if ( received_nmea_rmc_flag )
 80027a0:	4b5f      	ldr	r3, [pc, #380]	; (8002920 <main+0x378>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d109      	bne.n	80027bc <main+0x214>
  while ( tim_seconds < nmea_max_active_time ) // 1200 = 10 min.
 80027a8:	4b5e      	ldr	r3, [pc, #376]	; (8002924 <main+0x37c>)
 80027aa:	881a      	ldrh	r2, [r3, #0]
 80027ac:	4b68      	ldr	r3, [pc, #416]	; (8002950 <main+0x3a8>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d200      	bcs.n	80027b6 <main+0x20e>
 80027b4:	e75d      	b.n	8002672 <main+0xca>
 80027b6:	e002      	b.n	80027be <main+0x216>
		  break ;
 80027b8:	46c0      	nop			; (mov r8, r8)
 80027ba:	e000      	b.n	80027be <main+0x216>
				  {
					  break ;
 80027bc:	46c0      	nop			; (mov r8, r8)
				  }
			  }
		  }
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 80027be:	4b51      	ldr	r3, [pc, #324]	; (8002904 <main+0x35c>)
 80027c0:	0018      	movs	r0, r3
 80027c2:	f003 f97f 	bl	8005ac4 <HAL_TIM_Base_Stop_IT>
  if ( nmea_latitude[0] == 0 && gngll_message[0] != 0 ) // Jeli nie masz wsprzdnych pdop to wykorzystaja gorsze i zrb ich backup
 80027c6:	4b51      	ldr	r3, [pc, #324]	; (800290c <main+0x364>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <main+0x23a>
 80027ce:	4b51      	ldr	r3, [pc, #324]	; (8002914 <main+0x36c>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d005      	beq.n	80027e2 <main+0x23a>
  {
	  get_my_nmea_gngll_coordinates_s ( (char*) gngll_message , nmea_latitude , nmea_longitude ) ;
 80027d6:	4a4e      	ldr	r2, [pc, #312]	; (8002910 <main+0x368>)
 80027d8:	494c      	ldr	r1, [pc, #304]	; (800290c <main+0x364>)
 80027da:	4b4e      	ldr	r3, [pc, #312]	; (8002914 <main+0x36c>)
 80027dc:	0018      	movs	r0, r3
 80027de:	f006 fac3 	bl	8008d68 <get_my_nmea_gngll_coordinates_s>
  }
  get_my_rtc_time ( rtc_dt ) ;
 80027e2:	4b5c      	ldr	r3, [pc, #368]	; (8002954 <main+0x3ac>)
 80027e4:	0018      	movs	r0, r3
 80027e6:	f006 f8b5 	bl	8008954 <get_my_rtc_time>
  send_debug_logs ( rtc_dt ) ;
 80027ea:	4b5a      	ldr	r3, [pc, #360]	; (8002954 <main+0x3ac>)
 80027ec:	0018      	movs	r0, r3
 80027ee:	f000 fb8f 	bl	8002f10 <send_debug_logs>
  char payload[ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES] = {0};
 80027f2:	003b      	movs	r3, r7
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	3304      	adds	r3, #4
 80027fa:	229c      	movs	r2, #156	; 0x9c
 80027fc:	2100      	movs	r1, #0
 80027fe:	0018      	movs	r0, r3
 8002800:	f007 ffb8 	bl	800a774 <memset>
  sprintf ( payload , "%.1f,%s,%s,%d,%lu" , nmea_fixed_pdop_d , nmea_latitude , nmea_longitude , tim_seconds , agg_tim_seconds ) ;
 8002804:	4b44      	ldr	r3, [pc, #272]	; (8002918 <main+0x370>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4946      	ldr	r1, [pc, #280]	; (8002924 <main+0x37c>)
 800280c:	8809      	ldrh	r1, [r1, #0]
 800280e:	000d      	movs	r5, r1
 8002810:	4951      	ldr	r1, [pc, #324]	; (8002958 <main+0x3b0>)
 8002812:	6809      	ldr	r1, [r1, #0]
 8002814:	4c51      	ldr	r4, [pc, #324]	; (800295c <main+0x3b4>)
 8002816:	0038      	movs	r0, r7
 8002818:	9103      	str	r1, [sp, #12]
 800281a:	9502      	str	r5, [sp, #8]
 800281c:	493c      	ldr	r1, [pc, #240]	; (8002910 <main+0x368>)
 800281e:	9101      	str	r1, [sp, #4]
 8002820:	493a      	ldr	r1, [pc, #232]	; (800290c <main+0x364>)
 8002822:	9100      	str	r1, [sp, #0]
 8002824:	0021      	movs	r1, r4
 8002826:	f007 ff0f 	bl	800a648 <sprintf>
  send_debug_logs ( payload ) ;
 800282a:	003b      	movs	r3, r7
 800282c:	0018      	movs	r0, r3
 800282e:	f000 fb6f 	bl	8002f10 <send_debug_logs>
  g_payload_id_counter++ ;
 8002832:	4b4b      	ldr	r3, [pc, #300]	; (8002960 <main+0x3b8>)
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	3301      	adds	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	4b49      	ldr	r3, [pc, #292]	; (8002960 <main+0x3b8>)
 800283c:	801a      	strh	r2, [r3, #0]
  astronode_send_pld_er ( g_payload_id_counter , payload , strlen ( payload ) ) ;
 800283e:	4b48      	ldr	r3, [pc, #288]	; (8002960 <main+0x3b8>)
 8002840:	881c      	ldrh	r4, [r3, #0]
 8002842:	003b      	movs	r3, r7
 8002844:	0018      	movs	r0, r3
 8002846:	f7fd fc5d 	bl	8000104 <strlen>
 800284a:	0003      	movs	r3, r0
 800284c:	b29a      	uxth	r2, r3
 800284e:	003b      	movs	r3, r7
 8002850:	0019      	movs	r1, r3
 8002852:	0020      	movs	r0, r4
 8002854:	f004 fe88 	bl	8007568 <astronode_send_pld_er>
  print_housekeeping_timer = get_systick () ;
 8002858:	f000 fbe8 	bl	800302c <get_systick>
 800285c:	0002      	movs	r2, r0
 800285e:	4b2a      	ldr	r3, [pc, #168]	; (8002908 <main+0x360>)
 8002860:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ( is_evt_pin_high() )
 8002862:	f000 fbd1 	bl	8003008 <is_evt_pin_high>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d029      	beq.n	80028be <main+0x316>
	  {
		  send_debug_logs ( "Evt pin is high." ) ;
 800286a:	4b3e      	ldr	r3, [pc, #248]	; (8002964 <main+0x3bc>)
 800286c:	0018      	movs	r0, r3
 800286e:	f000 fb4f 	bl	8002f10 <send_debug_logs>
		  astronode_send_evt_rr () ;
 8002872:	f004 fdf9 	bl	8007468 <astronode_send_evt_rr>
		  if (is_sak_available () )
 8002876:	f005 fb81 	bl	8007f7c <is_sak_available>
 800287a:	1e03      	subs	r3, r0, #0
 800287c:	d009      	beq.n	8002892 <main+0x2ea>
		  {
			  astronode_send_sak_rr () ;
 800287e:	f004 ff3d 	bl	80076fc <astronode_send_sak_rr>
			  astronode_send_sak_cr () ;
 8002882:	f004 ff91 	bl	80077a8 <astronode_send_sak_cr>
			  send_debug_logs ( "Message has been acknowledged." ) ;
 8002886:	4b38      	ldr	r3, [pc, #224]	; (8002968 <main+0x3c0>)
 8002888:	0018      	movs	r0, r3
 800288a:	f000 fb41 	bl	8002f10 <send_debug_logs>
			  astronode_send_per_rr () ;
 800288e:	f005 f8b5 	bl	80079fc <astronode_send_per_rr>
		  }
		  if ( is_astronode_reset () )
 8002892:	f005 fb7d 	bl	8007f90 <is_astronode_reset>
 8002896:	1e03      	subs	r3, r0, #0
 8002898:	d005      	beq.n	80028a6 <main+0x2fe>
		  {
			  send_debug_logs ( "Terminal has been reset." ) ;
 800289a:	4b34      	ldr	r3, [pc, #208]	; (800296c <main+0x3c4>)
 800289c:	0018      	movs	r0, r3
 800289e:	f000 fb37 	bl	8002f10 <send_debug_logs>
			  astronode_send_res_cr () ;
 80028a2:	f004 feeb 	bl	800767c <astronode_send_res_cr>
		  }
		  if ( is_command_available () )
 80028a6:	f005 fb7d 	bl	8007fa4 <is_command_available>
 80028aa:	1e03      	subs	r3, r0, #0
 80028ac:	d007      	beq.n	80028be <main+0x316>
		  {
			  send_debug_logs ( "Unicast command is available" ) ;
 80028ae:	4b30      	ldr	r3, [pc, #192]	; (8002970 <main+0x3c8>)
 80028b0:	0018      	movs	r0, r3
 80028b2:	f000 fb2d 	bl	8002f10 <send_debug_logs>
			  astronode_send_cmd_rr () ;
 80028b6:	f005 f9f1 	bl	8007c9c <astronode_send_cmd_rr>
			  astronode_send_cmd_cr () ;
 80028ba:	f005 f9af 	bl	8007c1c <astronode_send_cmd_cr>
		  }
	  }
	  if ( get_systick () - print_housekeeping_timer >  astro_message_timer )
 80028be:	f000 fbb5 	bl	800302c <get_systick>
 80028c2:	0002      	movs	r2, r0
 80028c4:	4b10      	ldr	r3, [pc, #64]	; (8002908 <main+0x360>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	1ad2      	subs	r2, r2, r3
 80028ca:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <main+0x3cc>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d9c7      	bls.n	8002862 <main+0x2ba>
	  {
		  //astronode_send_rtc_rr ();
		  astronode_send_nco_rr () ;
 80028d2:	f004 fd69 	bl	80073a8 <astronode_send_nco_rr>
		  //astronode_send_lcd_rr () ;
		  //astronode_send_end_rr () ;
		  //astronode_send_per_rr () ;
		  print_housekeeping_timer = get_systick () ;
 80028d6:	f000 fba9 	bl	800302c <get_systick>
 80028da:	0002      	movs	r2, r0
 80028dc:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <main+0x360>)
 80028de:	601a      	str	r2, [r3, #0]
		  astronode_send_pld_er ( g_payload_id_counter , payload , strlen ( payload ) ) ;
 80028e0:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <main+0x3b8>)
 80028e2:	881c      	ldrh	r4, [r3, #0]
 80028e4:	003b      	movs	r3, r7
 80028e6:	0018      	movs	r0, r3
 80028e8:	f7fd fc0c 	bl	8000104 <strlen>
 80028ec:	0003      	movs	r3, r0
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	003b      	movs	r3, r7
 80028f2:	0019      	movs	r1, r3
 80028f4:	0020      	movs	r0, r4
 80028f6:	f004 fe37 	bl	8007568 <astronode_send_pld_er>
	  if ( is_evt_pin_high() )
 80028fa:	e7b2      	b.n	8002862 <main+0x2ba>
 80028fc:	20000000 	.word	0x20000000
 8002900:	20000864 	.word	0x20000864
 8002904:	20000784 	.word	0x20000784
 8002908:	20000bbc 	.word	0x20000bbc
 800290c:	20000b9c 	.word	0x20000b9c
 8002910:	20000ba8 	.word	0x20000ba8
 8002914:	20000aa0 	.word	0x20000aa0
 8002918:	20000020 	.word	0x20000020
 800291c:	408f4000 	.word	0x408f4000
 8002920:	20000bc2 	.word	0x20000bc2
 8002924:	20000bb6 	.word	0x20000bb6
 8002928:	200009a0 	.word	0x200009a0
 800292c:	200008f8 	.word	0x200008f8
 8002930:	20000b9a 	.word	0x20000b9a
 8002934:	200009a4 	.word	0x200009a4
 8002938:	2000000c 	.word	0x2000000c
 800293c:	20000004 	.word	0x20000004
 8002940:	20000bb4 	.word	0x20000bb4
 8002944:	20000008 	.word	0x20000008
 8002948:	20000010 	.word	0x20000010
 800294c:	20000018 	.word	0x20000018
 8002950:	2000001a 	.word	0x2000001a
 8002954:	2000098c 	.word	0x2000098c
 8002958:	20000bb8 	.word	0x20000bb8
 800295c:	080112b8 	.word	0x080112b8
 8002960:	20000bc0 	.word	0x20000bc0
 8002964:	080112cc 	.word	0x080112cc
 8002968:	080112e0 	.word	0x080112e0
 800296c:	08011300 	.word	0x08011300
 8002970:	0801131c 	.word	0x0801131c
 8002974:	20000028 	.word	0x20000028

08002978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002978:	b590      	push	{r4, r7, lr}
 800297a:	b093      	sub	sp, #76	; 0x4c
 800297c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800297e:	2410      	movs	r4, #16
 8002980:	193b      	adds	r3, r7, r4
 8002982:	0018      	movs	r0, r3
 8002984:	2338      	movs	r3, #56	; 0x38
 8002986:	001a      	movs	r2, r3
 8002988:	2100      	movs	r1, #0
 800298a:	f007 fef3 	bl	800a774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800298e:	003b      	movs	r3, r7
 8002990:	0018      	movs	r0, r3
 8002992:	2310      	movs	r3, #16
 8002994:	001a      	movs	r2, r3
 8002996:	2100      	movs	r1, #0
 8002998:	f007 feec 	bl	800a774 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	0018      	movs	r0, r3
 80029a2:	f001 fc0b 	bl	80041bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80029a6:	193b      	adds	r3, r7, r4
 80029a8:	220a      	movs	r2, #10
 80029aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029ac:	193b      	adds	r3, r7, r4
 80029ae:	2280      	movs	r2, #128	; 0x80
 80029b0:	0052      	lsls	r2, r2, #1
 80029b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80029b4:	0021      	movs	r1, r4
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	2200      	movs	r2, #0
 80029ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029bc:	187b      	adds	r3, r7, r1
 80029be:	2240      	movs	r2, #64	; 0x40
 80029c0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80029c2:	187b      	adds	r3, r7, r1
 80029c4:	2201      	movs	r2, #1
 80029c6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	2200      	movs	r2, #0
 80029cc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029ce:	187b      	adds	r3, r7, r1
 80029d0:	0018      	movs	r0, r3
 80029d2:	f001 fc3f 	bl	8004254 <HAL_RCC_OscConfig>
 80029d6:	1e03      	subs	r3, r0, #0
 80029d8:	d001      	beq.n	80029de <SystemClock_Config+0x66>
  {
    Error_Handler();
 80029da:	f000 fb95 	bl	8003108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029de:	003b      	movs	r3, r7
 80029e0:	2207      	movs	r2, #7
 80029e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029e4:	003b      	movs	r3, r7
 80029e6:	2200      	movs	r2, #0
 80029e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ea:	003b      	movs	r3, r7
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029f0:	003b      	movs	r3, r7
 80029f2:	2200      	movs	r2, #0
 80029f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029f6:	003b      	movs	r3, r7
 80029f8:	2100      	movs	r1, #0
 80029fa:	0018      	movs	r0, r3
 80029fc:	f001 ff44 	bl	8004888 <HAL_RCC_ClockConfig>
 8002a00:	1e03      	subs	r3, r0, #0
 8002a02:	d001      	beq.n	8002a08 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002a04:	f000 fb80 	bl	8003108 <Error_Handler>
  }
}
 8002a08:	46c0      	nop			; (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b013      	add	sp, #76	; 0x4c
 8002a0e:	bd90      	pop	{r4, r7, pc}

08002a10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a16:	4a1c      	ldr	r2, [pc, #112]	; (8002a88 <MX_I2C1_Init+0x78>)
 8002a18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a1c:	4a1b      	ldr	r2, [pc, #108]	; (8002a8c <MX_I2C1_Init+0x7c>)
 8002a1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a26:	4b17      	ldr	r3, [pc, #92]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a2c:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a38:	4b12      	ldr	r3, [pc, #72]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a3e:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a44:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f001 fa87 	bl	8003f60 <HAL_I2C_Init>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d001      	beq.n	8002a5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a56:	f000 fb57 	bl	8003108 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f001 fb14 	bl	800408c <HAL_I2CEx_ConfigAnalogFilter>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d001      	beq.n	8002a6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a68:	f000 fb4e 	bl	8003108 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a6c:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <MX_I2C1_Init+0x74>)
 8002a6e:	2100      	movs	r1, #0
 8002a70:	0018      	movs	r0, r3
 8002a72:	f001 fb57 	bl	8004124 <HAL_I2CEx_ConfigDigitalFilter>
 8002a76:	1e03      	subs	r3, r0, #0
 8002a78:	d001      	beq.n	8002a7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a7a:	f000 fb45 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a7e:	46c0      	nop			; (mov r8, r8)
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000704 	.word	0x20000704
 8002a88:	40005400 	.word	0x40005400
 8002a8c:	00303d5b 	.word	0x00303d5b

08002a90 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b090      	sub	sp, #64	; 0x40
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a96:	232c      	movs	r3, #44	; 0x2c
 8002a98:	18fb      	adds	r3, r7, r3
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	2314      	movs	r3, #20
 8002a9e:	001a      	movs	r2, r3
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	f007 fe67 	bl	800a774 <memset>
  RTC_DateTypeDef sDate = {0};
 8002aa6:	2328      	movs	r3, #40	; 0x28
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002aae:	003b      	movs	r3, r7
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	2328      	movs	r3, #40	; 0x28
 8002ab4:	001a      	movs	r2, r3
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	f007 fe5c 	bl	800a774 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002abc:	4b44      	ldr	r3, [pc, #272]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002abe:	4a45      	ldr	r2, [pc, #276]	; (8002bd4 <MX_RTC_Init+0x144>)
 8002ac0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ac2:	4b43      	ldr	r3, [pc, #268]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002ac8:	4b41      	ldr	r3, [pc, #260]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002aca:	227f      	movs	r2, #127	; 0x7f
 8002acc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002ace:	4b40      	ldr	r3, [pc, #256]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002ad0:	22ff      	movs	r2, #255	; 0xff
 8002ad2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ad4:	4b3e      	ldr	r3, [pc, #248]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002ada:	4b3d      	ldr	r3, [pc, #244]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ae0:	4b3b      	ldr	r3, [pc, #236]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002ae6:	4b3a      	ldr	r3, [pc, #232]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002ae8:	2280      	movs	r2, #128	; 0x80
 8002aea:	05d2      	lsls	r2, r2, #23
 8002aec:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002aee:	4b38      	ldr	r3, [pc, #224]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002af4:	4b36      	ldr	r3, [pc, #216]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002af6:	0018      	movs	r0, r3
 8002af8:	f002 fa28 	bl	8004f4c <HAL_RTC_Init>
 8002afc:	1e03      	subs	r3, r0, #0
 8002afe:	d001      	beq.n	8002b04 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002b00:	f000 fb02 	bl	8003108 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002b04:	212c      	movs	r1, #44	; 0x2c
 8002b06:	187b      	adds	r3, r7, r1
 8002b08:	2200      	movs	r2, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002b0c:	187b      	adds	r3, r7, r1
 8002b0e:	2200      	movs	r2, #0
 8002b10:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002b12:	187b      	adds	r3, r7, r1
 8002b14:	2200      	movs	r2, #0
 8002b16:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002b18:	187b      	adds	r3, r7, r1
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b1e:	187b      	adds	r3, r7, r1
 8002b20:	2200      	movs	r2, #0
 8002b22:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b24:	187b      	adds	r3, r7, r1
 8002b26:	2200      	movs	r2, #0
 8002b28:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b2a:	1879      	adds	r1, r7, r1
 8002b2c:	4b28      	ldr	r3, [pc, #160]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	0018      	movs	r0, r3
 8002b32:	f002 faad 	bl	8005090 <HAL_RTC_SetTime>
 8002b36:	1e03      	subs	r3, r0, #0
 8002b38:	d001      	beq.n	8002b3e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b3a:	f000 fae5 	bl	8003108 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b3e:	2128      	movs	r1, #40	; 0x28
 8002b40:	187b      	adds	r3, r7, r1
 8002b42:	2201      	movs	r2, #1
 8002b44:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b46:	187b      	adds	r3, r7, r1
 8002b48:	2201      	movs	r2, #1
 8002b4a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002b4c:	187b      	adds	r3, r7, r1
 8002b4e:	2201      	movs	r2, #1
 8002b50:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	2224      	movs	r2, #36	; 0x24
 8002b56:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b58:	1879      	adds	r1, r7, r1
 8002b5a:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f002 fb9a 	bl	8005298 <HAL_RTC_SetDate>
 8002b64:	1e03      	subs	r3, r0, #0
 8002b66:	d001      	beq.n	8002b6c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002b68:	f000 face 	bl	8003108 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002b6c:	003b      	movs	r3, r7
 8002b6e:	2200      	movs	r2, #0
 8002b70:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002b72:	003b      	movs	r3, r7
 8002b74:	2200      	movs	r2, #0
 8002b76:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002b78:	003b      	movs	r3, r7
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002b7e:	003b      	movs	r3, r7
 8002b80:	2200      	movs	r2, #0
 8002b82:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b84:	003b      	movs	r3, r7
 8002b86:	2200      	movs	r2, #0
 8002b88:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b8a:	003b      	movs	r3, r7
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b90:	003b      	movs	r3, r7
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002b96:	003b      	movs	r3, r7
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b9c:	003b      	movs	r3, r7
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002ba2:	003b      	movs	r3, r7
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002baa:	003b      	movs	r3, r7
 8002bac:	2280      	movs	r2, #128	; 0x80
 8002bae:	0052      	lsls	r2, r2, #1
 8002bb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002bb2:	0039      	movs	r1, r7
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <MX_RTC_Init+0x140>)
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f002 fc4d 	bl	8005458 <HAL_RTC_SetAlarm>
 8002bbe:	1e03      	subs	r3, r0, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002bc2:	f000 faa1 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002bc6:	46c0      	nop			; (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b010      	add	sp, #64	; 0x40
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	46c0      	nop			; (mov r8, r8)
 8002bd0:	20000758 	.word	0x20000758
 8002bd4:	40002800 	.word	0x40002800

08002bd8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	0018      	movs	r0, r3
 8002be2:	230c      	movs	r3, #12
 8002be4:	001a      	movs	r2, r3
 8002be6:	2100      	movs	r1, #0
 8002be8:	f007 fdc4 	bl	800a774 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002bec:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002bee:	4a16      	ldr	r2, [pc, #88]	; (8002c48 <MX_TIM6_Init+0x70>)
 8002bf0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002bf2:	4b14      	ldr	r3, [pc, #80]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002bf4:	4a15      	ldr	r2, [pc, #84]	; (8002c4c <MX_TIM6_Init+0x74>)
 8002bf6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002bfe:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002c00:	4a13      	ldr	r2, [pc, #76]	; (8002c50 <MX_TIM6_Init+0x78>)
 8002c02:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f002 fea4 	bl	800595a <HAL_TIM_Base_Init>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d001      	beq.n	8002c1a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002c16:	f000 fa77 	bl	8003108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c1a:	1d3b      	adds	r3, r7, #4
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c26:	1d3a      	adds	r2, r7, #4
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <MX_TIM6_Init+0x6c>)
 8002c2a:	0011      	movs	r1, r2
 8002c2c:	0018      	movs	r0, r3
 8002c2e:	f003 f949 	bl	8005ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c32:	1e03      	subs	r3, r0, #0
 8002c34:	d001      	beq.n	8002c3a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002c36:	f000 fa67 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b004      	add	sp, #16
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	20000784 	.word	0x20000784
 8002c48:	40001000 	.word	0x40001000
 8002c4c:	00003e7f 	.word	0x00003e7f
 8002c50:	000003e7 	.word	0x000003e7

08002c54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c58:	4b23      	ldr	r3, [pc, #140]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c5a:	4a24      	ldr	r2, [pc, #144]	; (8002cec <MX_USART1_UART_Init+0x98>)
 8002c5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002c5e:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c60:	2296      	movs	r2, #150	; 0x96
 8002c62:	0192      	lsls	r2, r2, #6
 8002c64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c66:	4b20      	ldr	r3, [pc, #128]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c72:	4b1d      	ldr	r3, [pc, #116]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c78:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c8a:	4b17      	ldr	r3, [pc, #92]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c90:	4b15      	ldr	r3, [pc, #84]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c96:	4b14      	ldr	r3, [pc, #80]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f003 f996 	bl	8005fd0 <HAL_UART_Init>
 8002ca4:	1e03      	subs	r3, r0, #0
 8002ca6:	d001      	beq.n	8002cac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ca8:	f000 fa2e 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002cae:	2100      	movs	r1, #0
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f004 f863 	bl	8006d7c <HAL_UARTEx_SetTxFifoThreshold>
 8002cb6:	1e03      	subs	r3, r0, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002cba:	f000 fa25 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f004 f89a 	bl	8006dfc <HAL_UARTEx_SetRxFifoThreshold>
 8002cc8:	1e03      	subs	r3, r0, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ccc:	f000 fa1c 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002cd0:	4b05      	ldr	r3, [pc, #20]	; (8002ce8 <MX_USART1_UART_Init+0x94>)
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f004 f818 	bl	8006d08 <HAL_UARTEx_DisableFifoMode>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002cdc:	f000 fa14 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ce0:	46c0      	nop			; (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	200007d0 	.word	0x200007d0
 8002cec:	40013800 	.word	0x40013800

08002cf0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cf4:	4b23      	ldr	r3, [pc, #140]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002cf6:	4a24      	ldr	r2, [pc, #144]	; (8002d88 <MX_USART2_UART_Init+0x98>)
 8002cf8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cfa:	4b22      	ldr	r3, [pc, #136]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002cfc:	22e1      	movs	r2, #225	; 0xe1
 8002cfe:	0252      	lsls	r2, r2, #9
 8002d00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d02:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d08:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d0e:	4b1d      	ldr	r3, [pc, #116]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d14:	4b1b      	ldr	r3, [pc, #108]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d16:	220c      	movs	r2, #12
 8002d18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d20:	4b18      	ldr	r3, [pc, #96]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d26:	4b17      	ldr	r3, [pc, #92]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d2c:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d32:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f003 f948 	bl	8005fd0 <HAL_UART_Init>
 8002d40:	1e03      	subs	r3, r0, #0
 8002d42:	d001      	beq.n	8002d48 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d44:	f000 f9e0 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f004 f815 	bl	8006d7c <HAL_UARTEx_SetTxFifoThreshold>
 8002d52:	1e03      	subs	r3, r0, #0
 8002d54:	d001      	beq.n	8002d5a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d56:	f000 f9d7 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f004 f84c 	bl	8006dfc <HAL_UARTEx_SetRxFifoThreshold>
 8002d64:	1e03      	subs	r3, r0, #0
 8002d66:	d001      	beq.n	8002d6c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d68:	f000 f9ce 	bl	8003108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d6c:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <MX_USART2_UART_Init+0x94>)
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f003 ffca 	bl	8006d08 <HAL_UARTEx_DisableFifoMode>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d001      	beq.n	8002d7c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d78:	f000 f9c6 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d7c:	46c0      	nop			; (mov r8, r8)
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	20000864 	.word	0x20000864
 8002d88:	40004400 	.word	0x40004400

08002d8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d90:	4b16      	ldr	r3, [pc, #88]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002d92:	4a17      	ldr	r2, [pc, #92]	; (8002df0 <MX_USART3_UART_Init+0x64>)
 8002d94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d96:	4b15      	ldr	r3, [pc, #84]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002d98:	2296      	movs	r2, #150	; 0x96
 8002d9a:	0192      	lsls	r2, r2, #6
 8002d9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002da4:	4b11      	ldr	r3, [pc, #68]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002daa:	4b10      	ldr	r3, [pc, #64]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002db0:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002db2:	220c      	movs	r2, #12
 8002db4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002db6:	4b0d      	ldr	r3, [pc, #52]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dc8:	4b08      	ldr	r3, [pc, #32]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dce:	4b07      	ldr	r3, [pc, #28]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002dd4:	4b05      	ldr	r3, [pc, #20]	; (8002dec <MX_USART3_UART_Init+0x60>)
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f003 f8fa 	bl	8005fd0 <HAL_UART_Init>
 8002ddc:	1e03      	subs	r3, r0, #0
 8002dde:	d001      	beq.n	8002de4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002de0:	f000 f992 	bl	8003108 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	200008f8 	.word	0x200008f8
 8002df0:	40004800 	.word	0x40004800

08002df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b08b      	sub	sp, #44	; 0x2c
 8002df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfa:	2414      	movs	r4, #20
 8002dfc:	193b      	adds	r3, r7, r4
 8002dfe:	0018      	movs	r0, r3
 8002e00:	2314      	movs	r3, #20
 8002e02:	001a      	movs	r2, r3
 8002e04:	2100      	movs	r1, #0
 8002e06:	f007 fcb5 	bl	800a774 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e0a:	4b3d      	ldr	r3, [pc, #244]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e0e:	4b3c      	ldr	r3, [pc, #240]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e10:	2104      	movs	r1, #4
 8002e12:	430a      	orrs	r2, r1
 8002e14:	635a      	str	r2, [r3, #52]	; 0x34
 8002e16:	4b3a      	ldr	r3, [pc, #232]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e22:	4b37      	ldr	r3, [pc, #220]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e26:	4b36      	ldr	r3, [pc, #216]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e28:	2120      	movs	r1, #32
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e2e:	4b34      	ldr	r3, [pc, #208]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e32:	2220      	movs	r2, #32
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3a:	4b31      	ldr	r3, [pc, #196]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e3e:	4b30      	ldr	r3, [pc, #192]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e40:	2101      	movs	r1, #1
 8002e42:	430a      	orrs	r2, r1
 8002e44:	635a      	str	r2, [r3, #52]	; 0x34
 8002e46:	4b2e      	ldr	r3, [pc, #184]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e52:	4b2b      	ldr	r3, [pc, #172]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e56:	4b2a      	ldr	r3, [pc, #168]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e58:	2102      	movs	r1, #2
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e5e:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <MX_GPIO_Init+0x10c>)
 8002e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e62:	2202      	movs	r2, #2
 8002e64:	4013      	ands	r3, r2
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002e6a:	238c      	movs	r3, #140	; 0x8c
 8002e6c:	015b      	lsls	r3, r3, #5
 8002e6e:	4825      	ldr	r0, [pc, #148]	; (8002f04 <MX_GPIO_Init+0x110>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	0019      	movs	r1, r3
 8002e74:	f001 f857 	bl	8003f26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002e78:	4923      	ldr	r1, [pc, #140]	; (8002f08 <MX_GPIO_Init+0x114>)
 8002e7a:	23a0      	movs	r3, #160	; 0xa0
 8002e7c:	05db      	lsls	r3, r3, #23
 8002e7e:	2200      	movs	r2, #0
 8002e80:	0018      	movs	r0, r3
 8002e82:	f001 f850 	bl	8003f26 <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002e86:	193b      	adds	r3, r7, r4
 8002e88:	228c      	movs	r2, #140	; 0x8c
 8002e8a:	0152      	lsls	r2, r2, #5
 8002e8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e8e:	193b      	adds	r3, r7, r4
 8002e90:	2201      	movs	r2, #1
 8002e92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	193b      	adds	r3, r7, r4
 8002e96:	2200      	movs	r2, #0
 8002e98:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea0:	193b      	adds	r3, r7, r4
 8002ea2:	4a18      	ldr	r2, [pc, #96]	; (8002f04 <MX_GPIO_Init+0x110>)
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	0010      	movs	r0, r2
 8002ea8:	f000 fdec 	bl	8003a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002eac:	193b      	adds	r3, r7, r4
 8002eae:	4a16      	ldr	r2, [pc, #88]	; (8002f08 <MX_GPIO_Init+0x114>)
 8002eb0:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eb2:	193b      	adds	r3, r7, r4
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	193b      	adds	r3, r7, r4
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebe:	193b      	adds	r3, r7, r4
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec4:	193a      	adds	r2, r7, r4
 8002ec6:	23a0      	movs	r3, #160	; 0xa0
 8002ec8:	05db      	lsls	r3, r3, #23
 8002eca:	0011      	movs	r1, r2
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f000 fdd9 	bl	8003a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002ed2:	0021      	movs	r1, r4
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	22c0      	movs	r2, #192	; 0xc0
 8002ed8:	0092      	lsls	r2, r2, #2
 8002eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002edc:	187b      	adds	r3, r7, r1
 8002ede:	2288      	movs	r2, #136	; 0x88
 8002ee0:	0352      	lsls	r2, r2, #13
 8002ee2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee4:	187b      	adds	r3, r7, r1
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eea:	187b      	adds	r3, r7, r1
 8002eec:	4a07      	ldr	r2, [pc, #28]	; (8002f0c <MX_GPIO_Init+0x118>)
 8002eee:	0019      	movs	r1, r3
 8002ef0:	0010      	movs	r0, r2
 8002ef2:	f000 fdc7 	bl	8003a84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	b00b      	add	sp, #44	; 0x2c
 8002efc:	bd90      	pop	{r4, r7, pc}
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	40021000 	.word	0x40021000
 8002f04:	50000800 	.word	0x50000800
 8002f08:	00009860 	.word	0x00009860
 8002f0c:	50000400 	.word	0x50000400

08002f10 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7fd f8f2 	bl	8000104 <strlen>
 8002f20:	0003      	movs	r3, r0
 8002f22:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2bfa      	cmp	r3, #250	; 0xfa
 8002f28:	d908      	bls.n	8002f3c <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002f2a:	23fa      	movs	r3, #250	; 0xfa
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	490d      	ldr	r1, [pc, #52]	; (8002f64 <send_debug_logs+0x54>)
 8002f30:	480d      	ldr	r0, [pc, #52]	; (8002f68 <send_debug_logs+0x58>)
 8002f32:	222a      	movs	r2, #42	; 0x2a
 8002f34:	f003 f8e2 	bl	80060fc <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8002f38:	23fa      	movs	r3, #250	; 0xfa
 8002f3a:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	23fa      	movs	r3, #250	; 0xfa
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	6879      	ldr	r1, [r7, #4]
 8002f46:	4808      	ldr	r0, [pc, #32]	; (8002f68 <send_debug_logs+0x58>)
 8002f48:	f003 f8d8 	bl	80060fc <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8002f4c:	23fa      	movs	r3, #250	; 0xfa
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4906      	ldr	r1, [pc, #24]	; (8002f6c <send_debug_logs+0x5c>)
 8002f52:	4805      	ldr	r0, [pc, #20]	; (8002f68 <send_debug_logs+0x58>)
 8002f54:	2201      	movs	r2, #1
 8002f56:	f003 f8d1 	bl	80060fc <HAL_UART_Transmit>
}
 8002f5a:	46c0      	nop			; (mov r8, r8)
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b004      	add	sp, #16
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	0801133c 	.word	0x0801133c
 8002f68:	20000864 	.word	0x20000864
 8002f6c:	08011368 	.word	0x08011368

08002f70 <reset_astronode>:
void reset_astronode ( void )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8002f74:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <reset_astronode+0x30>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	2180      	movs	r1, #128	; 0x80
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f000 ffd3 	bl	8003f26 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8002f80:	2001      	movs	r0, #1
 8002f82:	f000 fc7d 	bl	8003880 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <reset_astronode+0x30>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2180      	movs	r1, #128	; 0x80
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f000 ffca 	bl	8003f26 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8002f92:	20fa      	movs	r0, #250	; 0xfa
 8002f94:	f000 fc74 	bl	8003880 <HAL_Delay>
}
 8002f98:	46c0      	nop			; (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	50000800 	.word	0x50000800

08002fa4 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8002fae:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <send_astronode_request+0x34>)
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7ff ffad 	bl	8002f10 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7ff ffa9 	bl	8002f10 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	23fa      	movs	r3, #250	; 0xfa
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	4804      	ldr	r0, [pc, #16]	; (8002fdc <send_astronode_request+0x38>)
 8002fca:	f003 f897 	bl	80060fc <HAL_UART_Transmit>
}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b002      	add	sp, #8
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	0801136c 	.word	0x0801136c
 8002fdc:	200007d0 	.word	0x200007d0

08002fe0 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4806      	ldr	r0, [pc, #24]	; (8003004 <is_astronode_character_received+0x24>)
 8002fec:	2364      	movs	r3, #100	; 0x64
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f003 f920 	bl	8006234 <HAL_UART_Receive>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	425a      	negs	r2, r3
 8002ff8:	4153      	adcs	r3, r2
 8002ffa:	b2db      	uxtb	r3, r3
}
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b002      	add	sp, #8
 8003002:	bd80      	pop	{r7, pc}
 8003004:	200007d0 	.word	0x200007d0

08003008 <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( GPIOA , ASTRO_EVENT_Pin ) == GPIO_PIN_SET ? true : false);
 800300c:	2380      	movs	r3, #128	; 0x80
 800300e:	015a      	lsls	r2, r3, #5
 8003010:	23a0      	movs	r3, #160	; 0xa0
 8003012:	05db      	lsls	r3, r3, #23
 8003014:	0011      	movs	r1, r2
 8003016:	0018      	movs	r0, r3
 8003018:	f000 ff68 	bl	8003eec <HAL_GPIO_ReadPin>
 800301c:	0003      	movs	r3, r0
 800301e:	3b01      	subs	r3, #1
 8003020:	425a      	negs	r2, r3
 8003022:	4153      	adcs	r3, r2
 8003024:	b2db      	uxtb	r3, r3
}
 8003026:	0018      	movs	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <get_systick>:
		astronode_send_cmd_rr () ;
		astronode_send_cmd_cr () ;
	}
}
uint32_t get_systick ( void )
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003030:	f000 fc1c 	bl	800386c <HAL_GetTick>
 8003034:	0003      	movs	r3, r0
}
 8003036:	0018      	movs	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	000a      	movs	r2, r1
 8003046:	1cbb      	adds	r3, r7, #2
 8003048:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800304a:	f7ff ffef 	bl	800302c <get_systick>
 800304e:	0002      	movs	r2, r0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	1cba      	adds	r2, r7, #2
 8003056:	8812      	ldrh	r2, [r2, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	419b      	sbcs	r3, r3
 800305c:	425b      	negs	r3, r3
 800305e:	b2db      	uxtb	r3, r3
}
 8003060:	0018      	movs	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	b002      	add	sp, #8
 8003066:	bd80      	pop	{r7, pc}

08003068 <my_astro_on>:
void my_ldg_off ( void )
{
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_RESET ) ;
}
void my_astro_on ( void )
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
 800306c:	23a0      	movs	r3, #160	; 0xa0
 800306e:	05db      	lsls	r3, r3, #23
 8003070:	2201      	movs	r2, #1
 8003072:	2140      	movs	r1, #64	; 0x40
 8003074:	0018      	movs	r0, r3
 8003076:	f000 ff56 	bl	8003f26 <HAL_GPIO_WritePin>
	MX_USART1_UART_Init () ;
 800307a:	f7ff fdeb 	bl	8002c54 <MX_USART1_UART_Init>
}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <my_astro_off>:
void my_astro_off ( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8003088:	23a0      	movs	r3, #160	; 0xa0
 800308a:	05db      	lsls	r3, r3, #23
 800308c:	2200      	movs	r2, #0
 800308e:	2140      	movs	r1, #64	; 0x40
 8003090:	0018      	movs	r0, r3
 8003092:	f000 ff48 	bl	8003f26 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8003096:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <my_astro_off+0x20>)
 8003098:	0018      	movs	r0, r3
 800309a:	f002 ffef 	bl	800607c <HAL_UART_DeInit>
}
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	200007d0 	.word	0x200007d0

080030a8 <my_lx6_on>:
void my_lx6_on ( void )
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 80030ac:	2380      	movs	r3, #128	; 0x80
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4808      	ldr	r0, [pc, #32]	; (80030d4 <my_lx6_on+0x2c>)
 80030b2:	2201      	movs	r2, #1
 80030b4:	0019      	movs	r1, r3
 80030b6:	f000 ff36 	bl	8003f26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 80030ba:	2380      	movs	r3, #128	; 0x80
 80030bc:	015b      	lsls	r3, r3, #5
 80030be:	4805      	ldr	r0, [pc, #20]	; (80030d4 <my_lx6_on+0x2c>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	0019      	movs	r1, r3
 80030c4:	f000 ff2f 	bl	8003f26 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 80030c8:	f7ff fe60 	bl	8002d8c <MX_USART3_UART_Init>
}
 80030cc:	46c0      	nop			; (mov r8, r8)
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	46c0      	nop			; (mov r8, r8)
 80030d4:	50000800 	.word	0x50000800

080030d8 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a06      	ldr	r2, [pc, #24]	; (8003100 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d105      	bne.n	80030f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		tim_seconds++ ;
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	3301      	adds	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	4b04      	ldr	r3, [pc, #16]	; (8003104 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80030f4:	801a      	strh	r2, [r3, #0]
	}
}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	46bd      	mov	sp, r7
 80030fa:	b002      	add	sp, #8
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	46c0      	nop			; (mov r8, r8)
 8003100:	40001000 	.word	0x40001000
 8003104:	20000bb6 	.word	0x20000bb6

08003108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800310c:	b672      	cpsid	i
}
 800310e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003110:	e7fe      	b.n	8003110 <Error_Handler+0x8>
	...

08003114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <HAL_MspInit+0x44>)
 800311c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800311e:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <HAL_MspInit+0x44>)
 8003120:	2101      	movs	r1, #1
 8003122:	430a      	orrs	r2, r1
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
 8003126:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <HAL_MspInit+0x44>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	2201      	movs	r2, #1
 800312c:	4013      	ands	r3, r2
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003132:	4b09      	ldr	r3, [pc, #36]	; (8003158 <HAL_MspInit+0x44>)
 8003134:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003136:	4b08      	ldr	r3, [pc, #32]	; (8003158 <HAL_MspInit+0x44>)
 8003138:	2180      	movs	r1, #128	; 0x80
 800313a:	0549      	lsls	r1, r1, #21
 800313c:	430a      	orrs	r2, r1
 800313e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003140:	4b05      	ldr	r3, [pc, #20]	; (8003158 <HAL_MspInit+0x44>)
 8003142:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	055b      	lsls	r3, r3, #21
 8003148:	4013      	ands	r3, r2
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	46bd      	mov	sp, r7
 8003152:	b002      	add	sp, #8
 8003154:	bd80      	pop	{r7, pc}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	40021000 	.word	0x40021000

0800315c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800315c:	b590      	push	{r4, r7, lr}
 800315e:	b097      	sub	sp, #92	; 0x5c
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003164:	2344      	movs	r3, #68	; 0x44
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	0018      	movs	r0, r3
 800316a:	2314      	movs	r3, #20
 800316c:	001a      	movs	r2, r3
 800316e:	2100      	movs	r1, #0
 8003170:	f007 fb00 	bl	800a774 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003174:	2410      	movs	r4, #16
 8003176:	193b      	adds	r3, r7, r4
 8003178:	0018      	movs	r0, r3
 800317a:	2334      	movs	r3, #52	; 0x34
 800317c:	001a      	movs	r2, r3
 800317e:	2100      	movs	r1, #0
 8003180:	f007 faf8 	bl	800a774 <memset>
  if(hi2c->Instance==I2C1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a22      	ldr	r2, [pc, #136]	; (8003214 <HAL_I2C_MspInit+0xb8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d13d      	bne.n	800320a <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800318e:	193b      	adds	r3, r7, r4
 8003190:	2220      	movs	r2, #32
 8003192:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003194:	193b      	adds	r3, r7, r4
 8003196:	2200      	movs	r2, #0
 8003198:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800319a:	193b      	adds	r3, r7, r4
 800319c:	0018      	movs	r0, r3
 800319e:	f001 fd1d 	bl	8004bdc <HAL_RCCEx_PeriphCLKConfig>
 80031a2:	1e03      	subs	r3, r0, #0
 80031a4:	d001      	beq.n	80031aa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80031a6:	f7ff ffaf 	bl	8003108 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031aa:	4b1b      	ldr	r3, [pc, #108]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031ae:	4b1a      	ldr	r3, [pc, #104]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031b0:	2102      	movs	r1, #2
 80031b2:	430a      	orrs	r2, r1
 80031b4:	635a      	str	r2, [r3, #52]	; 0x34
 80031b6:	4b18      	ldr	r3, [pc, #96]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ba:	2202      	movs	r2, #2
 80031bc:	4013      	ands	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 80031c2:	2144      	movs	r1, #68	; 0x44
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	22c0      	movs	r2, #192	; 0xc0
 80031c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031ca:	187b      	adds	r3, r7, r1
 80031cc:	2212      	movs	r2, #18
 80031ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d0:	187b      	adds	r3, r7, r1
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d6:	187b      	adds	r3, r7, r1
 80031d8:	2200      	movs	r2, #0
 80031da:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80031dc:	187b      	adds	r3, r7, r1
 80031de:	2206      	movs	r2, #6
 80031e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031e2:	187b      	adds	r3, r7, r1
 80031e4:	4a0d      	ldr	r2, [pc, #52]	; (800321c <HAL_I2C_MspInit+0xc0>)
 80031e6:	0019      	movs	r1, r3
 80031e8:	0010      	movs	r0, r2
 80031ea:	f000 fc4b 	bl	8003a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031f2:	4b09      	ldr	r3, [pc, #36]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031f4:	2180      	movs	r1, #128	; 0x80
 80031f6:	0389      	lsls	r1, r1, #14
 80031f8:	430a      	orrs	r2, r1
 80031fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <HAL_I2C_MspInit+0xbc>)
 80031fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003200:	2380      	movs	r3, #128	; 0x80
 8003202:	039b      	lsls	r3, r3, #14
 8003204:	4013      	ands	r3, r2
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	46bd      	mov	sp, r7
 800320e:	b017      	add	sp, #92	; 0x5c
 8003210:	bd90      	pop	{r4, r7, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	40005400 	.word	0x40005400
 8003218:	40021000 	.word	0x40021000
 800321c:	50000400 	.word	0x50000400

08003220 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003220:	b590      	push	{r4, r7, lr}
 8003222:	b091      	sub	sp, #68	; 0x44
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003228:	240c      	movs	r4, #12
 800322a:	193b      	adds	r3, r7, r4
 800322c:	0018      	movs	r0, r3
 800322e:	2334      	movs	r3, #52	; 0x34
 8003230:	001a      	movs	r2, r3
 8003232:	2100      	movs	r1, #0
 8003234:	f007 fa9e 	bl	800a774 <memset>
  if(hrtc->Instance==RTC)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a15      	ldr	r2, [pc, #84]	; (8003294 <HAL_RTC_MspInit+0x74>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d124      	bne.n	800328c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003242:	193b      	adds	r3, r7, r4
 8003244:	2280      	movs	r2, #128	; 0x80
 8003246:	0292      	lsls	r2, r2, #10
 8003248:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800324a:	193b      	adds	r3, r7, r4
 800324c:	2280      	movs	r2, #128	; 0x80
 800324e:	0092      	lsls	r2, r2, #2
 8003250:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003252:	193b      	adds	r3, r7, r4
 8003254:	0018      	movs	r0, r3
 8003256:	f001 fcc1 	bl	8004bdc <HAL_RCCEx_PeriphCLKConfig>
 800325a:	1e03      	subs	r3, r0, #0
 800325c:	d001      	beq.n	8003262 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800325e:	f7ff ff53 	bl	8003108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003262:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_RTC_MspInit+0x78>)
 8003264:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003266:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <HAL_RTC_MspInit+0x78>)
 8003268:	2180      	movs	r1, #128	; 0x80
 800326a:	0209      	lsls	r1, r1, #8
 800326c:	430a      	orrs	r2, r1
 800326e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003270:	4b09      	ldr	r3, [pc, #36]	; (8003298 <HAL_RTC_MspInit+0x78>)
 8003272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003274:	4b08      	ldr	r3, [pc, #32]	; (8003298 <HAL_RTC_MspInit+0x78>)
 8003276:	2180      	movs	r1, #128	; 0x80
 8003278:	00c9      	lsls	r1, r1, #3
 800327a:	430a      	orrs	r2, r1
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c
 800327e:	4b06      	ldr	r3, [pc, #24]	; (8003298 <HAL_RTC_MspInit+0x78>)
 8003280:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003282:	2380      	movs	r3, #128	; 0x80
 8003284:	00db      	lsls	r3, r3, #3
 8003286:	4013      	ands	r3, r2
 8003288:	60bb      	str	r3, [r7, #8]
 800328a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800328c:	46c0      	nop			; (mov r8, r8)
 800328e:	46bd      	mov	sp, r7
 8003290:	b011      	add	sp, #68	; 0x44
 8003292:	bd90      	pop	{r4, r7, pc}
 8003294:	40002800 	.word	0x40002800
 8003298:	40021000 	.word	0x40021000

0800329c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a0d      	ldr	r2, [pc, #52]	; (80032e0 <HAL_TIM_Base_MspInit+0x44>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d113      	bne.n	80032d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80032ae:	4b0d      	ldr	r3, [pc, #52]	; (80032e4 <HAL_TIM_Base_MspInit+0x48>)
 80032b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032b2:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <HAL_TIM_Base_MspInit+0x48>)
 80032b4:	2110      	movs	r1, #16
 80032b6:	430a      	orrs	r2, r1
 80032b8:	63da      	str	r2, [r3, #60]	; 0x3c
 80032ba:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <HAL_TIM_Base_MspInit+0x48>)
 80032bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032be:	2210      	movs	r2, #16
 80032c0:	4013      	ands	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 80032c6:	2200      	movs	r2, #0
 80032c8:	2100      	movs	r1, #0
 80032ca:	2011      	movs	r0, #17
 80032cc:	f000 fba8 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80032d0:	2011      	movs	r0, #17
 80032d2:	f000 fbba 	bl	8003a4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	46bd      	mov	sp, r7
 80032da:	b004      	add	sp, #16
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	40001000 	.word	0x40001000
 80032e4:	40021000 	.word	0x40021000

080032e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b09b      	sub	sp, #108	; 0x6c
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f0:	2354      	movs	r3, #84	; 0x54
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	0018      	movs	r0, r3
 80032f6:	2314      	movs	r3, #20
 80032f8:	001a      	movs	r2, r3
 80032fa:	2100      	movs	r1, #0
 80032fc:	f007 fa3a 	bl	800a774 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003300:	2420      	movs	r4, #32
 8003302:	193b      	adds	r3, r7, r4
 8003304:	0018      	movs	r0, r3
 8003306:	2334      	movs	r3, #52	; 0x34
 8003308:	001a      	movs	r2, r3
 800330a:	2100      	movs	r1, #0
 800330c:	f007 fa32 	bl	800a774 <memset>
  if(huart->Instance==USART1)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a61      	ldr	r2, [pc, #388]	; (800349c <HAL_UART_MspInit+0x1b4>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d140      	bne.n	800339c <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800331a:	193b      	adds	r3, r7, r4
 800331c:	2201      	movs	r2, #1
 800331e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003320:	193b      	adds	r3, r7, r4
 8003322:	2200      	movs	r2, #0
 8003324:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003326:	193b      	adds	r3, r7, r4
 8003328:	0018      	movs	r0, r3
 800332a:	f001 fc57 	bl	8004bdc <HAL_RCCEx_PeriphCLKConfig>
 800332e:	1e03      	subs	r3, r0, #0
 8003330:	d001      	beq.n	8003336 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003332:	f7ff fee9 	bl	8003108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003336:	4b5a      	ldr	r3, [pc, #360]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003338:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800333a:	4b59      	ldr	r3, [pc, #356]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 800333c:	2180      	movs	r1, #128	; 0x80
 800333e:	01c9      	lsls	r1, r1, #7
 8003340:	430a      	orrs	r2, r1
 8003342:	641a      	str	r2, [r3, #64]	; 0x40
 8003344:	4b56      	ldr	r3, [pc, #344]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003346:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003348:	2380      	movs	r3, #128	; 0x80
 800334a:	01db      	lsls	r3, r3, #7
 800334c:	4013      	ands	r3, r2
 800334e:	61fb      	str	r3, [r7, #28]
 8003350:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003352:	4b53      	ldr	r3, [pc, #332]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003356:	4b52      	ldr	r3, [pc, #328]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003358:	2101      	movs	r1, #1
 800335a:	430a      	orrs	r2, r1
 800335c:	635a      	str	r2, [r3, #52]	; 0x34
 800335e:	4b50      	ldr	r3, [pc, #320]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003362:	2201      	movs	r2, #1
 8003364:	4013      	ands	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
 8003368:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 800336a:	2154      	movs	r1, #84	; 0x54
 800336c:	187b      	adds	r3, r7, r1
 800336e:	22c0      	movs	r2, #192	; 0xc0
 8003370:	00d2      	lsls	r2, r2, #3
 8003372:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003374:	187b      	adds	r3, r7, r1
 8003376:	2202      	movs	r2, #2
 8003378:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337a:	187b      	adds	r3, r7, r1
 800337c:	2200      	movs	r2, #0
 800337e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003380:	187b      	adds	r3, r7, r1
 8003382:	2200      	movs	r2, #0
 8003384:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003386:	187b      	adds	r3, r7, r1
 8003388:	2201      	movs	r2, #1
 800338a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338c:	187a      	adds	r2, r7, r1
 800338e:	23a0      	movs	r3, #160	; 0xa0
 8003390:	05db      	lsls	r3, r3, #23
 8003392:	0011      	movs	r1, r2
 8003394:	0018      	movs	r0, r3
 8003396:	f000 fb75 	bl	8003a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800339a:	e07b      	b.n	8003494 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a40      	ldr	r2, [pc, #256]	; (80034a4 <HAL_UART_MspInit+0x1bc>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d140      	bne.n	8003428 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033a6:	2120      	movs	r1, #32
 80033a8:	187b      	adds	r3, r7, r1
 80033aa:	2202      	movs	r2, #2
 80033ac:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80033ae:	187b      	adds	r3, r7, r1
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033b4:	187b      	adds	r3, r7, r1
 80033b6:	0018      	movs	r0, r3
 80033b8:	f001 fc10 	bl	8004bdc <HAL_RCCEx_PeriphCLKConfig>
 80033bc:	1e03      	subs	r3, r0, #0
 80033be:	d001      	beq.n	80033c4 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 80033c0:	f7ff fea2 	bl	8003108 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033c4:	4b36      	ldr	r3, [pc, #216]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033c8:	4b35      	ldr	r3, [pc, #212]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033ca:	2180      	movs	r1, #128	; 0x80
 80033cc:	0289      	lsls	r1, r1, #10
 80033ce:	430a      	orrs	r2, r1
 80033d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80033d2:	4b33      	ldr	r3, [pc, #204]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033d6:	2380      	movs	r3, #128	; 0x80
 80033d8:	029b      	lsls	r3, r3, #10
 80033da:	4013      	ands	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e0:	4b2f      	ldr	r3, [pc, #188]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033e4:	4b2e      	ldr	r3, [pc, #184]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033e6:	2101      	movs	r1, #1
 80033e8:	430a      	orrs	r2, r1
 80033ea:	635a      	str	r2, [r3, #52]	; 0x34
 80033ec:	4b2c      	ldr	r3, [pc, #176]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 80033ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033f0:	2201      	movs	r2, #1
 80033f2:	4013      	ands	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
 80033f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 80033f8:	2154      	movs	r1, #84	; 0x54
 80033fa:	187b      	adds	r3, r7, r1
 80033fc:	220c      	movs	r2, #12
 80033fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003400:	187b      	adds	r3, r7, r1
 8003402:	2202      	movs	r2, #2
 8003404:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003406:	187b      	adds	r3, r7, r1
 8003408:	2201      	movs	r2, #1
 800340a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340c:	187b      	adds	r3, r7, r1
 800340e:	2200      	movs	r2, #0
 8003410:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003412:	187b      	adds	r3, r7, r1
 8003414:	2201      	movs	r2, #1
 8003416:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003418:	187a      	adds	r2, r7, r1
 800341a:	23a0      	movs	r3, #160	; 0xa0
 800341c:	05db      	lsls	r3, r3, #23
 800341e:	0011      	movs	r1, r2
 8003420:	0018      	movs	r0, r3
 8003422:	f000 fb2f 	bl	8003a84 <HAL_GPIO_Init>
}
 8003426:	e035      	b.n	8003494 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1e      	ldr	r2, [pc, #120]	; (80034a8 <HAL_UART_MspInit+0x1c0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d130      	bne.n	8003494 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003432:	4b1b      	ldr	r3, [pc, #108]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003434:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003436:	4b1a      	ldr	r3, [pc, #104]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003438:	2180      	movs	r1, #128	; 0x80
 800343a:	02c9      	lsls	r1, r1, #11
 800343c:	430a      	orrs	r2, r1
 800343e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003440:	4b17      	ldr	r3, [pc, #92]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003442:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003444:	2380      	movs	r3, #128	; 0x80
 8003446:	02db      	lsls	r3, r3, #11
 8003448:	4013      	ands	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800344e:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 8003454:	2104      	movs	r1, #4
 8003456:	430a      	orrs	r2, r1
 8003458:	635a      	str	r2, [r3, #52]	; 0x34
 800345a:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <HAL_UART_MspInit+0x1b8>)
 800345c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800345e:	2204      	movs	r2, #4
 8003460:	4013      	ands	r3, r2
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 8003466:	2154      	movs	r1, #84	; 0x54
 8003468:	187b      	adds	r3, r7, r1
 800346a:	22c0      	movs	r2, #192	; 0xc0
 800346c:	0112      	lsls	r2, r2, #4
 800346e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003470:	187b      	adds	r3, r7, r1
 8003472:	2202      	movs	r2, #2
 8003474:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003476:	187b      	adds	r3, r7, r1
 8003478:	2200      	movs	r2, #0
 800347a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347c:	187b      	adds	r3, r7, r1
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003482:	187b      	adds	r3, r7, r1
 8003484:	2200      	movs	r2, #0
 8003486:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003488:	187b      	adds	r3, r7, r1
 800348a:	4a08      	ldr	r2, [pc, #32]	; (80034ac <HAL_UART_MspInit+0x1c4>)
 800348c:	0019      	movs	r1, r3
 800348e:	0010      	movs	r0, r2
 8003490:	f000 faf8 	bl	8003a84 <HAL_GPIO_Init>
}
 8003494:	46c0      	nop			; (mov r8, r8)
 8003496:	46bd      	mov	sp, r7
 8003498:	b01b      	add	sp, #108	; 0x6c
 800349a:	bd90      	pop	{r4, r7, pc}
 800349c:	40013800 	.word	0x40013800
 80034a0:	40021000 	.word	0x40021000
 80034a4:	40004400 	.word	0x40004400
 80034a8:	40004800 	.word	0x40004800
 80034ac:	50000800 	.word	0x50000800

080034b0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1c      	ldr	r2, [pc, #112]	; (8003530 <HAL_UART_MspDeInit+0x80>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10e      	bne.n	80034e0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80034c2:	4b1c      	ldr	r3, [pc, #112]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 80034c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034c6:	4b1b      	ldr	r3, [pc, #108]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 80034c8:	491b      	ldr	r1, [pc, #108]	; (8003538 <HAL_UART_MspDeInit+0x88>)
 80034ca:	400a      	ands	r2, r1
 80034cc:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 80034ce:	23c0      	movs	r3, #192	; 0xc0
 80034d0:	00da      	lsls	r2, r3, #3
 80034d2:	23a0      	movs	r3, #160	; 0xa0
 80034d4:	05db      	lsls	r3, r3, #23
 80034d6:	0011      	movs	r1, r2
 80034d8:	0018      	movs	r0, r3
 80034da:	f000 fc37 	bl	8003d4c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 80034de:	e023      	b.n	8003528 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a15      	ldr	r2, [pc, #84]	; (800353c <HAL_UART_MspDeInit+0x8c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d10c      	bne.n	8003504 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 80034ea:	4b12      	ldr	r3, [pc, #72]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 80034ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034ee:	4b11      	ldr	r3, [pc, #68]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 80034f0:	4913      	ldr	r1, [pc, #76]	; (8003540 <HAL_UART_MspDeInit+0x90>)
 80034f2:	400a      	ands	r2, r1
 80034f4:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 80034f6:	23a0      	movs	r3, #160	; 0xa0
 80034f8:	05db      	lsls	r3, r3, #23
 80034fa:	210c      	movs	r1, #12
 80034fc:	0018      	movs	r0, r3
 80034fe:	f000 fc25 	bl	8003d4c <HAL_GPIO_DeInit>
}
 8003502:	e011      	b.n	8003528 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a0e      	ldr	r2, [pc, #56]	; (8003544 <HAL_UART_MspDeInit+0x94>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d10c      	bne.n	8003528 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 800350e:	4b09      	ldr	r3, [pc, #36]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 8003510:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003512:	4b08      	ldr	r3, [pc, #32]	; (8003534 <HAL_UART_MspDeInit+0x84>)
 8003514:	490c      	ldr	r1, [pc, #48]	; (8003548 <HAL_UART_MspDeInit+0x98>)
 8003516:	400a      	ands	r2, r1
 8003518:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 800351a:	23c0      	movs	r3, #192	; 0xc0
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	4a0b      	ldr	r2, [pc, #44]	; (800354c <HAL_UART_MspDeInit+0x9c>)
 8003520:	0019      	movs	r1, r3
 8003522:	0010      	movs	r0, r2
 8003524:	f000 fc12 	bl	8003d4c <HAL_GPIO_DeInit>
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b002      	add	sp, #8
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40013800 	.word	0x40013800
 8003534:	40021000 	.word	0x40021000
 8003538:	ffffbfff 	.word	0xffffbfff
 800353c:	40004400 	.word	0x40004400
 8003540:	fffdffff 	.word	0xfffdffff
 8003544:	40004800 	.word	0x40004800
 8003548:	fffbffff 	.word	0xfffbffff
 800354c:	50000800 	.word	0x50000800

08003550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003554:	e7fe      	b.n	8003554 <NMI_Handler+0x4>

08003556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800355a:	e7fe      	b.n	800355a <HardFault_Handler+0x4>

0800355c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003560:	46c0      	nop			; (mov r8, r8)
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003574:	f000 f968 	bl	8003848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003578:	46c0      	nop			; (mov r8, r8)
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003586:	0018      	movs	r0, r3
 8003588:	f002 faca 	bl	8005b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 800358c:	46c0      	nop			; (mov r8, r8)
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	20000784 	.word	0x20000784

08003598 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  return 1;
 800359c:	2301      	movs	r3, #1
}
 800359e:	0018      	movs	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <_kill>:

int _kill(int pid, int sig)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035ae:	f007 f98d 	bl	800a8cc <__errno>
 80035b2:	0003      	movs	r3, r0
 80035b4:	2216      	movs	r2, #22
 80035b6:	601a      	str	r2, [r3, #0]
  return -1;
 80035b8:	2301      	movs	r3, #1
 80035ba:	425b      	negs	r3, r3
}
 80035bc:	0018      	movs	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <_exit>:

void _exit (int status)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035cc:	2301      	movs	r3, #1
 80035ce:	425a      	negs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	0011      	movs	r1, r2
 80035d4:	0018      	movs	r0, r3
 80035d6:	f7ff ffe5 	bl	80035a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035da:	e7fe      	b.n	80035da <_exit+0x16>

080035dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e8:	2300      	movs	r3, #0
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	e00a      	b.n	8003604 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035ee:	e000      	b.n	80035f2 <_read+0x16>
 80035f0:	bf00      	nop
 80035f2:	0001      	movs	r1, r0
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	60ba      	str	r2, [r7, #8]
 80035fa:	b2ca      	uxtb	r2, r1
 80035fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	3301      	adds	r3, #1
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	697a      	ldr	r2, [r7, #20]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	429a      	cmp	r2, r3
 800360a:	dbf0      	blt.n	80035ee <_read+0x12>
  }

  return len;
 800360c:	687b      	ldr	r3, [r7, #4]
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	b006      	add	sp, #24
 8003614:	bd80      	pop	{r7, pc}

08003616 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b086      	sub	sp, #24
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	e009      	b.n	800363c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	60ba      	str	r2, [r7, #8]
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	0018      	movs	r0, r3
 8003632:	e000      	b.n	8003636 <_write+0x20>
 8003634:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	3301      	adds	r3, #1
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	697a      	ldr	r2, [r7, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	429a      	cmp	r2, r3
 8003642:	dbf1      	blt.n	8003628 <_write+0x12>
  }
  return len;
 8003644:	687b      	ldr	r3, [r7, #4]
}
 8003646:	0018      	movs	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	b006      	add	sp, #24
 800364c:	bd80      	pop	{r7, pc}

0800364e <_close>:

int _close(int file)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b082      	sub	sp, #8
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003656:	2301      	movs	r3, #1
 8003658:	425b      	negs	r3, r3
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	b002      	add	sp, #8
 8003660:	bd80      	pop	{r7, pc}

08003662 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	2280      	movs	r2, #128	; 0x80
 8003670:	0192      	lsls	r2, r2, #6
 8003672:	605a      	str	r2, [r3, #4]
  return 0;
 8003674:	2300      	movs	r3, #0
}
 8003676:	0018      	movs	r0, r3
 8003678:	46bd      	mov	sp, r7
 800367a:	b002      	add	sp, #8
 800367c:	bd80      	pop	{r7, pc}

0800367e <_isatty>:

int _isatty(int file)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003686:	2301      	movs	r3, #1
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}

08003690 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800369c:	2300      	movs	r3, #0
}
 800369e:	0018      	movs	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b004      	add	sp, #16
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036b0:	4a14      	ldr	r2, [pc, #80]	; (8003704 <_sbrk+0x5c>)
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <_sbrk+0x60>)
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036bc:	4b13      	ldr	r3, [pc, #76]	; (800370c <_sbrk+0x64>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d102      	bne.n	80036ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036c4:	4b11      	ldr	r3, [pc, #68]	; (800370c <_sbrk+0x64>)
 80036c6:	4a12      	ldr	r2, [pc, #72]	; (8003710 <_sbrk+0x68>)
 80036c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036ca:	4b10      	ldr	r3, [pc, #64]	; (800370c <_sbrk+0x64>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	18d3      	adds	r3, r2, r3
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d207      	bcs.n	80036e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d8:	f007 f8f8 	bl	800a8cc <__errno>
 80036dc:	0003      	movs	r3, r0
 80036de:	220c      	movs	r2, #12
 80036e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036e2:	2301      	movs	r3, #1
 80036e4:	425b      	negs	r3, r3
 80036e6:	e009      	b.n	80036fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e8:	4b08      	ldr	r3, [pc, #32]	; (800370c <_sbrk+0x64>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <_sbrk+0x64>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	18d2      	adds	r2, r2, r3
 80036f6:	4b05      	ldr	r3, [pc, #20]	; (800370c <_sbrk+0x64>)
 80036f8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80036fa:	68fb      	ldr	r3, [r7, #12]
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	b006      	add	sp, #24
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20009000 	.word	0x20009000
 8003708:	00000400 	.word	0x00000400
 800370c:	20000bc4 	.word	0x20000bc4
 8003710:	20000ee0 	.word	0x20000ee0

08003714 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003718:	46c0      	nop			; (mov r8, r8)
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003720:	480d      	ldr	r0, [pc, #52]	; (8003758 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003722:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003724:	f7ff fff6 	bl	8003714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003728:	480c      	ldr	r0, [pc, #48]	; (800375c <LoopForever+0x6>)
  ldr r1, =_edata
 800372a:	490d      	ldr	r1, [pc, #52]	; (8003760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800372c:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <LoopForever+0xe>)
  movs r3, #0
 800372e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003730:	e002      	b.n	8003738 <LoopCopyDataInit>

08003732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003736:	3304      	adds	r3, #4

08003738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800373a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800373c:	d3f9      	bcc.n	8003732 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800373e:	4a0a      	ldr	r2, [pc, #40]	; (8003768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003740:	4c0a      	ldr	r4, [pc, #40]	; (800376c <LoopForever+0x16>)
  movs r3, #0
 8003742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003744:	e001      	b.n	800374a <LoopFillZerobss>

08003746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003748:	3204      	adds	r2, #4

0800374a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800374a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800374c:	d3fb      	bcc.n	8003746 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800374e:	f007 f8c3 	bl	800a8d8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003752:	f7fe ff29 	bl	80025a8 <main>

08003756 <LoopForever>:

LoopForever:
  b LoopForever
 8003756:	e7fe      	b.n	8003756 <LoopForever>
  ldr   r0, =_estack
 8003758:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800375c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003760:	200006e8 	.word	0x200006e8
  ldr r2, =_sidata
 8003764:	08012f60 	.word	0x08012f60
  ldr r2, =_sbss
 8003768:	200006e8 	.word	0x200006e8
  ldr r4, =_ebss
 800376c:	20000edc 	.word	0x20000edc

08003770 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003770:	e7fe      	b.n	8003770 <ADC1_COMP_IRQHandler>
	...

08003774 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800377a:	1dfb      	adds	r3, r7, #7
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003780:	4b0b      	ldr	r3, [pc, #44]	; (80037b0 <HAL_Init+0x3c>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <HAL_Init+0x3c>)
 8003786:	2180      	movs	r1, #128	; 0x80
 8003788:	0049      	lsls	r1, r1, #1
 800378a:	430a      	orrs	r2, r1
 800378c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800378e:	2000      	movs	r0, #0
 8003790:	f000 f810 	bl	80037b4 <HAL_InitTick>
 8003794:	1e03      	subs	r3, r0, #0
 8003796:	d003      	beq.n	80037a0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003798:	1dfb      	adds	r3, r7, #7
 800379a:	2201      	movs	r2, #1
 800379c:	701a      	strb	r2, [r3, #0]
 800379e:	e001      	b.n	80037a4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80037a0:	f7ff fcb8 	bl	8003114 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037a4:	1dfb      	adds	r3, r7, #7
 80037a6:	781b      	ldrb	r3, [r3, #0]
}
 80037a8:	0018      	movs	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b002      	add	sp, #8
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40022000 	.word	0x40022000

080037b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037b4:	b590      	push	{r4, r7, lr}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037bc:	230f      	movs	r3, #15
 80037be:	18fb      	adds	r3, r7, r3
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80037c4:	4b1d      	ldr	r3, [pc, #116]	; (800383c <HAL_InitTick+0x88>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d02b      	beq.n	8003824 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80037cc:	4b1c      	ldr	r3, [pc, #112]	; (8003840 <HAL_InitTick+0x8c>)
 80037ce:	681c      	ldr	r4, [r3, #0]
 80037d0:	4b1a      	ldr	r3, [pc, #104]	; (800383c <HAL_InitTick+0x88>)
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	0019      	movs	r1, r3
 80037d6:	23fa      	movs	r3, #250	; 0xfa
 80037d8:	0098      	lsls	r0, r3, #2
 80037da:	f7fc fcaf 	bl	800013c <__udivsi3>
 80037de:	0003      	movs	r3, r0
 80037e0:	0019      	movs	r1, r3
 80037e2:	0020      	movs	r0, r4
 80037e4:	f7fc fcaa 	bl	800013c <__udivsi3>
 80037e8:	0003      	movs	r3, r0
 80037ea:	0018      	movs	r0, r3
 80037ec:	f000 f93d 	bl	8003a6a <HAL_SYSTICK_Config>
 80037f0:	1e03      	subs	r3, r0, #0
 80037f2:	d112      	bne.n	800381a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b03      	cmp	r3, #3
 80037f8:	d80a      	bhi.n	8003810 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	2301      	movs	r3, #1
 80037fe:	425b      	negs	r3, r3
 8003800:	2200      	movs	r2, #0
 8003802:	0018      	movs	r0, r3
 8003804:	f000 f90c 	bl	8003a20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003808:	4b0e      	ldr	r3, [pc, #56]	; (8003844 <HAL_InitTick+0x90>)
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	e00d      	b.n	800382c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003810:	230f      	movs	r3, #15
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	2201      	movs	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e008      	b.n	800382c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800381a:	230f      	movs	r3, #15
 800381c:	18fb      	adds	r3, r7, r3
 800381e:	2201      	movs	r2, #1
 8003820:	701a      	strb	r2, [r3, #0]
 8003822:	e003      	b.n	800382c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003824:	230f      	movs	r3, #15
 8003826:	18fb      	adds	r3, r7, r3
 8003828:	2201      	movs	r2, #1
 800382a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800382c:	230f      	movs	r3, #15
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	781b      	ldrb	r3, [r3, #0]
}
 8003832:	0018      	movs	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	b005      	add	sp, #20
 8003838:	bd90      	pop	{r4, r7, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	20000034 	.word	0x20000034
 8003840:	2000002c 	.word	0x2000002c
 8003844:	20000030 	.word	0x20000030

08003848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800384c:	4b05      	ldr	r3, [pc, #20]	; (8003864 <HAL_IncTick+0x1c>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	001a      	movs	r2, r3
 8003852:	4b05      	ldr	r3, [pc, #20]	; (8003868 <HAL_IncTick+0x20>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	18d2      	adds	r2, r2, r3
 8003858:	4b03      	ldr	r3, [pc, #12]	; (8003868 <HAL_IncTick+0x20>)
 800385a:	601a      	str	r2, [r3, #0]
}
 800385c:	46c0      	nop			; (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	20000034 	.word	0x20000034
 8003868:	20000bc8 	.word	0x20000bc8

0800386c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  return uwTick;
 8003870:	4b02      	ldr	r3, [pc, #8]	; (800387c <HAL_GetTick+0x10>)
 8003872:	681b      	ldr	r3, [r3, #0]
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	20000bc8 	.word	0x20000bc8

08003880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003888:	f7ff fff0 	bl	800386c <HAL_GetTick>
 800388c:	0003      	movs	r3, r0
 800388e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	3301      	adds	r3, #1
 8003898:	d005      	beq.n	80038a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800389a:	4b0a      	ldr	r3, [pc, #40]	; (80038c4 <HAL_Delay+0x44>)
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	001a      	movs	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	189b      	adds	r3, r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	f7ff ffe0 	bl	800386c <HAL_GetTick>
 80038ac:	0002      	movs	r2, r0
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d8f7      	bhi.n	80038a8 <HAL_Delay+0x28>
  {
  }
}
 80038b8:	46c0      	nop			; (mov r8, r8)
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	46bd      	mov	sp, r7
 80038be:	b004      	add	sp, #16
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	20000034 	.word	0x20000034

080038c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	0002      	movs	r2, r0
 80038d0:	1dfb      	adds	r3, r7, #7
 80038d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038d4:	1dfb      	adds	r3, r7, #7
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b7f      	cmp	r3, #127	; 0x7f
 80038da:	d809      	bhi.n	80038f0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038dc:	1dfb      	adds	r3, r7, #7
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	001a      	movs	r2, r3
 80038e2:	231f      	movs	r3, #31
 80038e4:	401a      	ands	r2, r3
 80038e6:	4b04      	ldr	r3, [pc, #16]	; (80038f8 <__NVIC_EnableIRQ+0x30>)
 80038e8:	2101      	movs	r1, #1
 80038ea:	4091      	lsls	r1, r2
 80038ec:	000a      	movs	r2, r1
 80038ee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80038f0:	46c0      	nop			; (mov r8, r8)
 80038f2:	46bd      	mov	sp, r7
 80038f4:	b002      	add	sp, #8
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	e000e100 	.word	0xe000e100

080038fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038fc:	b590      	push	{r4, r7, lr}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	0002      	movs	r2, r0
 8003904:	6039      	str	r1, [r7, #0]
 8003906:	1dfb      	adds	r3, r7, #7
 8003908:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800390a:	1dfb      	adds	r3, r7, #7
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b7f      	cmp	r3, #127	; 0x7f
 8003910:	d828      	bhi.n	8003964 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003912:	4a2f      	ldr	r2, [pc, #188]	; (80039d0 <__NVIC_SetPriority+0xd4>)
 8003914:	1dfb      	adds	r3, r7, #7
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	b25b      	sxtb	r3, r3
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	33c0      	adds	r3, #192	; 0xc0
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	589b      	ldr	r3, [r3, r2]
 8003922:	1dfa      	adds	r2, r7, #7
 8003924:	7812      	ldrb	r2, [r2, #0]
 8003926:	0011      	movs	r1, r2
 8003928:	2203      	movs	r2, #3
 800392a:	400a      	ands	r2, r1
 800392c:	00d2      	lsls	r2, r2, #3
 800392e:	21ff      	movs	r1, #255	; 0xff
 8003930:	4091      	lsls	r1, r2
 8003932:	000a      	movs	r2, r1
 8003934:	43d2      	mvns	r2, r2
 8003936:	401a      	ands	r2, r3
 8003938:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	019b      	lsls	r3, r3, #6
 800393e:	22ff      	movs	r2, #255	; 0xff
 8003940:	401a      	ands	r2, r3
 8003942:	1dfb      	adds	r3, r7, #7
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	0018      	movs	r0, r3
 8003948:	2303      	movs	r3, #3
 800394a:	4003      	ands	r3, r0
 800394c:	00db      	lsls	r3, r3, #3
 800394e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003950:	481f      	ldr	r0, [pc, #124]	; (80039d0 <__NVIC_SetPriority+0xd4>)
 8003952:	1dfb      	adds	r3, r7, #7
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	b25b      	sxtb	r3, r3
 8003958:	089b      	lsrs	r3, r3, #2
 800395a:	430a      	orrs	r2, r1
 800395c:	33c0      	adds	r3, #192	; 0xc0
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003962:	e031      	b.n	80039c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003964:	4a1b      	ldr	r2, [pc, #108]	; (80039d4 <__NVIC_SetPriority+0xd8>)
 8003966:	1dfb      	adds	r3, r7, #7
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	0019      	movs	r1, r3
 800396c:	230f      	movs	r3, #15
 800396e:	400b      	ands	r3, r1
 8003970:	3b08      	subs	r3, #8
 8003972:	089b      	lsrs	r3, r3, #2
 8003974:	3306      	adds	r3, #6
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	18d3      	adds	r3, r2, r3
 800397a:	3304      	adds	r3, #4
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	1dfa      	adds	r2, r7, #7
 8003980:	7812      	ldrb	r2, [r2, #0]
 8003982:	0011      	movs	r1, r2
 8003984:	2203      	movs	r2, #3
 8003986:	400a      	ands	r2, r1
 8003988:	00d2      	lsls	r2, r2, #3
 800398a:	21ff      	movs	r1, #255	; 0xff
 800398c:	4091      	lsls	r1, r2
 800398e:	000a      	movs	r2, r1
 8003990:	43d2      	mvns	r2, r2
 8003992:	401a      	ands	r2, r3
 8003994:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	019b      	lsls	r3, r3, #6
 800399a:	22ff      	movs	r2, #255	; 0xff
 800399c:	401a      	ands	r2, r3
 800399e:	1dfb      	adds	r3, r7, #7
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	0018      	movs	r0, r3
 80039a4:	2303      	movs	r3, #3
 80039a6:	4003      	ands	r3, r0
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039ac:	4809      	ldr	r0, [pc, #36]	; (80039d4 <__NVIC_SetPriority+0xd8>)
 80039ae:	1dfb      	adds	r3, r7, #7
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	001c      	movs	r4, r3
 80039b4:	230f      	movs	r3, #15
 80039b6:	4023      	ands	r3, r4
 80039b8:	3b08      	subs	r3, #8
 80039ba:	089b      	lsrs	r3, r3, #2
 80039bc:	430a      	orrs	r2, r1
 80039be:	3306      	adds	r3, #6
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	18c3      	adds	r3, r0, r3
 80039c4:	3304      	adds	r3, #4
 80039c6:	601a      	str	r2, [r3, #0]
}
 80039c8:	46c0      	nop			; (mov r8, r8)
 80039ca:	46bd      	mov	sp, r7
 80039cc:	b003      	add	sp, #12
 80039ce:	bd90      	pop	{r4, r7, pc}
 80039d0:	e000e100 	.word	0xe000e100
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	1e5a      	subs	r2, r3, #1
 80039e4:	2380      	movs	r3, #128	; 0x80
 80039e6:	045b      	lsls	r3, r3, #17
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d301      	bcc.n	80039f0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ec:	2301      	movs	r3, #1
 80039ee:	e010      	b.n	8003a12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039f0:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <SysTick_Config+0x44>)
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	3a01      	subs	r2, #1
 80039f6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039f8:	2301      	movs	r3, #1
 80039fa:	425b      	negs	r3, r3
 80039fc:	2103      	movs	r1, #3
 80039fe:	0018      	movs	r0, r3
 8003a00:	f7ff ff7c 	bl	80038fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a04:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <SysTick_Config+0x44>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a0a:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <SysTick_Config+0x44>)
 8003a0c:	2207      	movs	r2, #7
 8003a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	0018      	movs	r0, r3
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b002      	add	sp, #8
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	e000e010 	.word	0xe000e010

08003a20 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	607a      	str	r2, [r7, #4]
 8003a2a:	210f      	movs	r1, #15
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	1c02      	adds	r2, r0, #0
 8003a30:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	187b      	adds	r3, r7, r1
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b25b      	sxtb	r3, r3
 8003a3a:	0011      	movs	r1, r2
 8003a3c:	0018      	movs	r0, r3
 8003a3e:	f7ff ff5d 	bl	80038fc <__NVIC_SetPriority>
}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	46bd      	mov	sp, r7
 8003a46:	b004      	add	sp, #16
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	0002      	movs	r2, r0
 8003a52:	1dfb      	adds	r3, r7, #7
 8003a54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a56:	1dfb      	adds	r3, r7, #7
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	b25b      	sxtb	r3, r3
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f7ff ff33 	bl	80038c8 <__NVIC_EnableIRQ>
}
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b002      	add	sp, #8
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	0018      	movs	r0, r3
 8003a76:	f7ff ffaf 	bl	80039d8 <SysTick_Config>
 8003a7a:	0003      	movs	r3, r0
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b002      	add	sp, #8
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a92:	e147      	b.n	8003d24 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2101      	movs	r1, #1
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	4091      	lsls	r1, r2
 8003a9e:	000a      	movs	r2, r1
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d100      	bne.n	8003aac <HAL_GPIO_Init+0x28>
 8003aaa:	e138      	b.n	8003d1e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d005      	beq.n	8003ac4 <HAL_GPIO_Init+0x40>
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2203      	movs	r2, #3
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d130      	bne.n	8003b26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	2203      	movs	r2, #3
 8003ad0:	409a      	lsls	r2, r3
 8003ad2:	0013      	movs	r3, r2
 8003ad4:	43da      	mvns	r2, r3
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	68da      	ldr	r2, [r3, #12]
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	409a      	lsls	r2, r3
 8003ae6:	0013      	movs	r3, r2
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003afa:	2201      	movs	r2, #1
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	409a      	lsls	r2, r3
 8003b00:	0013      	movs	r3, r2
 8003b02:	43da      	mvns	r2, r3
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4013      	ands	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	091b      	lsrs	r3, r3, #4
 8003b10:	2201      	movs	r2, #1
 8003b12:	401a      	ands	r2, r3
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	409a      	lsls	r2, r3
 8003b18:	0013      	movs	r3, r2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d017      	beq.n	8003b62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	0013      	movs	r3, r2
 8003b42:	43da      	mvns	r2, r3
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	4013      	ands	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	409a      	lsls	r2, r3
 8003b54:	0013      	movs	r3, r2
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2203      	movs	r2, #3
 8003b68:	4013      	ands	r3, r2
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d123      	bne.n	8003bb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	08da      	lsrs	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3208      	adds	r2, #8
 8003b76:	0092      	lsls	r2, r2, #2
 8003b78:	58d3      	ldr	r3, [r2, r3]
 8003b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2207      	movs	r2, #7
 8003b80:	4013      	ands	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	220f      	movs	r2, #15
 8003b86:	409a      	lsls	r2, r3
 8003b88:	0013      	movs	r3, r2
 8003b8a:	43da      	mvns	r2, r3
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2107      	movs	r1, #7
 8003b9a:	400b      	ands	r3, r1
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	409a      	lsls	r2, r3
 8003ba0:	0013      	movs	r3, r2
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	08da      	lsrs	r2, r3, #3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3208      	adds	r2, #8
 8003bb0:	0092      	lsls	r2, r2, #2
 8003bb2:	6939      	ldr	r1, [r7, #16]
 8003bb4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	2203      	movs	r2, #3
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	0013      	movs	r3, r2
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	401a      	ands	r2, r3
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	0013      	movs	r3, r2
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	23c0      	movs	r3, #192	; 0xc0
 8003bf0:	029b      	lsls	r3, r3, #10
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d100      	bne.n	8003bf8 <HAL_GPIO_Init+0x174>
 8003bf6:	e092      	b.n	8003d1e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003bf8:	4a50      	ldr	r2, [pc, #320]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	3318      	adds	r3, #24
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	589b      	ldr	r3, [r3, r2]
 8003c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2203      	movs	r2, #3
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	220f      	movs	r2, #15
 8003c10:	409a      	lsls	r2, r3
 8003c12:	0013      	movs	r3, r2
 8003c14:	43da      	mvns	r2, r3
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	23a0      	movs	r3, #160	; 0xa0
 8003c20:	05db      	lsls	r3, r3, #23
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d013      	beq.n	8003c4e <HAL_GPIO_Init+0x1ca>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a45      	ldr	r2, [pc, #276]	; (8003d40 <HAL_GPIO_Init+0x2bc>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d00d      	beq.n	8003c4a <HAL_GPIO_Init+0x1c6>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a44      	ldr	r2, [pc, #272]	; (8003d44 <HAL_GPIO_Init+0x2c0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d007      	beq.n	8003c46 <HAL_GPIO_Init+0x1c2>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a43      	ldr	r2, [pc, #268]	; (8003d48 <HAL_GPIO_Init+0x2c4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d101      	bne.n	8003c42 <HAL_GPIO_Init+0x1be>
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e006      	b.n	8003c50 <HAL_GPIO_Init+0x1cc>
 8003c42:	2305      	movs	r3, #5
 8003c44:	e004      	b.n	8003c50 <HAL_GPIO_Init+0x1cc>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e002      	b.n	8003c50 <HAL_GPIO_Init+0x1cc>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <HAL_GPIO_Init+0x1cc>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	2103      	movs	r1, #3
 8003c54:	400a      	ands	r2, r1
 8003c56:	00d2      	lsls	r2, r2, #3
 8003c58:	4093      	lsls	r3, r2
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003c60:	4936      	ldr	r1, [pc, #216]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3318      	adds	r3, #24
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c6e:	4b33      	ldr	r3, [pc, #204]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	43da      	mvns	r2, r3
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	2380      	movs	r3, #128	; 0x80
 8003c84:	035b      	lsls	r3, r3, #13
 8003c86:	4013      	ands	r3, r2
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c92:	4b2a      	ldr	r3, [pc, #168]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003c98:	4b28      	ldr	r3, [pc, #160]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	43da      	mvns	r2, r3
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	2380      	movs	r3, #128	; 0x80
 8003cae:	039b      	lsls	r3, r3, #14
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d003      	beq.n	8003cbc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cbc:	4b1f      	ldr	r3, [pc, #124]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cc2:	4a1e      	ldr	r2, [pc, #120]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003cc4:	2384      	movs	r3, #132	; 0x84
 8003cc6:	58d3      	ldr	r3, [r2, r3]
 8003cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	43da      	mvns	r2, r3
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685a      	ldr	r2, [r3, #4]
 8003cd8:	2380      	movs	r3, #128	; 0x80
 8003cda:	029b      	lsls	r3, r3, #10
 8003cdc:	4013      	ands	r3, r2
 8003cde:	d003      	beq.n	8003ce8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ce8:	4914      	ldr	r1, [pc, #80]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003cea:	2284      	movs	r2, #132	; 0x84
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003cf0:	4a12      	ldr	r2, [pc, #72]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	58d3      	ldr	r3, [r2, r3]
 8003cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	43da      	mvns	r2, r3
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	2380      	movs	r3, #128	; 0x80
 8003d08:	025b      	lsls	r3, r3, #9
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d003      	beq.n	8003d16 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d16:	4909      	ldr	r1, [pc, #36]	; (8003d3c <HAL_GPIO_Init+0x2b8>)
 8003d18:	2280      	movs	r2, #128	; 0x80
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	3301      	adds	r3, #1
 8003d22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	40da      	lsrs	r2, r3
 8003d2c:	1e13      	subs	r3, r2, #0
 8003d2e:	d000      	beq.n	8003d32 <HAL_GPIO_Init+0x2ae>
 8003d30:	e6b0      	b.n	8003a94 <HAL_GPIO_Init+0x10>
  }
}
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b006      	add	sp, #24
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021800 	.word	0x40021800
 8003d40:	50000400 	.word	0x50000400
 8003d44:	50000800 	.word	0x50000800
 8003d48:	50000c00 	.word	0x50000c00

08003d4c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003d5a:	e0b4      	b.n	8003ec6 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	409a      	lsls	r2, r3
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	4013      	ands	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d100      	bne.n	8003d70 <HAL_GPIO_DeInit+0x24>
 8003d6e:	e0a7      	b.n	8003ec0 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003d70:	4a5a      	ldr	r2, [pc, #360]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	089b      	lsrs	r3, r3, #2
 8003d76:	3318      	adds	r3, #24
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	589b      	ldr	r3, [r3, r2]
 8003d7c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2203      	movs	r2, #3
 8003d82:	4013      	ands	r3, r2
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	220f      	movs	r2, #15
 8003d88:	409a      	lsls	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	23a0      	movs	r3, #160	; 0xa0
 8003d94:	05db      	lsls	r3, r3, #23
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d013      	beq.n	8003dc2 <HAL_GPIO_DeInit+0x76>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a50      	ldr	r2, [pc, #320]	; (8003ee0 <HAL_GPIO_DeInit+0x194>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d00d      	beq.n	8003dbe <HAL_GPIO_DeInit+0x72>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a4f      	ldr	r2, [pc, #316]	; (8003ee4 <HAL_GPIO_DeInit+0x198>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d007      	beq.n	8003dba <HAL_GPIO_DeInit+0x6e>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a4e      	ldr	r2, [pc, #312]	; (8003ee8 <HAL_GPIO_DeInit+0x19c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d101      	bne.n	8003db6 <HAL_GPIO_DeInit+0x6a>
 8003db2:	2303      	movs	r3, #3
 8003db4:	e006      	b.n	8003dc4 <HAL_GPIO_DeInit+0x78>
 8003db6:	2305      	movs	r3, #5
 8003db8:	e004      	b.n	8003dc4 <HAL_GPIO_DeInit+0x78>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e002      	b.n	8003dc4 <HAL_GPIO_DeInit+0x78>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e000      	b.n	8003dc4 <HAL_GPIO_DeInit+0x78>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	2103      	movs	r1, #3
 8003dc8:	400a      	ands	r2, r1
 8003dca:	00d2      	lsls	r2, r2, #3
 8003dcc:	4093      	lsls	r3, r2
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d136      	bne.n	8003e42 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003dd4:	4a41      	ldr	r2, [pc, #260]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003dd6:	2380      	movs	r3, #128	; 0x80
 8003dd8:	58d3      	ldr	r3, [r2, r3]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	43d2      	mvns	r2, r2
 8003dde:	493f      	ldr	r1, [pc, #252]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	2280      	movs	r2, #128	; 0x80
 8003de4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003de6:	4a3d      	ldr	r2, [pc, #244]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003de8:	2384      	movs	r3, #132	; 0x84
 8003dea:	58d3      	ldr	r3, [r2, r3]
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	43d2      	mvns	r2, r2
 8003df0:	493a      	ldr	r1, [pc, #232]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	2284      	movs	r2, #132	; 0x84
 8003df6:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003df8:	4b38      	ldr	r3, [pc, #224]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	43d9      	mvns	r1, r3
 8003e00:	4b36      	ldr	r3, [pc, #216]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003e02:	400a      	ands	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003e06:	4b35      	ldr	r3, [pc, #212]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	43d9      	mvns	r1, r3
 8003e0e:	4b33      	ldr	r3, [pc, #204]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003e10:	400a      	ands	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2203      	movs	r2, #3
 8003e18:	4013      	ands	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	220f      	movs	r2, #15
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	0013      	movs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003e24:	4a2d      	ldr	r2, [pc, #180]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	089b      	lsrs	r3, r3, #2
 8003e2a:	3318      	adds	r3, #24
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	589a      	ldr	r2, [r3, r2]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	43d9      	mvns	r1, r3
 8003e34:	4829      	ldr	r0, [pc, #164]	; (8003edc <HAL_GPIO_DeInit+0x190>)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	400a      	ands	r2, r1
 8003e3c:	3318      	adds	r3, #24
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	2103      	movs	r1, #3
 8003e4c:	4099      	lsls	r1, r3
 8003e4e:	000b      	movs	r3, r1
 8003e50:	431a      	orrs	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	08da      	lsrs	r2, r3, #3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3208      	adds	r2, #8
 8003e5e:	0092      	lsls	r2, r2, #2
 8003e60:	58d3      	ldr	r3, [r2, r3]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	2107      	movs	r1, #7
 8003e66:	400a      	ands	r2, r1
 8003e68:	0092      	lsls	r2, r2, #2
 8003e6a:	210f      	movs	r1, #15
 8003e6c:	4091      	lsls	r1, r2
 8003e6e:	000a      	movs	r2, r1
 8003e70:	43d1      	mvns	r1, r2
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	08d2      	lsrs	r2, r2, #3
 8003e76:	4019      	ands	r1, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3208      	adds	r2, #8
 8003e7c:	0092      	lsls	r2, r2, #2
 8003e7e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	0052      	lsls	r2, r2, #1
 8003e88:	2103      	movs	r1, #3
 8003e8a:	4091      	lsls	r1, r2
 8003e8c:	000a      	movs	r2, r1
 8003e8e:	43d2      	mvns	r2, r2
 8003e90:	401a      	ands	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4091      	lsls	r1, r2
 8003ea0:	000a      	movs	r2, r1
 8003ea2:	43d2      	mvns	r2, r2
 8003ea4:	401a      	ands	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	0052      	lsls	r2, r2, #1
 8003eb2:	2103      	movs	r1, #3
 8003eb4:	4091      	lsls	r1, r2
 8003eb6:	000a      	movs	r2, r1
 8003eb8:	43d2      	mvns	r2, r2
 8003eba:	401a      	ands	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	40da      	lsrs	r2, r3
 8003ecc:	1e13      	subs	r3, r2, #0
 8003ece:	d000      	beq.n	8003ed2 <HAL_GPIO_DeInit+0x186>
 8003ed0:	e744      	b.n	8003d5c <HAL_GPIO_DeInit+0x10>
  }
}
 8003ed2:	46c0      	nop			; (mov r8, r8)
 8003ed4:	46c0      	nop			; (mov r8, r8)
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	b006      	add	sp, #24
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40021800 	.word	0x40021800
 8003ee0:	50000400 	.word	0x50000400
 8003ee4:	50000800 	.word	0x50000800
 8003ee8:	50000c00 	.word	0x50000c00

08003eec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	000a      	movs	r2, r1
 8003ef6:	1cbb      	adds	r3, r7, #2
 8003ef8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	1cba      	adds	r2, r7, #2
 8003f00:	8812      	ldrh	r2, [r2, #0]
 8003f02:	4013      	ands	r3, r2
 8003f04:	d004      	beq.n	8003f10 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f06:	230f      	movs	r3, #15
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e003      	b.n	8003f18 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f10:	230f      	movs	r3, #15
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	2200      	movs	r2, #0
 8003f16:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f18:	230f      	movs	r3, #15
 8003f1a:	18fb      	adds	r3, r7, r3
 8003f1c:	781b      	ldrb	r3, [r3, #0]
}
 8003f1e:	0018      	movs	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b004      	add	sp, #16
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
 8003f2e:	0008      	movs	r0, r1
 8003f30:	0011      	movs	r1, r2
 8003f32:	1cbb      	adds	r3, r7, #2
 8003f34:	1c02      	adds	r2, r0, #0
 8003f36:	801a      	strh	r2, [r3, #0]
 8003f38:	1c7b      	adds	r3, r7, #1
 8003f3a:	1c0a      	adds	r2, r1, #0
 8003f3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f3e:	1c7b      	adds	r3, r7, #1
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d004      	beq.n	8003f50 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f46:	1cbb      	adds	r3, r7, #2
 8003f48:	881a      	ldrh	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f4e:	e003      	b.n	8003f58 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f50:	1cbb      	adds	r3, r7, #2
 8003f52:	881a      	ldrh	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f58:	46c0      	nop			; (mov r8, r8)
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b002      	add	sp, #8
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e082      	b.n	8004078 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2241      	movs	r2, #65	; 0x41
 8003f76:	5c9b      	ldrb	r3, [r3, r2]
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d107      	bne.n	8003f8e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2240      	movs	r2, #64	; 0x40
 8003f82:	2100      	movs	r1, #0
 8003f84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f7ff f8e7 	bl	800315c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2241      	movs	r2, #65	; 0x41
 8003f92:	2124      	movs	r1, #36	; 0x24
 8003f94:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2101      	movs	r1, #1
 8003fa2:	438a      	bics	r2, r1
 8003fa4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4934      	ldr	r1, [pc, #208]	; (8004080 <HAL_I2C_Init+0x120>)
 8003fb0:	400a      	ands	r2, r1
 8003fb2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4931      	ldr	r1, [pc, #196]	; (8004084 <HAL_I2C_Init+0x124>)
 8003fc0:	400a      	ands	r2, r1
 8003fc2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d108      	bne.n	8003fde <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2180      	movs	r1, #128	; 0x80
 8003fd6:	0209      	lsls	r1, r1, #8
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	609a      	str	r2, [r3, #8]
 8003fdc:	e007      	b.n	8003fee <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689a      	ldr	r2, [r3, #8]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2184      	movs	r1, #132	; 0x84
 8003fe8:	0209      	lsls	r1, r1, #8
 8003fea:	430a      	orrs	r2, r1
 8003fec:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d104      	bne.n	8004000 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2280      	movs	r2, #128	; 0x80
 8003ffc:	0112      	lsls	r2, r2, #4
 8003ffe:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	491f      	ldr	r1, [pc, #124]	; (8004088 <HAL_I2C_Init+0x128>)
 800400c:	430a      	orrs	r2, r1
 800400e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68da      	ldr	r2, [r3, #12]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	491a      	ldr	r1, [pc, #104]	; (8004084 <HAL_I2C_Init+0x124>)
 800401c:	400a      	ands	r2, r1
 800401e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	431a      	orrs	r2, r3
 800402a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	69d9      	ldr	r1, [r3, #28]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1a      	ldr	r2, [r3, #32]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2101      	movs	r1, #1
 8004056:	430a      	orrs	r2, r1
 8004058:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2241      	movs	r2, #65	; 0x41
 8004064:	2120      	movs	r1, #32
 8004066:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2242      	movs	r2, #66	; 0x42
 8004072:	2100      	movs	r1, #0
 8004074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}
 8004080:	f0ffffff 	.word	0xf0ffffff
 8004084:	ffff7fff 	.word	0xffff7fff
 8004088:	02008000 	.word	0x02008000

0800408c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2241      	movs	r2, #65	; 0x41
 800409a:	5c9b      	ldrb	r3, [r3, r2]
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b20      	cmp	r3, #32
 80040a0:	d138      	bne.n	8004114 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2240      	movs	r2, #64	; 0x40
 80040a6:	5c9b      	ldrb	r3, [r3, r2]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e032      	b.n	8004116 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2240      	movs	r2, #64	; 0x40
 80040b4:	2101      	movs	r1, #1
 80040b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2241      	movs	r2, #65	; 0x41
 80040bc:	2124      	movs	r1, #36	; 0x24
 80040be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2101      	movs	r1, #1
 80040cc:	438a      	bics	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4911      	ldr	r1, [pc, #68]	; (8004120 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80040dc:	400a      	ands	r2, r1
 80040de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6819      	ldr	r1, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2101      	movs	r1, #1
 80040fc:	430a      	orrs	r2, r1
 80040fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2241      	movs	r2, #65	; 0x41
 8004104:	2120      	movs	r1, #32
 8004106:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2240      	movs	r2, #64	; 0x40
 800410c:	2100      	movs	r1, #0
 800410e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004110:	2300      	movs	r3, #0
 8004112:	e000      	b.n	8004116 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004114:	2302      	movs	r3, #2
  }
}
 8004116:	0018      	movs	r0, r3
 8004118:	46bd      	mov	sp, r7
 800411a:	b002      	add	sp, #8
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	ffffefff 	.word	0xffffefff

08004124 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2241      	movs	r2, #65	; 0x41
 8004132:	5c9b      	ldrb	r3, [r3, r2]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b20      	cmp	r3, #32
 8004138:	d139      	bne.n	80041ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2240      	movs	r2, #64	; 0x40
 800413e:	5c9b      	ldrb	r3, [r3, r2]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004144:	2302      	movs	r3, #2
 8004146:	e033      	b.n	80041b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2240      	movs	r2, #64	; 0x40
 800414c:	2101      	movs	r1, #1
 800414e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2241      	movs	r2, #65	; 0x41
 8004154:	2124      	movs	r1, #36	; 0x24
 8004156:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2101      	movs	r1, #1
 8004164:	438a      	bics	r2, r1
 8004166:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4a11      	ldr	r2, [pc, #68]	; (80041b8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004174:	4013      	ands	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	021b      	lsls	r3, r3, #8
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2101      	movs	r1, #1
 8004196:	430a      	orrs	r2, r1
 8004198:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2241      	movs	r2, #65	; 0x41
 800419e:	2120      	movs	r1, #32
 80041a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2240      	movs	r2, #64	; 0x40
 80041a6:	2100      	movs	r1, #0
 80041a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041ae:	2302      	movs	r3, #2
  }
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b004      	add	sp, #16
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	fffff0ff 	.word	0xfffff0ff

080041bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80041c4:	4b19      	ldr	r3, [pc, #100]	; (800422c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a19      	ldr	r2, [pc, #100]	; (8004230 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80041ca:	4013      	ands	r3, r2
 80041cc:	0019      	movs	r1, r3
 80041ce:	4b17      	ldr	r3, [pc, #92]	; (800422c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	2380      	movs	r3, #128	; 0x80
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	429a      	cmp	r2, r3
 80041de:	d11f      	bne.n	8004220 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80041e0:	4b14      	ldr	r3, [pc, #80]	; (8004234 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	0013      	movs	r3, r2
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	189b      	adds	r3, r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	4912      	ldr	r1, [pc, #72]	; (8004238 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80041ee:	0018      	movs	r0, r3
 80041f0:	f7fb ffa4 	bl	800013c <__udivsi3>
 80041f4:	0003      	movs	r3, r0
 80041f6:	3301      	adds	r3, #1
 80041f8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041fa:	e008      	b.n	800420e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3b01      	subs	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e001      	b.n	800420e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e009      	b.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800420e:	4b07      	ldr	r3, [pc, #28]	; (800422c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004210:	695a      	ldr	r2, [r3, #20]
 8004212:	2380      	movs	r3, #128	; 0x80
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	401a      	ands	r2, r3
 8004218:	2380      	movs	r3, #128	; 0x80
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	429a      	cmp	r2, r3
 800421e:	d0ed      	beq.n	80041fc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	0018      	movs	r0, r3
 8004224:	46bd      	mov	sp, r7
 8004226:	b004      	add	sp, #16
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	40007000 	.word	0x40007000
 8004230:	fffff9ff 	.word	0xfffff9ff
 8004234:	2000002c 	.word	0x2000002c
 8004238:	000f4240 	.word	0x000f4240

0800423c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004240:	4b03      	ldr	r3, [pc, #12]	; (8004250 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	23e0      	movs	r3, #224	; 0xe0
 8004246:	01db      	lsls	r3, r3, #7
 8004248:	4013      	ands	r3, r2
}
 800424a:	0018      	movs	r0, r3
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	40021000 	.word	0x40021000

08004254 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e2fe      	b.n	8004864 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2201      	movs	r2, #1
 800426c:	4013      	ands	r3, r2
 800426e:	d100      	bne.n	8004272 <HAL_RCC_OscConfig+0x1e>
 8004270:	e07c      	b.n	800436c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004272:	4bc3      	ldr	r3, [pc, #780]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	2238      	movs	r2, #56	; 0x38
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800427c:	4bc0      	ldr	r3, [pc, #768]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2203      	movs	r2, #3
 8004282:	4013      	ands	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	2b10      	cmp	r3, #16
 800428a:	d102      	bne.n	8004292 <HAL_RCC_OscConfig+0x3e>
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	2b03      	cmp	r3, #3
 8004290:	d002      	beq.n	8004298 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d10b      	bne.n	80042b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004298:	4bb9      	ldr	r3, [pc, #740]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	2380      	movs	r3, #128	; 0x80
 800429e:	029b      	lsls	r3, r3, #10
 80042a0:	4013      	ands	r3, r2
 80042a2:	d062      	beq.n	800436a <HAL_RCC_OscConfig+0x116>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d15e      	bne.n	800436a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e2d9      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	2380      	movs	r3, #128	; 0x80
 80042b6:	025b      	lsls	r3, r3, #9
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d107      	bne.n	80042cc <HAL_RCC_OscConfig+0x78>
 80042bc:	4bb0      	ldr	r3, [pc, #704]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	4baf      	ldr	r3, [pc, #700]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042c2:	2180      	movs	r1, #128	; 0x80
 80042c4:	0249      	lsls	r1, r1, #9
 80042c6:	430a      	orrs	r2, r1
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	e020      	b.n	800430e <HAL_RCC_OscConfig+0xba>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	23a0      	movs	r3, #160	; 0xa0
 80042d2:	02db      	lsls	r3, r3, #11
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d10e      	bne.n	80042f6 <HAL_RCC_OscConfig+0xa2>
 80042d8:	4ba9      	ldr	r3, [pc, #676]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	4ba8      	ldr	r3, [pc, #672]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042de:	2180      	movs	r1, #128	; 0x80
 80042e0:	02c9      	lsls	r1, r1, #11
 80042e2:	430a      	orrs	r2, r1
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	4ba6      	ldr	r3, [pc, #664]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	4ba5      	ldr	r3, [pc, #660]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042ec:	2180      	movs	r1, #128	; 0x80
 80042ee:	0249      	lsls	r1, r1, #9
 80042f0:	430a      	orrs	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	e00b      	b.n	800430e <HAL_RCC_OscConfig+0xba>
 80042f6:	4ba2      	ldr	r3, [pc, #648]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	4ba1      	ldr	r3, [pc, #644]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80042fc:	49a1      	ldr	r1, [pc, #644]	; (8004584 <HAL_RCC_OscConfig+0x330>)
 80042fe:	400a      	ands	r2, r1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	4b9f      	ldr	r3, [pc, #636]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4b9e      	ldr	r3, [pc, #632]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004308:	499f      	ldr	r1, [pc, #636]	; (8004588 <HAL_RCC_OscConfig+0x334>)
 800430a:	400a      	ands	r2, r1
 800430c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d014      	beq.n	8004340 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004316:	f7ff faa9 	bl	800386c <HAL_GetTick>
 800431a:	0003      	movs	r3, r0
 800431c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004320:	f7ff faa4 	bl	800386c <HAL_GetTick>
 8004324:	0002      	movs	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b64      	cmp	r3, #100	; 0x64
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e298      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004332:	4b93      	ldr	r3, [pc, #588]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	2380      	movs	r3, #128	; 0x80
 8004338:	029b      	lsls	r3, r3, #10
 800433a:	4013      	ands	r3, r2
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0xcc>
 800433e:	e015      	b.n	800436c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004340:	f7ff fa94 	bl	800386c <HAL_GetTick>
 8004344:	0003      	movs	r3, r0
 8004346:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800434a:	f7ff fa8f 	bl	800386c <HAL_GetTick>
 800434e:	0002      	movs	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b64      	cmp	r3, #100	; 0x64
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e283      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800435c:	4b88      	ldr	r3, [pc, #544]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	2380      	movs	r3, #128	; 0x80
 8004362:	029b      	lsls	r3, r3, #10
 8004364:	4013      	ands	r3, r2
 8004366:	d1f0      	bne.n	800434a <HAL_RCC_OscConfig+0xf6>
 8004368:	e000      	b.n	800436c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800436a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2202      	movs	r2, #2
 8004372:	4013      	ands	r3, r2
 8004374:	d100      	bne.n	8004378 <HAL_RCC_OscConfig+0x124>
 8004376:	e099      	b.n	80044ac <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004378:	4b81      	ldr	r3, [pc, #516]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	2238      	movs	r2, #56	; 0x38
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004382:	4b7f      	ldr	r3, [pc, #508]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	2203      	movs	r2, #3
 8004388:	4013      	ands	r3, r2
 800438a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b10      	cmp	r3, #16
 8004390:	d102      	bne.n	8004398 <HAL_RCC_OscConfig+0x144>
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b02      	cmp	r3, #2
 8004396:	d002      	beq.n	800439e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d135      	bne.n	800440a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800439e:	4b78      	ldr	r3, [pc, #480]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	2380      	movs	r3, #128	; 0x80
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4013      	ands	r3, r2
 80043a8:	d005      	beq.n	80043b6 <HAL_RCC_OscConfig+0x162>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e256      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b6:	4b72      	ldr	r3, [pc, #456]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	4a74      	ldr	r2, [pc, #464]	; (800458c <HAL_RCC_OscConfig+0x338>)
 80043bc:	4013      	ands	r3, r2
 80043be:	0019      	movs	r1, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	021a      	lsls	r2, r3, #8
 80043c6:	4b6e      	ldr	r3, [pc, #440]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043c8:	430a      	orrs	r2, r1
 80043ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d112      	bne.n	80043f8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80043d2:	4b6b      	ldr	r3, [pc, #428]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a6e      	ldr	r2, [pc, #440]	; (8004590 <HAL_RCC_OscConfig+0x33c>)
 80043d8:	4013      	ands	r3, r2
 80043da:	0019      	movs	r1, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	4b67      	ldr	r3, [pc, #412]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043e2:	430a      	orrs	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80043e6:	4b66      	ldr	r3, [pc, #408]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	0adb      	lsrs	r3, r3, #11
 80043ec:	2207      	movs	r2, #7
 80043ee:	4013      	ands	r3, r2
 80043f0:	4a68      	ldr	r2, [pc, #416]	; (8004594 <HAL_RCC_OscConfig+0x340>)
 80043f2:	40da      	lsrs	r2, r3
 80043f4:	4b68      	ldr	r3, [pc, #416]	; (8004598 <HAL_RCC_OscConfig+0x344>)
 80043f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80043f8:	4b68      	ldr	r3, [pc, #416]	; (800459c <HAL_RCC_OscConfig+0x348>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f7ff f9d9 	bl	80037b4 <HAL_InitTick>
 8004402:	1e03      	subs	r3, r0, #0
 8004404:	d051      	beq.n	80044aa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e22c      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d030      	beq.n	8004474 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004412:	4b5b      	ldr	r3, [pc, #364]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a5e      	ldr	r2, [pc, #376]	; (8004590 <HAL_RCC_OscConfig+0x33c>)
 8004418:	4013      	ands	r3, r2
 800441a:	0019      	movs	r1, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691a      	ldr	r2, [r3, #16]
 8004420:	4b57      	ldr	r3, [pc, #348]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004422:	430a      	orrs	r2, r1
 8004424:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004426:	4b56      	ldr	r3, [pc, #344]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	4b55      	ldr	r3, [pc, #340]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800442c:	2180      	movs	r1, #128	; 0x80
 800442e:	0049      	lsls	r1, r1, #1
 8004430:	430a      	orrs	r2, r1
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7ff fa1a 	bl	800386c <HAL_GetTick>
 8004438:	0003      	movs	r3, r0
 800443a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443e:	f7ff fa15 	bl	800386c <HAL_GetTick>
 8004442:	0002      	movs	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e209      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004450:	4b4b      	ldr	r3, [pc, #300]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4013      	ands	r3, r2
 800445a:	d0f0      	beq.n	800443e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445c:	4b48      	ldr	r3, [pc, #288]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a4a      	ldr	r2, [pc, #296]	; (800458c <HAL_RCC_OscConfig+0x338>)
 8004462:	4013      	ands	r3, r2
 8004464:	0019      	movs	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	021a      	lsls	r2, r3, #8
 800446c:	4b44      	ldr	r3, [pc, #272]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
 8004472:	e01b      	b.n	80044ac <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004474:	4b42      	ldr	r3, [pc, #264]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b41      	ldr	r3, [pc, #260]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800447a:	4949      	ldr	r1, [pc, #292]	; (80045a0 <HAL_RCC_OscConfig+0x34c>)
 800447c:	400a      	ands	r2, r1
 800447e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004480:	f7ff f9f4 	bl	800386c <HAL_GetTick>
 8004484:	0003      	movs	r3, r0
 8004486:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004488:	e008      	b.n	800449c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448a:	f7ff f9ef 	bl	800386c <HAL_GetTick>
 800448e:	0002      	movs	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e1e3      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800449c:	4b38      	ldr	r3, [pc, #224]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	4013      	ands	r3, r2
 80044a6:	d1f0      	bne.n	800448a <HAL_RCC_OscConfig+0x236>
 80044a8:	e000      	b.n	80044ac <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044aa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2208      	movs	r2, #8
 80044b2:	4013      	ands	r3, r2
 80044b4:	d047      	beq.n	8004546 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80044b6:	4b32      	ldr	r3, [pc, #200]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	2238      	movs	r2, #56	; 0x38
 80044bc:	4013      	ands	r3, r2
 80044be:	2b18      	cmp	r3, #24
 80044c0:	d10a      	bne.n	80044d8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80044c2:	4b2f      	ldr	r3, [pc, #188]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80044c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044c6:	2202      	movs	r2, #2
 80044c8:	4013      	ands	r3, r2
 80044ca:	d03c      	beq.n	8004546 <HAL_RCC_OscConfig+0x2f2>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d138      	bne.n	8004546 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e1c5      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d019      	beq.n	8004514 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80044e0:	4b27      	ldr	r3, [pc, #156]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80044e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044e4:	4b26      	ldr	r3, [pc, #152]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 80044e6:	2101      	movs	r1, #1
 80044e8:	430a      	orrs	r2, r1
 80044ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ec:	f7ff f9be 	bl	800386c <HAL_GetTick>
 80044f0:	0003      	movs	r3, r0
 80044f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f6:	f7ff f9b9 	bl	800386c <HAL_GetTick>
 80044fa:	0002      	movs	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e1ad      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004508:	4b1d      	ldr	r3, [pc, #116]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800450a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800450c:	2202      	movs	r2, #2
 800450e:	4013      	ands	r3, r2
 8004510:	d0f1      	beq.n	80044f6 <HAL_RCC_OscConfig+0x2a2>
 8004512:	e018      	b.n	8004546 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004514:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004516:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004518:	4b19      	ldr	r3, [pc, #100]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800451a:	2101      	movs	r1, #1
 800451c:	438a      	bics	r2, r1
 800451e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7ff f9a4 	bl	800386c <HAL_GetTick>
 8004524:	0003      	movs	r3, r0
 8004526:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452a:	f7ff f99f 	bl	800386c <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e193      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800453c:	4b10      	ldr	r3, [pc, #64]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800453e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004540:	2202      	movs	r2, #2
 8004542:	4013      	ands	r3, r2
 8004544:	d1f1      	bne.n	800452a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2204      	movs	r2, #4
 800454c:	4013      	ands	r3, r2
 800454e:	d100      	bne.n	8004552 <HAL_RCC_OscConfig+0x2fe>
 8004550:	e0c6      	b.n	80046e0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004552:	231f      	movs	r3, #31
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2200      	movs	r2, #0
 8004558:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800455a:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2238      	movs	r2, #56	; 0x38
 8004560:	4013      	ands	r3, r2
 8004562:	2b20      	cmp	r3, #32
 8004564:	d11e      	bne.n	80045a4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004566:	4b06      	ldr	r3, [pc, #24]	; (8004580 <HAL_RCC_OscConfig+0x32c>)
 8004568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800456a:	2202      	movs	r2, #2
 800456c:	4013      	ands	r3, r2
 800456e:	d100      	bne.n	8004572 <HAL_RCC_OscConfig+0x31e>
 8004570:	e0b6      	b.n	80046e0 <HAL_RCC_OscConfig+0x48c>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d000      	beq.n	800457c <HAL_RCC_OscConfig+0x328>
 800457a:	e0b1      	b.n	80046e0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e171      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
 8004580:	40021000 	.word	0x40021000
 8004584:	fffeffff 	.word	0xfffeffff
 8004588:	fffbffff 	.word	0xfffbffff
 800458c:	ffff80ff 	.word	0xffff80ff
 8004590:	ffffc7ff 	.word	0xffffc7ff
 8004594:	00f42400 	.word	0x00f42400
 8004598:	2000002c 	.word	0x2000002c
 800459c:	20000030 	.word	0x20000030
 80045a0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045a4:	4bb1      	ldr	r3, [pc, #708]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80045a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045a8:	2380      	movs	r3, #128	; 0x80
 80045aa:	055b      	lsls	r3, r3, #21
 80045ac:	4013      	ands	r3, r2
 80045ae:	d101      	bne.n	80045b4 <HAL_RCC_OscConfig+0x360>
 80045b0:	2301      	movs	r3, #1
 80045b2:	e000      	b.n	80045b6 <HAL_RCC_OscConfig+0x362>
 80045b4:	2300      	movs	r3, #0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d011      	beq.n	80045de <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80045ba:	4bac      	ldr	r3, [pc, #688]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80045bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045be:	4bab      	ldr	r3, [pc, #684]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80045c0:	2180      	movs	r1, #128	; 0x80
 80045c2:	0549      	lsls	r1, r1, #21
 80045c4:	430a      	orrs	r2, r1
 80045c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80045c8:	4ba8      	ldr	r3, [pc, #672]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80045ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	055b      	lsls	r3, r3, #21
 80045d0:	4013      	ands	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80045d6:	231f      	movs	r3, #31
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	2201      	movs	r2, #1
 80045dc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045de:	4ba4      	ldr	r3, [pc, #656]	; (8004870 <HAL_RCC_OscConfig+0x61c>)
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	2380      	movs	r3, #128	; 0x80
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	4013      	ands	r3, r2
 80045e8:	d11a      	bne.n	8004620 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ea:	4ba1      	ldr	r3, [pc, #644]	; (8004870 <HAL_RCC_OscConfig+0x61c>)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	4ba0      	ldr	r3, [pc, #640]	; (8004870 <HAL_RCC_OscConfig+0x61c>)
 80045f0:	2180      	movs	r1, #128	; 0x80
 80045f2:	0049      	lsls	r1, r1, #1
 80045f4:	430a      	orrs	r2, r1
 80045f6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80045f8:	f7ff f938 	bl	800386c <HAL_GetTick>
 80045fc:	0003      	movs	r3, r0
 80045fe:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004600:	e008      	b.n	8004614 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004602:	f7ff f933 	bl	800386c <HAL_GetTick>
 8004606:	0002      	movs	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d901      	bls.n	8004614 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e127      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004614:	4b96      	ldr	r3, [pc, #600]	; (8004870 <HAL_RCC_OscConfig+0x61c>)
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	2380      	movs	r3, #128	; 0x80
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	4013      	ands	r3, r2
 800461e:	d0f0      	beq.n	8004602 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d106      	bne.n	8004636 <HAL_RCC_OscConfig+0x3e2>
 8004628:	4b90      	ldr	r3, [pc, #576]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800462a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800462c:	4b8f      	ldr	r3, [pc, #572]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800462e:	2101      	movs	r1, #1
 8004630:	430a      	orrs	r2, r1
 8004632:	65da      	str	r2, [r3, #92]	; 0x5c
 8004634:	e01c      	b.n	8004670 <HAL_RCC_OscConfig+0x41c>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	2b05      	cmp	r3, #5
 800463c:	d10c      	bne.n	8004658 <HAL_RCC_OscConfig+0x404>
 800463e:	4b8b      	ldr	r3, [pc, #556]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004640:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004642:	4b8a      	ldr	r3, [pc, #552]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004644:	2104      	movs	r1, #4
 8004646:	430a      	orrs	r2, r1
 8004648:	65da      	str	r2, [r3, #92]	; 0x5c
 800464a:	4b88      	ldr	r3, [pc, #544]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800464c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800464e:	4b87      	ldr	r3, [pc, #540]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004650:	2101      	movs	r1, #1
 8004652:	430a      	orrs	r2, r1
 8004654:	65da      	str	r2, [r3, #92]	; 0x5c
 8004656:	e00b      	b.n	8004670 <HAL_RCC_OscConfig+0x41c>
 8004658:	4b84      	ldr	r3, [pc, #528]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800465a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800465c:	4b83      	ldr	r3, [pc, #524]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800465e:	2101      	movs	r1, #1
 8004660:	438a      	bics	r2, r1
 8004662:	65da      	str	r2, [r3, #92]	; 0x5c
 8004664:	4b81      	ldr	r3, [pc, #516]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004666:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004668:	4b80      	ldr	r3, [pc, #512]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800466a:	2104      	movs	r1, #4
 800466c:	438a      	bics	r2, r1
 800466e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d014      	beq.n	80046a2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004678:	f7ff f8f8 	bl	800386c <HAL_GetTick>
 800467c:	0003      	movs	r3, r0
 800467e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004680:	e009      	b.n	8004696 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004682:	f7ff f8f3 	bl	800386c <HAL_GetTick>
 8004686:	0002      	movs	r2, r0
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	4a79      	ldr	r2, [pc, #484]	; (8004874 <HAL_RCC_OscConfig+0x620>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e0e6      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004696:	4b75      	ldr	r3, [pc, #468]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469a:	2202      	movs	r2, #2
 800469c:	4013      	ands	r3, r2
 800469e:	d0f0      	beq.n	8004682 <HAL_RCC_OscConfig+0x42e>
 80046a0:	e013      	b.n	80046ca <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a2:	f7ff f8e3 	bl	800386c <HAL_GetTick>
 80046a6:	0003      	movs	r3, r0
 80046a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046aa:	e009      	b.n	80046c0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ac:	f7ff f8de 	bl	800386c <HAL_GetTick>
 80046b0:	0002      	movs	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	4a6f      	ldr	r2, [pc, #444]	; (8004874 <HAL_RCC_OscConfig+0x620>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e0d1      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046c0:	4b6a      	ldr	r3, [pc, #424]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80046c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c4:	2202      	movs	r2, #2
 80046c6:	4013      	ands	r3, r2
 80046c8:	d1f0      	bne.n	80046ac <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80046ca:	231f      	movs	r3, #31
 80046cc:	18fb      	adds	r3, r7, r3
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d105      	bne.n	80046e0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80046d4:	4b65      	ldr	r3, [pc, #404]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80046d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046d8:	4b64      	ldr	r3, [pc, #400]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80046da:	4967      	ldr	r1, [pc, #412]	; (8004878 <HAL_RCC_OscConfig+0x624>)
 80046dc:	400a      	ands	r2, r1
 80046de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69db      	ldr	r3, [r3, #28]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d100      	bne.n	80046ea <HAL_RCC_OscConfig+0x496>
 80046e8:	e0bb      	b.n	8004862 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046ea:	4b60      	ldr	r3, [pc, #384]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	2238      	movs	r2, #56	; 0x38
 80046f0:	4013      	ands	r3, r2
 80046f2:	2b10      	cmp	r3, #16
 80046f4:	d100      	bne.n	80046f8 <HAL_RCC_OscConfig+0x4a4>
 80046f6:	e07b      	b.n	80047f0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d156      	bne.n	80047ae <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004700:	4b5a      	ldr	r3, [pc, #360]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	4b59      	ldr	r3, [pc, #356]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004706:	495d      	ldr	r1, [pc, #372]	; (800487c <HAL_RCC_OscConfig+0x628>)
 8004708:	400a      	ands	r2, r1
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470c:	f7ff f8ae 	bl	800386c <HAL_GetTick>
 8004710:	0003      	movs	r3, r0
 8004712:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004714:	e008      	b.n	8004728 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004716:	f7ff f8a9 	bl	800386c <HAL_GetTick>
 800471a:	0002      	movs	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e09d      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004728:	4b50      	ldr	r3, [pc, #320]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	2380      	movs	r3, #128	; 0x80
 800472e:	049b      	lsls	r3, r3, #18
 8004730:	4013      	ands	r3, r2
 8004732:	d1f0      	bne.n	8004716 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004734:	4b4d      	ldr	r3, [pc, #308]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	4a51      	ldr	r2, [pc, #324]	; (8004880 <HAL_RCC_OscConfig+0x62c>)
 800473a:	4013      	ands	r3, r2
 800473c:	0019      	movs	r1, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1a      	ldr	r2, [r3, #32]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	021b      	lsls	r3, r3, #8
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	431a      	orrs	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004760:	431a      	orrs	r2, r3
 8004762:	4b42      	ldr	r3, [pc, #264]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004764:	430a      	orrs	r2, r1
 8004766:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004768:	4b40      	ldr	r3, [pc, #256]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	4b3f      	ldr	r3, [pc, #252]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800476e:	2180      	movs	r1, #128	; 0x80
 8004770:	0449      	lsls	r1, r1, #17
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004776:	4b3d      	ldr	r3, [pc, #244]	; (800486c <HAL_RCC_OscConfig+0x618>)
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	4b3c      	ldr	r3, [pc, #240]	; (800486c <HAL_RCC_OscConfig+0x618>)
 800477c:	2180      	movs	r1, #128	; 0x80
 800477e:	0549      	lsls	r1, r1, #21
 8004780:	430a      	orrs	r2, r1
 8004782:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004784:	f7ff f872 	bl	800386c <HAL_GetTick>
 8004788:	0003      	movs	r3, r0
 800478a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478c:	e008      	b.n	80047a0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800478e:	f7ff f86d 	bl	800386c <HAL_GetTick>
 8004792:	0002      	movs	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e061      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a0:	4b32      	ldr	r3, [pc, #200]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	049b      	lsls	r3, r3, #18
 80047a8:	4013      	ands	r3, r2
 80047aa:	d0f0      	beq.n	800478e <HAL_RCC_OscConfig+0x53a>
 80047ac:	e059      	b.n	8004862 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ae:	4b2f      	ldr	r3, [pc, #188]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b2e      	ldr	r3, [pc, #184]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047b4:	4931      	ldr	r1, [pc, #196]	; (800487c <HAL_RCC_OscConfig+0x628>)
 80047b6:	400a      	ands	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ba:	f7ff f857 	bl	800386c <HAL_GetTick>
 80047be:	0003      	movs	r3, r0
 80047c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c4:	f7ff f852 	bl	800386c <HAL_GetTick>
 80047c8:	0002      	movs	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e046      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d6:	4b25      	ldr	r3, [pc, #148]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	2380      	movs	r3, #128	; 0x80
 80047dc:	049b      	lsls	r3, r3, #18
 80047de:	4013      	ands	r3, r2
 80047e0:	d1f0      	bne.n	80047c4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80047e2:	4b22      	ldr	r3, [pc, #136]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047e4:	68da      	ldr	r2, [r3, #12]
 80047e6:	4b21      	ldr	r3, [pc, #132]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047e8:	4926      	ldr	r1, [pc, #152]	; (8004884 <HAL_RCC_OscConfig+0x630>)
 80047ea:	400a      	ands	r2, r1
 80047ec:	60da      	str	r2, [r3, #12]
 80047ee:	e038      	b.n	8004862 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69db      	ldr	r3, [r3, #28]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e033      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80047fc:	4b1b      	ldr	r3, [pc, #108]	; (800486c <HAL_RCC_OscConfig+0x618>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2203      	movs	r2, #3
 8004806:	401a      	ands	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	429a      	cmp	r2, r3
 800480e:	d126      	bne.n	800485e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	2270      	movs	r2, #112	; 0x70
 8004814:	401a      	ands	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800481a:	429a      	cmp	r2, r3
 800481c:	d11f      	bne.n	800485e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	23fe      	movs	r3, #254	; 0xfe
 8004822:	01db      	lsls	r3, r3, #7
 8004824:	401a      	ands	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800482c:	429a      	cmp	r2, r3
 800482e:	d116      	bne.n	800485e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	23f8      	movs	r3, #248	; 0xf8
 8004834:	039b      	lsls	r3, r3, #14
 8004836:	401a      	ands	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800483c:	429a      	cmp	r2, r3
 800483e:	d10e      	bne.n	800485e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	23e0      	movs	r3, #224	; 0xe0
 8004844:	051b      	lsls	r3, r3, #20
 8004846:	401a      	ands	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800484c:	429a      	cmp	r2, r3
 800484e:	d106      	bne.n	800485e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	0f5b      	lsrs	r3, r3, #29
 8004854:	075a      	lsls	r2, r3, #29
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800485a:	429a      	cmp	r2, r3
 800485c:	d001      	beq.n	8004862 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	0018      	movs	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	b008      	add	sp, #32
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40021000 	.word	0x40021000
 8004870:	40007000 	.word	0x40007000
 8004874:	00001388 	.word	0x00001388
 8004878:	efffffff 	.word	0xefffffff
 800487c:	feffffff 	.word	0xfeffffff
 8004880:	11c1808c 	.word	0x11c1808c
 8004884:	eefefffc 	.word	0xeefefffc

08004888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0e9      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800489c:	4b76      	ldr	r3, [pc, #472]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2207      	movs	r2, #7
 80048a2:	4013      	ands	r3, r2
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d91e      	bls.n	80048e8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048aa:	4b73      	ldr	r3, [pc, #460]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2207      	movs	r2, #7
 80048b0:	4393      	bics	r3, r2
 80048b2:	0019      	movs	r1, r3
 80048b4:	4b70      	ldr	r3, [pc, #448]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80048b6:	683a      	ldr	r2, [r7, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048bc:	f7fe ffd6 	bl	800386c <HAL_GetTick>
 80048c0:	0003      	movs	r3, r0
 80048c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048c4:	e009      	b.n	80048da <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048c6:	f7fe ffd1 	bl	800386c <HAL_GetTick>
 80048ca:	0002      	movs	r2, r0
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	4a6a      	ldr	r2, [pc, #424]	; (8004a7c <HAL_RCC_ClockConfig+0x1f4>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e0ca      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048da:	4b67      	ldr	r3, [pc, #412]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2207      	movs	r2, #7
 80048e0:	4013      	ands	r3, r2
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d1ee      	bne.n	80048c6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2202      	movs	r2, #2
 80048ee:	4013      	ands	r3, r2
 80048f0:	d015      	beq.n	800491e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2204      	movs	r2, #4
 80048f8:	4013      	ands	r3, r2
 80048fa:	d006      	beq.n	800490a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80048fc:	4b60      	ldr	r3, [pc, #384]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 80048fe:	689a      	ldr	r2, [r3, #8]
 8004900:	4b5f      	ldr	r3, [pc, #380]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004902:	21e0      	movs	r1, #224	; 0xe0
 8004904:	01c9      	lsls	r1, r1, #7
 8004906:	430a      	orrs	r2, r1
 8004908:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800490a:	4b5d      	ldr	r3, [pc, #372]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	4a5d      	ldr	r2, [pc, #372]	; (8004a84 <HAL_RCC_ClockConfig+0x1fc>)
 8004910:	4013      	ands	r3, r2
 8004912:	0019      	movs	r1, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	4b59      	ldr	r3, [pc, #356]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 800491a:	430a      	orrs	r2, r1
 800491c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2201      	movs	r2, #1
 8004924:	4013      	ands	r3, r2
 8004926:	d057      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d107      	bne.n	8004940 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004930:	4b53      	ldr	r3, [pc, #332]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	2380      	movs	r3, #128	; 0x80
 8004936:	029b      	lsls	r3, r3, #10
 8004938:	4013      	ands	r3, r2
 800493a:	d12b      	bne.n	8004994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e097      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d107      	bne.n	8004958 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004948:	4b4d      	ldr	r3, [pc, #308]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	2380      	movs	r3, #128	; 0x80
 800494e:	049b      	lsls	r3, r3, #18
 8004950:	4013      	ands	r3, r2
 8004952:	d11f      	bne.n	8004994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e08b      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004960:	4b47      	ldr	r3, [pc, #284]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	2380      	movs	r3, #128	; 0x80
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	4013      	ands	r3, r2
 800496a:	d113      	bne.n	8004994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e07f      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b03      	cmp	r3, #3
 8004976:	d106      	bne.n	8004986 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004978:	4b41      	ldr	r3, [pc, #260]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 800497a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800497c:	2202      	movs	r2, #2
 800497e:	4013      	ands	r3, r2
 8004980:	d108      	bne.n	8004994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e074      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004986:	4b3e      	ldr	r3, [pc, #248]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498a:	2202      	movs	r2, #2
 800498c:	4013      	ands	r3, r2
 800498e:	d101      	bne.n	8004994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e06d      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004994:	4b3a      	ldr	r3, [pc, #232]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	2207      	movs	r2, #7
 800499a:	4393      	bics	r3, r2
 800499c:	0019      	movs	r1, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	4b37      	ldr	r3, [pc, #220]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 80049a4:	430a      	orrs	r2, r1
 80049a6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049a8:	f7fe ff60 	bl	800386c <HAL_GetTick>
 80049ac:	0003      	movs	r3, r0
 80049ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b0:	e009      	b.n	80049c6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b2:	f7fe ff5b 	bl	800386c <HAL_GetTick>
 80049b6:	0002      	movs	r2, r0
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	4a2f      	ldr	r2, [pc, #188]	; (8004a7c <HAL_RCC_ClockConfig+0x1f4>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e054      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c6:	4b2e      	ldr	r3, [pc, #184]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	2238      	movs	r2, #56	; 0x38
 80049cc:	401a      	ands	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d1ec      	bne.n	80049b2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049d8:	4b27      	ldr	r3, [pc, #156]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2207      	movs	r2, #7
 80049de:	4013      	ands	r3, r2
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d21e      	bcs.n	8004a24 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e6:	4b24      	ldr	r3, [pc, #144]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2207      	movs	r2, #7
 80049ec:	4393      	bics	r3, r2
 80049ee:	0019      	movs	r1, r3
 80049f0:	4b21      	ldr	r3, [pc, #132]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049f8:	f7fe ff38 	bl	800386c <HAL_GetTick>
 80049fc:	0003      	movs	r3, r0
 80049fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a00:	e009      	b.n	8004a16 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a02:	f7fe ff33 	bl	800386c <HAL_GetTick>
 8004a06:	0002      	movs	r2, r0
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	4a1b      	ldr	r2, [pc, #108]	; (8004a7c <HAL_RCC_ClockConfig+0x1f4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e02c      	b.n	8004a70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a16:	4b18      	ldr	r3, [pc, #96]	; (8004a78 <HAL_RCC_ClockConfig+0x1f0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2207      	movs	r2, #7
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d1ee      	bne.n	8004a02 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2204      	movs	r2, #4
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	d009      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a2e:	4b14      	ldr	r3, [pc, #80]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	4a15      	ldr	r2, [pc, #84]	; (8004a88 <HAL_RCC_ClockConfig+0x200>)
 8004a34:	4013      	ands	r3, r2
 8004a36:	0019      	movs	r1, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	4b10      	ldr	r3, [pc, #64]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004a42:	f000 f829 	bl	8004a98 <HAL_RCC_GetSysClockFreq>
 8004a46:	0001      	movs	r1, r0
 8004a48:	4b0d      	ldr	r3, [pc, #52]	; (8004a80 <HAL_RCC_ClockConfig+0x1f8>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	0a1b      	lsrs	r3, r3, #8
 8004a4e:	220f      	movs	r2, #15
 8004a50:	401a      	ands	r2, r3
 8004a52:	4b0e      	ldr	r3, [pc, #56]	; (8004a8c <HAL_RCC_ClockConfig+0x204>)
 8004a54:	0092      	lsls	r2, r2, #2
 8004a56:	58d3      	ldr	r3, [r2, r3]
 8004a58:	221f      	movs	r2, #31
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	000a      	movs	r2, r1
 8004a5e:	40da      	lsrs	r2, r3
 8004a60:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <HAL_RCC_ClockConfig+0x208>)
 8004a62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a64:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <HAL_RCC_ClockConfig+0x20c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7fe fea3 	bl	80037b4 <HAL_InitTick>
 8004a6e:	0003      	movs	r3, r0
}
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b004      	add	sp, #16
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40022000 	.word	0x40022000
 8004a7c:	00001388 	.word	0x00001388
 8004a80:	40021000 	.word	0x40021000
 8004a84:	fffff0ff 	.word	0xfffff0ff
 8004a88:	ffff8fff 	.word	0xffff8fff
 8004a8c:	08012a0c 	.word	0x08012a0c
 8004a90:	2000002c 	.word	0x2000002c
 8004a94:	20000030 	.word	0x20000030

08004a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a9e:	4b3c      	ldr	r3, [pc, #240]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2238      	movs	r2, #56	; 0x38
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d10f      	bne.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004aa8:	4b39      	ldr	r3, [pc, #228]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	0adb      	lsrs	r3, r3, #11
 8004aae:	2207      	movs	r2, #7
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	0013      	movs	r3, r2
 8004ab8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004aba:	6839      	ldr	r1, [r7, #0]
 8004abc:	4835      	ldr	r0, [pc, #212]	; (8004b94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004abe:	f7fb fb3d 	bl	800013c <__udivsi3>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	e05d      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ac8:	4b31      	ldr	r3, [pc, #196]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	2238      	movs	r2, #56	; 0x38
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b08      	cmp	r3, #8
 8004ad2:	d102      	bne.n	8004ada <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ad4:	4b30      	ldr	r3, [pc, #192]	; (8004b98 <HAL_RCC_GetSysClockFreq+0x100>)
 8004ad6:	613b      	str	r3, [r7, #16]
 8004ad8:	e054      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ada:	4b2d      	ldr	r3, [pc, #180]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	2238      	movs	r2, #56	; 0x38
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	2b10      	cmp	r3, #16
 8004ae4:	d138      	bne.n	8004b58 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004ae6:	4b2a      	ldr	r3, [pc, #168]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	2203      	movs	r2, #3
 8004aec:	4013      	ands	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004af0:	4b27      	ldr	r3, [pc, #156]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	091b      	lsrs	r3, r3, #4
 8004af6:	2207      	movs	r2, #7
 8004af8:	4013      	ands	r3, r2
 8004afa:	3301      	adds	r3, #1
 8004afc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2b03      	cmp	r3, #3
 8004b02:	d10d      	bne.n	8004b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	4824      	ldr	r0, [pc, #144]	; (8004b98 <HAL_RCC_GetSysClockFreq+0x100>)
 8004b08:	f7fb fb18 	bl	800013c <__udivsi3>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	0019      	movs	r1, r3
 8004b10:	4b1f      	ldr	r3, [pc, #124]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	0a1b      	lsrs	r3, r3, #8
 8004b16:	227f      	movs	r2, #127	; 0x7f
 8004b18:	4013      	ands	r3, r2
 8004b1a:	434b      	muls	r3, r1
 8004b1c:	617b      	str	r3, [r7, #20]
        break;
 8004b1e:	e00d      	b.n	8004b3c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004b20:	68b9      	ldr	r1, [r7, #8]
 8004b22:	481c      	ldr	r0, [pc, #112]	; (8004b94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b24:	f7fb fb0a 	bl	800013c <__udivsi3>
 8004b28:	0003      	movs	r3, r0
 8004b2a:	0019      	movs	r1, r3
 8004b2c:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	0a1b      	lsrs	r3, r3, #8
 8004b32:	227f      	movs	r2, #127	; 0x7f
 8004b34:	4013      	ands	r3, r2
 8004b36:	434b      	muls	r3, r1
 8004b38:	617b      	str	r3, [r7, #20]
        break;
 8004b3a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004b3c:	4b14      	ldr	r3, [pc, #80]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	0f5b      	lsrs	r3, r3, #29
 8004b42:	2207      	movs	r2, #7
 8004b44:	4013      	ands	r3, r2
 8004b46:	3301      	adds	r3, #1
 8004b48:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	6978      	ldr	r0, [r7, #20]
 8004b4e:	f7fb faf5 	bl	800013c <__udivsi3>
 8004b52:	0003      	movs	r3, r0
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	e015      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b58:	4b0d      	ldr	r3, [pc, #52]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2238      	movs	r2, #56	; 0x38
 8004b5e:	4013      	ands	r3, r2
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d103      	bne.n	8004b6c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b64:	2380      	movs	r3, #128	; 0x80
 8004b66:	021b      	lsls	r3, r3, #8
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	e00b      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b6c:	4b08      	ldr	r3, [pc, #32]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2238      	movs	r2, #56	; 0x38
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b18      	cmp	r3, #24
 8004b76:	d103      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b78:	23fa      	movs	r3, #250	; 0xfa
 8004b7a:	01db      	lsls	r3, r3, #7
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	e001      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b84:	693b      	ldr	r3, [r7, #16]
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b006      	add	sp, #24
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	46c0      	nop			; (mov r8, r8)
 8004b90:	40021000 	.word	0x40021000
 8004b94:	00f42400 	.word	0x00f42400
 8004b98:	007a1200 	.word	0x007a1200

08004b9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ba0:	4b02      	ldr	r3, [pc, #8]	; (8004bac <HAL_RCC_GetHCLKFreq+0x10>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	2000002c 	.word	0x2000002c

08004bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bb0:	b5b0      	push	{r4, r5, r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004bb4:	f7ff fff2 	bl	8004b9c <HAL_RCC_GetHCLKFreq>
 8004bb8:	0004      	movs	r4, r0
 8004bba:	f7ff fb3f 	bl	800423c <LL_RCC_GetAPB1Prescaler>
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	0b1a      	lsrs	r2, r3, #12
 8004bc2:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bc4:	0092      	lsls	r2, r2, #2
 8004bc6:	58d3      	ldr	r3, [r2, r3]
 8004bc8:	221f      	movs	r2, #31
 8004bca:	4013      	ands	r3, r2
 8004bcc:	40dc      	lsrs	r4, r3
 8004bce:	0023      	movs	r3, r4
}
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bdb0      	pop	{r4, r5, r7, pc}
 8004bd6:	46c0      	nop			; (mov r8, r8)
 8004bd8:	08012a4c 	.word	0x08012a4c

08004bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004be4:	2313      	movs	r3, #19
 8004be6:	18fb      	adds	r3, r7, r3
 8004be8:	2200      	movs	r2, #0
 8004bea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bec:	2312      	movs	r3, #18
 8004bee:	18fb      	adds	r3, r7, r3
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	2380      	movs	r3, #128	; 0x80
 8004bfa:	029b      	lsls	r3, r3, #10
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d100      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004c00:	e0a3      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c02:	2011      	movs	r0, #17
 8004c04:	183b      	adds	r3, r7, r0
 8004c06:	2200      	movs	r2, #0
 8004c08:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c0a:	4bc3      	ldr	r3, [pc, #780]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c0e:	2380      	movs	r3, #128	; 0x80
 8004c10:	055b      	lsls	r3, r3, #21
 8004c12:	4013      	ands	r3, r2
 8004c14:	d110      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c16:	4bc0      	ldr	r3, [pc, #768]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c1a:	4bbf      	ldr	r3, [pc, #764]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c1c:	2180      	movs	r1, #128	; 0x80
 8004c1e:	0549      	lsls	r1, r1, #21
 8004c20:	430a      	orrs	r2, r1
 8004c22:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c24:	4bbc      	ldr	r3, [pc, #752]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c28:	2380      	movs	r3, #128	; 0x80
 8004c2a:	055b      	lsls	r3, r3, #21
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	60bb      	str	r3, [r7, #8]
 8004c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c32:	183b      	adds	r3, r7, r0
 8004c34:	2201      	movs	r2, #1
 8004c36:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c38:	4bb8      	ldr	r3, [pc, #736]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	4bb7      	ldr	r3, [pc, #732]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c3e:	2180      	movs	r1, #128	; 0x80
 8004c40:	0049      	lsls	r1, r1, #1
 8004c42:	430a      	orrs	r2, r1
 8004c44:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c46:	f7fe fe11 	bl	800386c <HAL_GetTick>
 8004c4a:	0003      	movs	r3, r0
 8004c4c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c4e:	e00b      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c50:	f7fe fe0c 	bl	800386c <HAL_GetTick>
 8004c54:	0002      	movs	r2, r0
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d904      	bls.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c5e:	2313      	movs	r3, #19
 8004c60:	18fb      	adds	r3, r7, r3
 8004c62:	2203      	movs	r2, #3
 8004c64:	701a      	strb	r2, [r3, #0]
        break;
 8004c66:	e005      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c68:	4bac      	ldr	r3, [pc, #688]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	2380      	movs	r3, #128	; 0x80
 8004c6e:	005b      	lsls	r3, r3, #1
 8004c70:	4013      	ands	r3, r2
 8004c72:	d0ed      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c74:	2313      	movs	r3, #19
 8004c76:	18fb      	adds	r3, r7, r3
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d154      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c7e:	4ba6      	ldr	r3, [pc, #664]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c82:	23c0      	movs	r3, #192	; 0xc0
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4013      	ands	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d019      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d014      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c9a:	4b9f      	ldr	r3, [pc, #636]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c9e:	4aa0      	ldr	r2, [pc, #640]	; (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ca4:	4b9c      	ldr	r3, [pc, #624]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ca6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ca8:	4b9b      	ldr	r3, [pc, #620]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004caa:	2180      	movs	r1, #128	; 0x80
 8004cac:	0249      	lsls	r1, r1, #9
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cb2:	4b99      	ldr	r3, [pc, #612]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004cb6:	4b98      	ldr	r3, [pc, #608]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb8:	499a      	ldr	r1, [pc, #616]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004cba:	400a      	ands	r2, r1
 8004cbc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cbe:	4b96      	ldr	r3, [pc, #600]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	4013      	ands	r3, r2
 8004cca:	d016      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ccc:	f7fe fdce 	bl	800386c <HAL_GetTick>
 8004cd0:	0003      	movs	r3, r0
 8004cd2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cd4:	e00c      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd6:	f7fe fdc9 	bl	800386c <HAL_GetTick>
 8004cda:	0002      	movs	r2, r0
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	4a91      	ldr	r2, [pc, #580]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d904      	bls.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004ce6:	2313      	movs	r3, #19
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	2203      	movs	r2, #3
 8004cec:	701a      	strb	r2, [r3, #0]
            break;
 8004cee:	e004      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cf0:	4b89      	ldr	r3, [pc, #548]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d0ed      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004cfa:	2313      	movs	r3, #19
 8004cfc:	18fb      	adds	r3, r7, r3
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10a      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d04:	4b84      	ldr	r3, [pc, #528]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d08:	4a85      	ldr	r2, [pc, #532]	; (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	0019      	movs	r1, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d12:	4b81      	ldr	r3, [pc, #516]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d14:	430a      	orrs	r2, r1
 8004d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d18:	e00c      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d1a:	2312      	movs	r3, #18
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	2213      	movs	r2, #19
 8004d20:	18ba      	adds	r2, r7, r2
 8004d22:	7812      	ldrb	r2, [r2, #0]
 8004d24:	701a      	strb	r2, [r3, #0]
 8004d26:	e005      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d28:	2312      	movs	r3, #18
 8004d2a:	18fb      	adds	r3, r7, r3
 8004d2c:	2213      	movs	r2, #19
 8004d2e:	18ba      	adds	r2, r7, r2
 8004d30:	7812      	ldrb	r2, [r2, #0]
 8004d32:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d34:	2311      	movs	r3, #17
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d105      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d3e:	4b76      	ldr	r3, [pc, #472]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d42:	4b75      	ldr	r3, [pc, #468]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d44:	4979      	ldr	r1, [pc, #484]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004d46:	400a      	ands	r2, r1
 8004d48:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	4013      	ands	r3, r2
 8004d52:	d009      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d54:	4b70      	ldr	r3, [pc, #448]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d58:	2203      	movs	r2, #3
 8004d5a:	4393      	bics	r3, r2
 8004d5c:	0019      	movs	r1, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	4b6d      	ldr	r3, [pc, #436]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d64:	430a      	orrs	r2, r1
 8004d66:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d009      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d72:	4b69      	ldr	r3, [pc, #420]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d76:	220c      	movs	r2, #12
 8004d78:	4393      	bics	r3, r2
 8004d7a:	0019      	movs	r1, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	4b65      	ldr	r3, [pc, #404]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d82:	430a      	orrs	r2, r1
 8004d84:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2210      	movs	r2, #16
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	d009      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d90:	4b61      	ldr	r3, [pc, #388]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d94:	4a66      	ldr	r2, [pc, #408]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	0019      	movs	r1, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	4b5e      	ldr	r3, [pc, #376]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004da0:	430a      	orrs	r2, r1
 8004da2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	2380      	movs	r3, #128	; 0x80
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4013      	ands	r3, r2
 8004dae:	d009      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004db0:	4b59      	ldr	r3, [pc, #356]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db4:	4a5f      	ldr	r2, [pc, #380]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	0019      	movs	r1, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	4b56      	ldr	r3, [pc, #344]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	2380      	movs	r3, #128	; 0x80
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4013      	ands	r3, r2
 8004dce:	d009      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004dd0:	4b51      	ldr	r3, [pc, #324]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd4:	4a58      	ldr	r2, [pc, #352]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	0019      	movs	r1, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	69da      	ldr	r2, [r3, #28]
 8004dde:	4b4e      	ldr	r3, [pc, #312]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004de0:	430a      	orrs	r2, r1
 8004de2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2220      	movs	r2, #32
 8004dea:	4013      	ands	r3, r2
 8004dec:	d009      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dee:	4b4a      	ldr	r3, [pc, #296]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df2:	4a52      	ldr	r2, [pc, #328]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	0019      	movs	r1, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691a      	ldr	r2, [r3, #16]
 8004dfc:	4b46      	ldr	r3, [pc, #280]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2380      	movs	r3, #128	; 0x80
 8004e08:	01db      	lsls	r3, r3, #7
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d015      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e0e:	4b42      	ldr	r3, [pc, #264]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	0899      	lsrs	r1, r3, #2
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1a      	ldr	r2, [r3, #32]
 8004e1a:	4b3f      	ldr	r3, [pc, #252]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1a      	ldr	r2, [r3, #32]
 8004e24:	2380      	movs	r3, #128	; 0x80
 8004e26:	05db      	lsls	r3, r3, #23
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d106      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e2c:	4b3a      	ldr	r3, [pc, #232]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e2e:	68da      	ldr	r2, [r3, #12]
 8004e30:	4b39      	ldr	r3, [pc, #228]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e32:	2180      	movs	r1, #128	; 0x80
 8004e34:	0249      	lsls	r1, r1, #9
 8004e36:	430a      	orrs	r2, r1
 8004e38:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	2380      	movs	r3, #128	; 0x80
 8004e40:	031b      	lsls	r3, r3, #12
 8004e42:	4013      	ands	r3, r2
 8004e44:	d009      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e46:	4b34      	ldr	r3, [pc, #208]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	2240      	movs	r2, #64	; 0x40
 8004e4c:	4393      	bics	r3, r2
 8004e4e:	0019      	movs	r1, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e54:	4b30      	ldr	r3, [pc, #192]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e56:	430a      	orrs	r2, r1
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	2380      	movs	r3, #128	; 0x80
 8004e60:	039b      	lsls	r3, r3, #14
 8004e62:	4013      	ands	r3, r2
 8004e64:	d016      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e66:	4b2c      	ldr	r3, [pc, #176]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6a:	4a35      	ldr	r2, [pc, #212]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	0019      	movs	r1, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e74:	4b28      	ldr	r3, [pc, #160]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e76:	430a      	orrs	r2, r1
 8004e78:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e7e:	2380      	movs	r3, #128	; 0x80
 8004e80:	03db      	lsls	r3, r3, #15
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d106      	bne.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e86:	4b24      	ldr	r3, [pc, #144]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e8c:	2180      	movs	r1, #128	; 0x80
 8004e8e:	0449      	lsls	r1, r1, #17
 8004e90:	430a      	orrs	r2, r1
 8004e92:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	2380      	movs	r3, #128	; 0x80
 8004e9a:	03db      	lsls	r3, r3, #15
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d016      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004ea0:	4b1d      	ldr	r3, [pc, #116]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea4:	4a27      	ldr	r2, [pc, #156]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	0019      	movs	r1, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eae:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eb8:	2380      	movs	r3, #128	; 0x80
 8004eba:	045b      	lsls	r3, r3, #17
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d106      	bne.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ec0:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ec2:	68da      	ldr	r2, [r3, #12]
 8004ec4:	4b14      	ldr	r3, [pc, #80]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ec6:	2180      	movs	r1, #128	; 0x80
 8004ec8:	0449      	lsls	r1, r1, #17
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	2380      	movs	r3, #128	; 0x80
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	d016      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004eda:	4b0f      	ldr	r3, [pc, #60]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ede:	4a1a      	ldr	r2, [pc, #104]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	0019      	movs	r1, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	695a      	ldr	r2, [r3, #20]
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004eea:	430a      	orrs	r2, r1
 8004eec:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	695a      	ldr	r2, [r3, #20]
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	01db      	lsls	r3, r3, #7
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d106      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004efa:	4b07      	ldr	r3, [pc, #28]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	4b06      	ldr	r3, [pc, #24]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f00:	2180      	movs	r1, #128	; 0x80
 8004f02:	0249      	lsls	r1, r1, #9
 8004f04:	430a      	orrs	r2, r1
 8004f06:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004f08:	2312      	movs	r3, #18
 8004f0a:	18fb      	adds	r3, r7, r3
 8004f0c:	781b      	ldrb	r3, [r3, #0]
}
 8004f0e:	0018      	movs	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	b006      	add	sp, #24
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	40007000 	.word	0x40007000
 8004f20:	fffffcff 	.word	0xfffffcff
 8004f24:	fffeffff 	.word	0xfffeffff
 8004f28:	00001388 	.word	0x00001388
 8004f2c:	efffffff 	.word	0xefffffff
 8004f30:	fffff3ff 	.word	0xfffff3ff
 8004f34:	fff3ffff 	.word	0xfff3ffff
 8004f38:	ffcfffff 	.word	0xffcfffff
 8004f3c:	ffffcfff 	.word	0xffffcfff
 8004f40:	ffbfffff 	.word	0xffbfffff
 8004f44:	feffffff 	.word	0xfeffffff
 8004f48:	ffff3fff 	.word	0xffff3fff

08004f4c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f4c:	b5b0      	push	{r4, r5, r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f54:	230f      	movs	r3, #15
 8004f56:	18fb      	adds	r3, r7, r3
 8004f58:	2201      	movs	r2, #1
 8004f5a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d100      	bne.n	8004f64 <HAL_RTC_Init+0x18>
 8004f62:	e08c      	b.n	800507e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2229      	movs	r2, #41	; 0x29
 8004f68:	5c9b      	ldrb	r3, [r3, r2]
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10b      	bne.n	8004f88 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2228      	movs	r2, #40	; 0x28
 8004f74:	2100      	movs	r1, #0
 8004f76:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2288      	movs	r2, #136	; 0x88
 8004f7c:	0212      	lsls	r2, r2, #8
 8004f7e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	0018      	movs	r0, r3
 8004f84:	f7fe f94c 	bl	8003220 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2229      	movs	r2, #41	; 0x29
 8004f8c:	2102      	movs	r1, #2
 8004f8e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	2210      	movs	r2, #16
 8004f98:	4013      	ands	r3, r2
 8004f9a:	2b10      	cmp	r3, #16
 8004f9c:	d062      	beq.n	8005064 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	22ca      	movs	r2, #202	; 0xca
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2253      	movs	r2, #83	; 0x53
 8004fac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004fae:	250f      	movs	r5, #15
 8004fb0:	197c      	adds	r4, r7, r5
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	f000 fb9c 	bl	80056f2 <RTC_EnterInitMode>
 8004fba:	0003      	movs	r3, r0
 8004fbc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004fbe:	0028      	movs	r0, r5
 8004fc0:	183b      	adds	r3, r7, r0
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d12c      	bne.n	8005022 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699a      	ldr	r2, [r3, #24]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	492e      	ldr	r1, [pc, #184]	; (800508c <HAL_RTC_Init+0x140>)
 8004fd4:	400a      	ands	r2, r1
 8004fd6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6999      	ldr	r1, [r3, #24]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6912      	ldr	r2, [r2, #16]
 8004ffe:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6919      	ldr	r1, [r3, #16]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	041a      	lsls	r2, r3, #16
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005014:	183c      	adds	r4, r7, r0
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	0018      	movs	r0, r3
 800501a:	f000 fbad 	bl	8005778 <RTC_ExitInitMode>
 800501e:	0003      	movs	r3, r0
 8005020:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005022:	230f      	movs	r3, #15
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d116      	bne.n	800505a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699a      	ldr	r2, [r3, #24]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	00d2      	lsls	r2, r2, #3
 8005038:	08d2      	lsrs	r2, r2, #3
 800503a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6999      	ldr	r1, [r3, #24]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	431a      	orrs	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	22ff      	movs	r2, #255	; 0xff
 8005060:	625a      	str	r2, [r3, #36]	; 0x24
 8005062:	e003      	b.n	800506c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005064:	230f      	movs	r3, #15
 8005066:	18fb      	adds	r3, r7, r3
 8005068:	2200      	movs	r2, #0
 800506a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800506c:	230f      	movs	r3, #15
 800506e:	18fb      	adds	r3, r7, r3
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2229      	movs	r2, #41	; 0x29
 800507a:	2101      	movs	r1, #1
 800507c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800507e:	230f      	movs	r3, #15
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	781b      	ldrb	r3, [r3, #0]
}
 8005084:	0018      	movs	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	b004      	add	sp, #16
 800508a:	bdb0      	pop	{r4, r5, r7, pc}
 800508c:	fb8fffbf 	.word	0xfb8fffbf

08005090 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005090:	b5b0      	push	{r4, r5, r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2228      	movs	r2, #40	; 0x28
 80050a0:	5c9b      	ldrb	r3, [r3, r2]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_RTC_SetTime+0x1a>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e092      	b.n	80051d0 <HAL_RTC_SetTime+0x140>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2228      	movs	r2, #40	; 0x28
 80050ae:	2101      	movs	r1, #1
 80050b0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2229      	movs	r2, #41	; 0x29
 80050b6:	2102      	movs	r1, #2
 80050b8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	22ca      	movs	r2, #202	; 0xca
 80050c0:	625a      	str	r2, [r3, #36]	; 0x24
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2253      	movs	r2, #83	; 0x53
 80050c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050ca:	2513      	movs	r5, #19
 80050cc:	197c      	adds	r4, r7, r5
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f000 fb0e 	bl	80056f2 <RTC_EnterInitMode>
 80050d6:	0003      	movs	r3, r0
 80050d8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80050da:	197b      	adds	r3, r7, r5
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d162      	bne.n	80051a8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d125      	bne.n	8005134 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	2240      	movs	r2, #64	; 0x40
 80050f0:	4013      	ands	r3, r2
 80050f2:	d102      	bne.n	80050fa <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	2200      	movs	r2, #0
 80050f8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	0018      	movs	r0, r3
 8005100:	f000 fb7e 	bl	8005800 <RTC_ByteToBcd2>
 8005104:	0003      	movs	r3, r0
 8005106:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	785b      	ldrb	r3, [r3, #1]
 800510c:	0018      	movs	r0, r3
 800510e:	f000 fb77 	bl	8005800 <RTC_ByteToBcd2>
 8005112:	0003      	movs	r3, r0
 8005114:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005116:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	789b      	ldrb	r3, [r3, #2]
 800511c:	0018      	movs	r0, r3
 800511e:	f000 fb6f 	bl	8005800 <RTC_ByteToBcd2>
 8005122:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005124:	0022      	movs	r2, r4
 8005126:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	78db      	ldrb	r3, [r3, #3]
 800512c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	e017      	b.n	8005164 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	2240      	movs	r2, #64	; 0x40
 800513c:	4013      	ands	r3, r2
 800513e:	d102      	bne.n	8005146 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2200      	movs	r2, #0
 8005144:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	785b      	ldrb	r3, [r3, #1]
 8005150:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005152:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005158:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	78db      	ldrb	r3, [r3, #3]
 800515e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005160:	4313      	orrs	r3, r2
 8005162:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	491b      	ldr	r1, [pc, #108]	; (80051d8 <HAL_RTC_SetTime+0x148>)
 800516c:	400a      	ands	r2, r1
 800516e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699a      	ldr	r2, [r3, #24]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4918      	ldr	r1, [pc, #96]	; (80051dc <HAL_RTC_SetTime+0x14c>)
 800517c:	400a      	ands	r2, r1
 800517e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6999      	ldr	r1, [r3, #24]
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	431a      	orrs	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005198:	2313      	movs	r3, #19
 800519a:	18fc      	adds	r4, r7, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	0018      	movs	r0, r3
 80051a0:	f000 faea 	bl	8005778 <RTC_ExitInitMode>
 80051a4:	0003      	movs	r3, r0
 80051a6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	22ff      	movs	r2, #255	; 0xff
 80051ae:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80051b0:	2313      	movs	r3, #19
 80051b2:	18fb      	adds	r3, r7, r3
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d103      	bne.n	80051c2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2229      	movs	r2, #41	; 0x29
 80051be:	2101      	movs	r1, #1
 80051c0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2228      	movs	r2, #40	; 0x28
 80051c6:	2100      	movs	r1, #0
 80051c8:	5499      	strb	r1, [r3, r2]

  return status;
 80051ca:	2313      	movs	r3, #19
 80051cc:	18fb      	adds	r3, r7, r3
 80051ce:	781b      	ldrb	r3, [r3, #0]
}
 80051d0:	0018      	movs	r0, r3
 80051d2:	46bd      	mov	sp, r7
 80051d4:	b006      	add	sp, #24
 80051d6:	bdb0      	pop	{r4, r5, r7, pc}
 80051d8:	007f7f7f 	.word	0x007f7f7f
 80051dc:	fffbffff 	.word	0xfffbffff

080051e0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	045b      	lsls	r3, r3, #17
 80051fe:	0c5a      	lsrs	r2, r3, #17
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a22      	ldr	r2, [pc, #136]	; (8005294 <HAL_RTC_GetTime+0xb4>)
 800520c:	4013      	ands	r3, r2
 800520e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	0c1b      	lsrs	r3, r3, #16
 8005214:	b2db      	uxtb	r3, r3
 8005216:	223f      	movs	r2, #63	; 0x3f
 8005218:	4013      	ands	r3, r2
 800521a:	b2da      	uxtb	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	b2db      	uxtb	r3, r3
 8005226:	227f      	movs	r2, #127	; 0x7f
 8005228:	4013      	ands	r3, r2
 800522a:	b2da      	uxtb	r2, r3
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	b2db      	uxtb	r3, r3
 8005234:	227f      	movs	r2, #127	; 0x7f
 8005236:	4013      	ands	r3, r2
 8005238:	b2da      	uxtb	r2, r3
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	0d9b      	lsrs	r3, r3, #22
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2201      	movs	r2, #1
 8005246:	4013      	ands	r3, r2
 8005248:	b2da      	uxtb	r2, r3
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d11a      	bne.n	800528a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	0018      	movs	r0, r3
 800525a:	f000 faf9 	bl	8005850 <RTC_Bcd2ToByte>
 800525e:	0003      	movs	r3, r0
 8005260:	001a      	movs	r2, r3
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	785b      	ldrb	r3, [r3, #1]
 800526a:	0018      	movs	r0, r3
 800526c:	f000 faf0 	bl	8005850 <RTC_Bcd2ToByte>
 8005270:	0003      	movs	r3, r0
 8005272:	001a      	movs	r2, r3
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	789b      	ldrb	r3, [r3, #2]
 800527c:	0018      	movs	r0, r3
 800527e:	f000 fae7 	bl	8005850 <RTC_Bcd2ToByte>
 8005282:	0003      	movs	r3, r0
 8005284:	001a      	movs	r2, r3
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	0018      	movs	r0, r3
 800528e:	46bd      	mov	sp, r7
 8005290:	b006      	add	sp, #24
 8005292:	bd80      	pop	{r7, pc}
 8005294:	007f7f7f 	.word	0x007f7f7f

08005298 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005298:	b5b0      	push	{r4, r5, r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2228      	movs	r2, #40	; 0x28
 80052a8:	5c9b      	ldrb	r3, [r3, r2]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <HAL_RTC_SetDate+0x1a>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e07e      	b.n	80053b0 <HAL_RTC_SetDate+0x118>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2228      	movs	r2, #40	; 0x28
 80052b6:	2101      	movs	r1, #1
 80052b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2229      	movs	r2, #41	; 0x29
 80052be:	2102      	movs	r1, #2
 80052c0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10e      	bne.n	80052e6 <HAL_RTC_SetDate+0x4e>
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	785b      	ldrb	r3, [r3, #1]
 80052cc:	001a      	movs	r2, r3
 80052ce:	2310      	movs	r3, #16
 80052d0:	4013      	ands	r3, r2
 80052d2:	d008      	beq.n	80052e6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	785b      	ldrb	r3, [r3, #1]
 80052d8:	2210      	movs	r2, #16
 80052da:	4393      	bics	r3, r2
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	330a      	adds	r3, #10
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d11c      	bne.n	8005326 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	78db      	ldrb	r3, [r3, #3]
 80052f0:	0018      	movs	r0, r3
 80052f2:	f000 fa85 	bl	8005800 <RTC_ByteToBcd2>
 80052f6:	0003      	movs	r3, r0
 80052f8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	785b      	ldrb	r3, [r3, #1]
 80052fe:	0018      	movs	r0, r3
 8005300:	f000 fa7e 	bl	8005800 <RTC_ByteToBcd2>
 8005304:	0003      	movs	r3, r0
 8005306:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005308:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	789b      	ldrb	r3, [r3, #2]
 800530e:	0018      	movs	r0, r3
 8005310:	f000 fa76 	bl	8005800 <RTC_ByteToBcd2>
 8005314:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005316:	0022      	movs	r2, r4
 8005318:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005320:	4313      	orrs	r3, r2
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	e00e      	b.n	8005344 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	78db      	ldrb	r3, [r3, #3]
 800532a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	785b      	ldrb	r3, [r3, #1]
 8005330:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005332:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005338:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005340:	4313      	orrs	r3, r2
 8005342:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	22ca      	movs	r2, #202	; 0xca
 800534a:	625a      	str	r2, [r3, #36]	; 0x24
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2253      	movs	r2, #83	; 0x53
 8005352:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005354:	2513      	movs	r5, #19
 8005356:	197c      	adds	r4, r7, r5
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	0018      	movs	r0, r3
 800535c:	f000 f9c9 	bl	80056f2 <RTC_EnterInitMode>
 8005360:	0003      	movs	r3, r0
 8005362:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005364:	0028      	movs	r0, r5
 8005366:	183b      	adds	r3, r7, r0
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10c      	bne.n	8005388 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	4910      	ldr	r1, [pc, #64]	; (80053b8 <HAL_RTC_SetDate+0x120>)
 8005376:	400a      	ands	r2, r1
 8005378:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800537a:	183c      	adds	r4, r7, r0
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	0018      	movs	r0, r3
 8005380:	f000 f9fa 	bl	8005778 <RTC_ExitInitMode>
 8005384:	0003      	movs	r3, r0
 8005386:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	22ff      	movs	r2, #255	; 0xff
 800538e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005390:	2313      	movs	r3, #19
 8005392:	18fb      	adds	r3, r7, r3
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d103      	bne.n	80053a2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2229      	movs	r2, #41	; 0x29
 800539e:	2101      	movs	r1, #1
 80053a0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2228      	movs	r2, #40	; 0x28
 80053a6:	2100      	movs	r1, #0
 80053a8:	5499      	strb	r1, [r3, r2]

  return status;
 80053aa:	2313      	movs	r3, #19
 80053ac:	18fb      	adds	r3, r7, r3
 80053ae:	781b      	ldrb	r3, [r3, #0]
}
 80053b0:	0018      	movs	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b006      	add	sp, #24
 80053b6:	bdb0      	pop	{r4, r5, r7, pc}
 80053b8:	00ffff3f 	.word	0x00ffff3f

080053bc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	4a21      	ldr	r2, [pc, #132]	; (8005454 <HAL_RTC_GetDate+0x98>)
 80053d0:	4013      	ands	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	0c1b      	lsrs	r3, r3, #16
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	221f      	movs	r2, #31
 80053e6:	4013      	ands	r3, r2
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	223f      	movs	r2, #63	; 0x3f
 80053f4:	4013      	ands	r3, r2
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	0b5b      	lsrs	r3, r3, #13
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2207      	movs	r2, #7
 8005404:	4013      	ands	r3, r2
 8005406:	b2da      	uxtb	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d11a      	bne.n	8005448 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	78db      	ldrb	r3, [r3, #3]
 8005416:	0018      	movs	r0, r3
 8005418:	f000 fa1a 	bl	8005850 <RTC_Bcd2ToByte>
 800541c:	0003      	movs	r3, r0
 800541e:	001a      	movs	r2, r3
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	785b      	ldrb	r3, [r3, #1]
 8005428:	0018      	movs	r0, r3
 800542a:	f000 fa11 	bl	8005850 <RTC_Bcd2ToByte>
 800542e:	0003      	movs	r3, r0
 8005430:	001a      	movs	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	789b      	ldrb	r3, [r3, #2]
 800543a:	0018      	movs	r0, r3
 800543c:	f000 fa08 	bl	8005850 <RTC_Bcd2ToByte>
 8005440:	0003      	movs	r3, r0
 8005442:	001a      	movs	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	0018      	movs	r0, r3
 800544c:	46bd      	mov	sp, r7
 800544e:	b006      	add	sp, #24
 8005450:	bd80      	pop	{r7, pc}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	00ffff3f 	.word	0x00ffff3f

08005458 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005458:	b590      	push	{r4, r7, lr}
 800545a:	b089      	sub	sp, #36	; 0x24
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2228      	movs	r2, #40	; 0x28
 8005468:	5c9b      	ldrb	r3, [r3, r2]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d101      	bne.n	8005472 <HAL_RTC_SetAlarm+0x1a>
 800546e:	2302      	movs	r3, #2
 8005470:	e10c      	b.n	800568c <HAL_RTC_SetAlarm+0x234>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2228      	movs	r2, #40	; 0x28
 8005476:	2101      	movs	r1, #1
 8005478:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2229      	movs	r2, #41	; 0x29
 800547e:	2102      	movs	r1, #2
 8005480:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d136      	bne.n	80054f6 <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	2240      	movs	r2, #64	; 0x40
 8005490:	4013      	ands	r3, r2
 8005492:	d102      	bne.n	800549a <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2200      	movs	r2, #0
 8005498:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	0018      	movs	r0, r3
 80054a0:	f000 f9ae 	bl	8005800 <RTC_ByteToBcd2>
 80054a4:	0003      	movs	r3, r0
 80054a6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	785b      	ldrb	r3, [r3, #1]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f000 f9a7 	bl	8005800 <RTC_ByteToBcd2>
 80054b2:	0003      	movs	r3, r0
 80054b4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054b6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	789b      	ldrb	r3, [r3, #2]
 80054bc:	0018      	movs	r0, r3
 80054be:	f000 f99f 	bl	8005800 <RTC_ByteToBcd2>
 80054c2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054c4:	0022      	movs	r2, r4
 80054c6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	78db      	ldrb	r3, [r3, #3]
 80054cc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054ce:	431a      	orrs	r2, r3
 80054d0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	2220      	movs	r2, #32
 80054d6:	5c9b      	ldrb	r3, [r3, r2]
 80054d8:	0018      	movs	r0, r3
 80054da:	f000 f991 	bl	8005800 <RTC_ByteToBcd2>
 80054de:	0003      	movs	r3, r0
 80054e0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054e2:	0022      	movs	r2, r4
 80054e4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054ea:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054f0:	4313      	orrs	r3, r2
 80054f2:	61fb      	str	r3, [r7, #28]
 80054f4:	e022      	b.n	800553c <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	2240      	movs	r2, #64	; 0x40
 80054fe:	4013      	ands	r3, r2
 8005500:	d102      	bne.n	8005508 <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2200      	movs	r2, #0
 8005506:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	785b      	ldrb	r3, [r3, #1]
 8005512:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005514:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800551a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	78db      	ldrb	r3, [r3, #3]
 8005520:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005522:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2120      	movs	r1, #32
 8005528:	5c5b      	ldrb	r3, [r3, r1]
 800552a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800552c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005532:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005538:	4313      	orrs	r3, r2
 800553a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	4313      	orrs	r3, r2
 8005546:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	22ca      	movs	r2, #202	; 0xca
 800554e:	625a      	str	r2, [r3, #36]	; 0x24
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2253      	movs	r2, #83	; 0x53
 8005556:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800555c:	2380      	movs	r3, #128	; 0x80
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	429a      	cmp	r2, r3
 8005562:	d143      	bne.n	80055ec <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4949      	ldr	r1, [pc, #292]	; (8005694 <HAL_RTC_SetAlarm+0x23c>)
 8005570:	400a      	ands	r2, r1
 8005572:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4946      	ldr	r1, [pc, #280]	; (8005698 <HAL_RTC_SetAlarm+0x240>)
 8005580:	400a      	ands	r2, r1
 8005582:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8005584:	f7fe f972 	bl	800386c <HAL_GetTick>
 8005588:	0003      	movs	r3, r0
 800558a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800558c:	e016      	b.n	80055bc <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800558e:	f7fe f96d 	bl	800386c <HAL_GetTick>
 8005592:	0002      	movs	r2, r0
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	1ad2      	subs	r2, r2, r3
 8005598:	23fa      	movs	r3, #250	; 0xfa
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	429a      	cmp	r2, r3
 800559e:	d90d      	bls.n	80055bc <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	22ff      	movs	r2, #255	; 0xff
 80055a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2229      	movs	r2, #41	; 0x29
 80055ac:	2103      	movs	r1, #3
 80055ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2228      	movs	r2, #40	; 0x28
 80055b4:	2100      	movs	r1, #0
 80055b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e067      	b.n	800568c <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	2201      	movs	r2, #1
 80055c4:	4013      	ands	r3, r2
 80055c6:	d0e2      	beq.n	800558e <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	69fa      	ldr	r2, [r7, #28]
 80055ce:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2180      	movs	r1, #128	; 0x80
 80055e4:	0049      	lsls	r1, r1, #1
 80055e6:	430a      	orrs	r2, r1
 80055e8:	619a      	str	r2, [r3, #24]
 80055ea:	e042      	b.n	8005672 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699a      	ldr	r2, [r3, #24]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4929      	ldr	r1, [pc, #164]	; (800569c <HAL_RTC_SetAlarm+0x244>)
 80055f8:	400a      	ands	r2, r1
 80055fa:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4926      	ldr	r1, [pc, #152]	; (80056a0 <HAL_RTC_SetAlarm+0x248>)
 8005608:	400a      	ands	r2, r1
 800560a:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 800560c:	f7fe f92e 	bl	800386c <HAL_GetTick>
 8005610:	0003      	movs	r3, r0
 8005612:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005614:	e016      	b.n	8005644 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005616:	f7fe f929 	bl	800386c <HAL_GetTick>
 800561a:	0002      	movs	r2, r0
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	1ad2      	subs	r2, r2, r3
 8005620:	23fa      	movs	r3, #250	; 0xfa
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	429a      	cmp	r2, r3
 8005626:	d90d      	bls.n	8005644 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	22ff      	movs	r2, #255	; 0xff
 800562e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2229      	movs	r2, #41	; 0x29
 8005634:	2103      	movs	r1, #3
 8005636:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2228      	movs	r2, #40	; 0x28
 800563c:	2100      	movs	r1, #0
 800563e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e023      	b.n	800568c <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	2202      	movs	r2, #2
 800564c:	4013      	ands	r3, r2
 800564e:	d0e2      	beq.n	8005616 <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	69fa      	ldr	r2, [r7, #28]
 8005656:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	699a      	ldr	r2, [r3, #24]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2180      	movs	r1, #128	; 0x80
 800566c:	0089      	lsls	r1, r1, #2
 800566e:	430a      	orrs	r2, r1
 8005670:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	22ff      	movs	r2, #255	; 0xff
 8005678:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2229      	movs	r2, #41	; 0x29
 800567e:	2101      	movs	r1, #1
 8005680:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2228      	movs	r2, #40	; 0x28
 8005686:	2100      	movs	r1, #0
 8005688:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	0018      	movs	r0, r3
 800568e:	46bd      	mov	sp, r7
 8005690:	b009      	add	sp, #36	; 0x24
 8005692:	bd90      	pop	{r4, r7, pc}
 8005694:	fffffeff 	.word	0xfffffeff
 8005698:	ffffefff 	.word	0xffffefff
 800569c:	fffffdff 	.word	0xfffffdff
 80056a0:	ffffdfff 	.word	0xffffdfff

080056a4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68da      	ldr	r2, [r3, #12]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	21a0      	movs	r1, #160	; 0xa0
 80056b8:	438a      	bics	r2, r1
 80056ba:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80056bc:	f7fe f8d6 	bl	800386c <HAL_GetTick>
 80056c0:	0003      	movs	r3, r0
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80056c4:	e00a      	b.n	80056dc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80056c6:	f7fe f8d1 	bl	800386c <HAL_GetTick>
 80056ca:	0002      	movs	r2, r0
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1ad2      	subs	r2, r2, r3
 80056d0:	23fa      	movs	r3, #250	; 0xfa
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d901      	bls.n	80056dc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e006      	b.n	80056ea <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	2220      	movs	r2, #32
 80056e4:	4013      	ands	r3, r2
 80056e6:	d0ee      	beq.n	80056c6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	0018      	movs	r0, r3
 80056ec:	46bd      	mov	sp, r7
 80056ee:	b004      	add	sp, #16
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b084      	sub	sp, #16
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80056fa:	230f      	movs	r3, #15
 80056fc:	18fb      	adds	r3, r7, r3
 80056fe:	2200      	movs	r2, #0
 8005700:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	2240      	movs	r2, #64	; 0x40
 800570a:	4013      	ands	r3, r2
 800570c:	d12c      	bne.n	8005768 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2180      	movs	r1, #128	; 0x80
 800571a:	430a      	orrs	r2, r1
 800571c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800571e:	f7fe f8a5 	bl	800386c <HAL_GetTick>
 8005722:	0003      	movs	r3, r0
 8005724:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005726:	e014      	b.n	8005752 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005728:	f7fe f8a0 	bl	800386c <HAL_GetTick>
 800572c:	0002      	movs	r2, r0
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	1ad2      	subs	r2, r2, r3
 8005732:	200f      	movs	r0, #15
 8005734:	183b      	adds	r3, r7, r0
 8005736:	1839      	adds	r1, r7, r0
 8005738:	7809      	ldrb	r1, [r1, #0]
 800573a:	7019      	strb	r1, [r3, #0]
 800573c:	23fa      	movs	r3, #250	; 0xfa
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	429a      	cmp	r2, r3
 8005742:	d906      	bls.n	8005752 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005744:	183b      	adds	r3, r7, r0
 8005746:	2203      	movs	r2, #3
 8005748:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2229      	movs	r2, #41	; 0x29
 800574e:	2103      	movs	r1, #3
 8005750:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	2240      	movs	r2, #64	; 0x40
 800575a:	4013      	ands	r3, r2
 800575c:	d104      	bne.n	8005768 <RTC_EnterInitMode+0x76>
 800575e:	230f      	movs	r3, #15
 8005760:	18fb      	adds	r3, r7, r3
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b03      	cmp	r3, #3
 8005766:	d1df      	bne.n	8005728 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005768:	230f      	movs	r3, #15
 800576a:	18fb      	adds	r3, r7, r3
 800576c:	781b      	ldrb	r3, [r3, #0]
}
 800576e:	0018      	movs	r0, r3
 8005770:	46bd      	mov	sp, r7
 8005772:	b004      	add	sp, #16
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005778:	b590      	push	{r4, r7, lr}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005780:	240f      	movs	r4, #15
 8005782:	193b      	adds	r3, r7, r4
 8005784:	2200      	movs	r2, #0
 8005786:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005788:	4b1c      	ldr	r3, [pc, #112]	; (80057fc <RTC_ExitInitMode+0x84>)
 800578a:	68da      	ldr	r2, [r3, #12]
 800578c:	4b1b      	ldr	r3, [pc, #108]	; (80057fc <RTC_ExitInitMode+0x84>)
 800578e:	2180      	movs	r1, #128	; 0x80
 8005790:	438a      	bics	r2, r1
 8005792:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005794:	4b19      	ldr	r3, [pc, #100]	; (80057fc <RTC_ExitInitMode+0x84>)
 8005796:	699b      	ldr	r3, [r3, #24]
 8005798:	2220      	movs	r2, #32
 800579a:	4013      	ands	r3, r2
 800579c:	d10d      	bne.n	80057ba <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f7ff ff7f 	bl	80056a4 <HAL_RTC_WaitForSynchro>
 80057a6:	1e03      	subs	r3, r0, #0
 80057a8:	d021      	beq.n	80057ee <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2229      	movs	r2, #41	; 0x29
 80057ae:	2103      	movs	r1, #3
 80057b0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80057b2:	193b      	adds	r3, r7, r4
 80057b4:	2203      	movs	r2, #3
 80057b6:	701a      	strb	r2, [r3, #0]
 80057b8:	e019      	b.n	80057ee <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80057ba:	4b10      	ldr	r3, [pc, #64]	; (80057fc <RTC_ExitInitMode+0x84>)
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	4b0f      	ldr	r3, [pc, #60]	; (80057fc <RTC_ExitInitMode+0x84>)
 80057c0:	2120      	movs	r1, #32
 80057c2:	438a      	bics	r2, r1
 80057c4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f7ff ff6b 	bl	80056a4 <HAL_RTC_WaitForSynchro>
 80057ce:	1e03      	subs	r3, r0, #0
 80057d0:	d007      	beq.n	80057e2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2229      	movs	r2, #41	; 0x29
 80057d6:	2103      	movs	r1, #3
 80057d8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80057da:	230f      	movs	r3, #15
 80057dc:	18fb      	adds	r3, r7, r3
 80057de:	2203      	movs	r2, #3
 80057e0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80057e2:	4b06      	ldr	r3, [pc, #24]	; (80057fc <RTC_ExitInitMode+0x84>)
 80057e4:	699a      	ldr	r2, [r3, #24]
 80057e6:	4b05      	ldr	r3, [pc, #20]	; (80057fc <RTC_ExitInitMode+0x84>)
 80057e8:	2120      	movs	r1, #32
 80057ea:	430a      	orrs	r2, r1
 80057ec:	619a      	str	r2, [r3, #24]
  }

  return status;
 80057ee:	230f      	movs	r3, #15
 80057f0:	18fb      	adds	r3, r7, r3
 80057f2:	781b      	ldrb	r3, [r3, #0]
}
 80057f4:	0018      	movs	r0, r3
 80057f6:	46bd      	mov	sp, r7
 80057f8:	b005      	add	sp, #20
 80057fa:	bd90      	pop	{r4, r7, pc}
 80057fc:	40002800 	.word	0x40002800

08005800 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	0002      	movs	r2, r0
 8005808:	1dfb      	adds	r3, r7, #7
 800580a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005810:	230b      	movs	r3, #11
 8005812:	18fb      	adds	r3, r7, r3
 8005814:	1dfa      	adds	r2, r7, #7
 8005816:	7812      	ldrb	r2, [r2, #0]
 8005818:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800581a:	e008      	b.n	800582e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	3301      	adds	r3, #1
 8005820:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005822:	220b      	movs	r2, #11
 8005824:	18bb      	adds	r3, r7, r2
 8005826:	18ba      	adds	r2, r7, r2
 8005828:	7812      	ldrb	r2, [r2, #0]
 800582a:	3a0a      	subs	r2, #10
 800582c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800582e:	210b      	movs	r1, #11
 8005830:	187b      	adds	r3, r7, r1
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	2b09      	cmp	r3, #9
 8005836:	d8f1      	bhi.n	800581c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	b2db      	uxtb	r3, r3
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	b2da      	uxtb	r2, r3
 8005840:	187b      	adds	r3, r7, r1
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	4313      	orrs	r3, r2
 8005846:	b2db      	uxtb	r3, r3
}
 8005848:	0018      	movs	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	b004      	add	sp, #16
 800584e:	bd80      	pop	{r7, pc}

08005850 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	0002      	movs	r2, r0
 8005858:	1dfb      	adds	r3, r7, #7
 800585a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800585c:	1dfb      	adds	r3, r7, #7
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	091b      	lsrs	r3, r3, #4
 8005862:	b2db      	uxtb	r3, r3
 8005864:	001a      	movs	r2, r3
 8005866:	0013      	movs	r3, r2
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	189b      	adds	r3, r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	b2da      	uxtb	r2, r3
 8005874:	1dfb      	adds	r3, r7, #7
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	210f      	movs	r1, #15
 800587a:	400b      	ands	r3, r1
 800587c:	b2db      	uxtb	r3, r3
 800587e:	18d3      	adds	r3, r2, r3
 8005880:	b2db      	uxtb	r3, r3
}
 8005882:	0018      	movs	r0, r3
 8005884:	46bd      	mov	sp, r7
 8005886:	b004      	add	sp, #16
 8005888:	bd80      	pop	{r7, pc}

0800588a <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b082      	sub	sp, #8
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2228      	movs	r2, #40	; 0x28
 8005896:	5c9b      	ldrb	r3, [r3, r2]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_RTCEx_EnableBypassShadow+0x16>
 800589c:	2302      	movs	r3, #2
 800589e:	e024      	b.n	80058ea <HAL_RTCEx_EnableBypassShadow+0x60>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2228      	movs	r2, #40	; 0x28
 80058a4:	2101      	movs	r1, #1
 80058a6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2229      	movs	r2, #41	; 0x29
 80058ac:	2102      	movs	r1, #2
 80058ae:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	22ca      	movs	r2, #202	; 0xca
 80058b6:	625a      	str	r2, [r3, #36]	; 0x24
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2253      	movs	r2, #83	; 0x53
 80058be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699a      	ldr	r2, [r3, #24]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2120      	movs	r1, #32
 80058cc:	430a      	orrs	r2, r1
 80058ce:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	22ff      	movs	r2, #255	; 0xff
 80058d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2229      	movs	r2, #41	; 0x29
 80058dc:	2101      	movs	r1, #1
 80058de:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2228      	movs	r2, #40	; 0x28
 80058e4:	2100      	movs	r1, #0
 80058e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	0018      	movs	r0, r3
 80058ec:	46bd      	mov	sp, r7
 80058ee:	b002      	add	sp, #8
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b082      	sub	sp, #8
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2228      	movs	r2, #40	; 0x28
 80058fe:	5c9b      	ldrb	r3, [r3, r2]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d101      	bne.n	8005908 <HAL_RTCEx_DisableBypassShadow+0x16>
 8005904:	2302      	movs	r3, #2
 8005906:	e024      	b.n	8005952 <HAL_RTCEx_DisableBypassShadow+0x60>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2228      	movs	r2, #40	; 0x28
 800590c:	2101      	movs	r1, #1
 800590e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2229      	movs	r2, #41	; 0x29
 8005914:	2102      	movs	r1, #2
 8005916:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	22ca      	movs	r2, #202	; 0xca
 800591e:	625a      	str	r2, [r3, #36]	; 0x24
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2253      	movs	r2, #83	; 0x53
 8005926:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	699a      	ldr	r2, [r3, #24]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	21df      	movs	r1, #223	; 0xdf
 8005934:	400a      	ands	r2, r1
 8005936:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	22ff      	movs	r2, #255	; 0xff
 800593e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2229      	movs	r2, #41	; 0x29
 8005944:	2101      	movs	r1, #1
 8005946:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2228      	movs	r2, #40	; 0x28
 800594c:	2100      	movs	r1, #0
 800594e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	0018      	movs	r0, r3
 8005954:	46bd      	mov	sp, r7
 8005956:	b002      	add	sp, #8
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b082      	sub	sp, #8
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e04a      	b.n	8005a02 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	223d      	movs	r2, #61	; 0x3d
 8005970:	5c9b      	ldrb	r3, [r3, r2]
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b00      	cmp	r3, #0
 8005976:	d107      	bne.n	8005988 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	223c      	movs	r2, #60	; 0x3c
 800597c:	2100      	movs	r1, #0
 800597e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	0018      	movs	r0, r3
 8005984:	f7fd fc8a 	bl	800329c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	223d      	movs	r2, #61	; 0x3d
 800598c:	2102      	movs	r1, #2
 800598e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3304      	adds	r3, #4
 8005998:	0019      	movs	r1, r3
 800599a:	0010      	movs	r0, r2
 800599c:	f000 fa12 	bl	8005dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2248      	movs	r2, #72	; 0x48
 80059a4:	2101      	movs	r1, #1
 80059a6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	223e      	movs	r2, #62	; 0x3e
 80059ac:	2101      	movs	r1, #1
 80059ae:	5499      	strb	r1, [r3, r2]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	223f      	movs	r2, #63	; 0x3f
 80059b4:	2101      	movs	r1, #1
 80059b6:	5499      	strb	r1, [r3, r2]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2240      	movs	r2, #64	; 0x40
 80059bc:	2101      	movs	r1, #1
 80059be:	5499      	strb	r1, [r3, r2]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2241      	movs	r2, #65	; 0x41
 80059c4:	2101      	movs	r1, #1
 80059c6:	5499      	strb	r1, [r3, r2]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2242      	movs	r2, #66	; 0x42
 80059cc:	2101      	movs	r1, #1
 80059ce:	5499      	strb	r1, [r3, r2]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2243      	movs	r2, #67	; 0x43
 80059d4:	2101      	movs	r1, #1
 80059d6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2244      	movs	r2, #68	; 0x44
 80059dc:	2101      	movs	r1, #1
 80059de:	5499      	strb	r1, [r3, r2]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2245      	movs	r2, #69	; 0x45
 80059e4:	2101      	movs	r1, #1
 80059e6:	5499      	strb	r1, [r3, r2]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2246      	movs	r2, #70	; 0x46
 80059ec:	2101      	movs	r1, #1
 80059ee:	5499      	strb	r1, [r3, r2]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2247      	movs	r2, #71	; 0x47
 80059f4:	2101      	movs	r1, #1
 80059f6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	223d      	movs	r2, #61	; 0x3d
 80059fc:	2101      	movs	r1, #1
 80059fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	0018      	movs	r0, r3
 8005a04:	46bd      	mov	sp, r7
 8005a06:	b002      	add	sp, #8
 8005a08:	bd80      	pop	{r7, pc}
	...

08005a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	223d      	movs	r2, #61	; 0x3d
 8005a18:	5c9b      	ldrb	r3, [r3, r2]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d001      	beq.n	8005a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e042      	b.n	8005aaa <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	223d      	movs	r2, #61	; 0x3d
 8005a28:	2102      	movs	r1, #2
 8005a2a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68da      	ldr	r2, [r3, #12]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2101      	movs	r1, #1
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a1c      	ldr	r2, [pc, #112]	; (8005ab4 <HAL_TIM_Base_Start_IT+0xa8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00f      	beq.n	8005a66 <HAL_TIM_Base_Start_IT+0x5a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	2380      	movs	r3, #128	; 0x80
 8005a4c:	05db      	lsls	r3, r3, #23
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d009      	beq.n	8005a66 <HAL_TIM_Base_Start_IT+0x5a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a18      	ldr	r2, [pc, #96]	; (8005ab8 <HAL_TIM_Base_Start_IT+0xac>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <HAL_TIM_Base_Start_IT+0x5a>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a16      	ldr	r2, [pc, #88]	; (8005abc <HAL_TIM_Base_Start_IT+0xb0>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d116      	bne.n	8005a94 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	4a14      	ldr	r2, [pc, #80]	; (8005ac0 <HAL_TIM_Base_Start_IT+0xb4>)
 8005a6e:	4013      	ands	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2b06      	cmp	r3, #6
 8005a76:	d016      	beq.n	8005aa6 <HAL_TIM_Base_Start_IT+0x9a>
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	2380      	movs	r3, #128	; 0x80
 8005a7c:	025b      	lsls	r3, r3, #9
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d011      	beq.n	8005aa6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a92:	e008      	b.n	8005aa6 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	e000      	b.n	8005aa8 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa6:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	0018      	movs	r0, r3
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b004      	add	sp, #16
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	46c0      	nop			; (mov r8, r8)
 8005ab4:	40012c00 	.word	0x40012c00
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	00010007 	.word	0x00010007

08005ac4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68da      	ldr	r2, [r3, #12]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	438a      	bics	r2, r1
 8005ada:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	4a0d      	ldr	r2, [pc, #52]	; (8005b18 <HAL_TIM_Base_Stop_IT+0x54>)
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	d10d      	bne.n	8005b04 <HAL_TIM_Base_Stop_IT+0x40>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	4a0b      	ldr	r2, [pc, #44]	; (8005b1c <HAL_TIM_Base_Stop_IT+0x58>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	d107      	bne.n	8005b04 <HAL_TIM_Base_Stop_IT+0x40>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2101      	movs	r1, #1
 8005b00:	438a      	bics	r2, r1
 8005b02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	223d      	movs	r2, #61	; 0x3d
 8005b08:	2101      	movs	r1, #1
 8005b0a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	0018      	movs	r0, r3
 8005b10:	46bd      	mov	sp, r7
 8005b12:	b002      	add	sp, #8
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	46c0      	nop			; (mov r8, r8)
 8005b18:	00001111 	.word	0x00001111
 8005b1c:	00000444 	.word	0x00000444

08005b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	4013      	ands	r3, r2
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d124      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	2202      	movs	r2, #2
 8005b3e:	4013      	ands	r3, r2
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d11d      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2203      	movs	r2, #3
 8005b4a:	4252      	negs	r2, r2
 8005b4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	d004      	beq.n	8005b6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	0018      	movs	r0, r3
 8005b64:	f000 f916 	bl	8005d94 <HAL_TIM_IC_CaptureCallback>
 8005b68:	e007      	b.n	8005b7a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	f000 f909 	bl	8005d84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	0018      	movs	r0, r3
 8005b76:	f000 f915 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	2204      	movs	r2, #4
 8005b88:	4013      	ands	r3, r2
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	d125      	bne.n	8005bda <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	2204      	movs	r2, #4
 8005b96:	4013      	ands	r3, r2
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d11e      	bne.n	8005bda <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2205      	movs	r2, #5
 8005ba2:	4252      	negs	r2, r2
 8005ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2202      	movs	r2, #2
 8005baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	699a      	ldr	r2, [r3, #24]
 8005bb2:	23c0      	movs	r3, #192	; 0xc0
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	d004      	beq.n	8005bc4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	f000 f8e9 	bl	8005d94 <HAL_TIM_IC_CaptureCallback>
 8005bc2:	e007      	b.n	8005bd4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	0018      	movs	r0, r3
 8005bc8:	f000 f8dc 	bl	8005d84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	0018      	movs	r0, r3
 8005bd0:	f000 f8e8 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	2208      	movs	r2, #8
 8005be2:	4013      	ands	r3, r2
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d124      	bne.n	8005c32 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	2208      	movs	r2, #8
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d11d      	bne.n	8005c32 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2209      	movs	r2, #9
 8005bfc:	4252      	negs	r2, r2
 8005bfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2204      	movs	r2, #4
 8005c04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	2203      	movs	r2, #3
 8005c0e:	4013      	ands	r3, r2
 8005c10:	d004      	beq.n	8005c1c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	0018      	movs	r0, r3
 8005c16:	f000 f8bd 	bl	8005d94 <HAL_TIM_IC_CaptureCallback>
 8005c1a:	e007      	b.n	8005c2c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	0018      	movs	r0, r3
 8005c20:	f000 f8b0 	bl	8005d84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	0018      	movs	r0, r3
 8005c28:	f000 f8bc 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	2210      	movs	r2, #16
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	2b10      	cmp	r3, #16
 8005c3e:	d125      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2210      	movs	r2, #16
 8005c48:	4013      	ands	r3, r2
 8005c4a:	2b10      	cmp	r3, #16
 8005c4c:	d11e      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2211      	movs	r2, #17
 8005c54:	4252      	negs	r2, r2
 8005c56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69da      	ldr	r2, [r3, #28]
 8005c64:	23c0      	movs	r3, #192	; 0xc0
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4013      	ands	r3, r2
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f000 f890 	bl	8005d94 <HAL_TIM_IC_CaptureCallback>
 8005c74:	e007      	b.n	8005c86 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f000 f883 	bl	8005d84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	0018      	movs	r0, r3
 8005c82:	f000 f88f 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	2201      	movs	r2, #1
 8005c94:	4013      	ands	r3, r2
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d10f      	bne.n	8005cba <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d108      	bne.n	8005cba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2202      	movs	r2, #2
 8005cae:	4252      	negs	r2, r2
 8005cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f7fd fa0f 	bl	80030d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	2280      	movs	r2, #128	; 0x80
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	2b80      	cmp	r3, #128	; 0x80
 8005cc6:	d10f      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	2280      	movs	r2, #128	; 0x80
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	2b80      	cmp	r3, #128	; 0x80
 8005cd4:	d108      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2281      	movs	r2, #129	; 0x81
 8005cdc:	4252      	negs	r2, r2
 8005cde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f000 f964 	bl	8005fb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	2380      	movs	r3, #128	; 0x80
 8005cf0:	005b      	lsls	r3, r3, #1
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	2380      	movs	r3, #128	; 0x80
 8005cf6:	005b      	lsls	r3, r3, #1
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d10e      	bne.n	8005d1a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	2280      	movs	r2, #128	; 0x80
 8005d04:	4013      	ands	r3, r2
 8005d06:	2b80      	cmp	r3, #128	; 0x80
 8005d08:	d107      	bne.n	8005d1a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a1c      	ldr	r2, [pc, #112]	; (8005d80 <HAL_TIM_IRQHandler+0x260>)
 8005d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	0018      	movs	r0, r3
 8005d16:	f000 f953 	bl	8005fc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	2240      	movs	r2, #64	; 0x40
 8005d22:	4013      	ands	r3, r2
 8005d24:	2b40      	cmp	r3, #64	; 0x40
 8005d26:	d10f      	bne.n	8005d48 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	2240      	movs	r2, #64	; 0x40
 8005d30:	4013      	ands	r3, r2
 8005d32:	2b40      	cmp	r3, #64	; 0x40
 8005d34:	d108      	bne.n	8005d48 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2241      	movs	r2, #65	; 0x41
 8005d3c:	4252      	negs	r2, r2
 8005d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	0018      	movs	r0, r3
 8005d44:	f000 f836 	bl	8005db4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d10f      	bne.n	8005d76 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	4013      	ands	r3, r2
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d108      	bne.n	8005d76 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2221      	movs	r2, #33	; 0x21
 8005d6a:	4252      	negs	r2, r2
 8005d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	0018      	movs	r0, r3
 8005d72:	f000 f915 	bl	8005fa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d76:	46c0      	nop			; (mov r8, r8)
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	b002      	add	sp, #8
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	46c0      	nop			; (mov r8, r8)
 8005d80:	fffffeff 	.word	0xfffffeff

08005d84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d8c:	46c0      	nop			; (mov r8, r8)
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	b002      	add	sp, #8
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d9c:	46c0      	nop			; (mov r8, r8)
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b002      	add	sp, #8
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005dac:	46c0      	nop			; (mov r8, r8)
 8005dae:	46bd      	mov	sp, r7
 8005db0:	b002      	add	sp, #8
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dbc:	46c0      	nop			; (mov r8, r8)
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	b002      	add	sp, #8
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a34      	ldr	r2, [pc, #208]	; (8005ea8 <TIM_Base_SetConfig+0xe4>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d008      	beq.n	8005dee <TIM_Base_SetConfig+0x2a>
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	2380      	movs	r3, #128	; 0x80
 8005de0:	05db      	lsls	r3, r3, #23
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d003      	beq.n	8005dee <TIM_Base_SetConfig+0x2a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a30      	ldr	r2, [pc, #192]	; (8005eac <TIM_Base_SetConfig+0xe8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d108      	bne.n	8005e00 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2270      	movs	r2, #112	; 0x70
 8005df2:	4393      	bics	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a29      	ldr	r2, [pc, #164]	; (8005ea8 <TIM_Base_SetConfig+0xe4>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d018      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	2380      	movs	r3, #128	; 0x80
 8005e0c:	05db      	lsls	r3, r3, #23
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d013      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a25      	ldr	r2, [pc, #148]	; (8005eac <TIM_Base_SetConfig+0xe8>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d00f      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a24      	ldr	r2, [pc, #144]	; (8005eb0 <TIM_Base_SetConfig+0xec>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00b      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a23      	ldr	r2, [pc, #140]	; (8005eb4 <TIM_Base_SetConfig+0xf0>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d007      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a22      	ldr	r2, [pc, #136]	; (8005eb8 <TIM_Base_SetConfig+0xf4>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d003      	beq.n	8005e3a <TIM_Base_SetConfig+0x76>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a21      	ldr	r2, [pc, #132]	; (8005ebc <TIM_Base_SetConfig+0xf8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d108      	bne.n	8005e4c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	4a20      	ldr	r2, [pc, #128]	; (8005ec0 <TIM_Base_SetConfig+0xfc>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2280      	movs	r2, #128	; 0x80
 8005e50:	4393      	bics	r3, r2
 8005e52:	001a      	movs	r2, r3
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	689a      	ldr	r2, [r3, #8]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a0c      	ldr	r2, [pc, #48]	; (8005ea8 <TIM_Base_SetConfig+0xe4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d00b      	beq.n	8005e92 <TIM_Base_SetConfig+0xce>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a0d      	ldr	r2, [pc, #52]	; (8005eb4 <TIM_Base_SetConfig+0xf0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d007      	beq.n	8005e92 <TIM_Base_SetConfig+0xce>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a0c      	ldr	r2, [pc, #48]	; (8005eb8 <TIM_Base_SetConfig+0xf4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d003      	beq.n	8005e92 <TIM_Base_SetConfig+0xce>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a0b      	ldr	r2, [pc, #44]	; (8005ebc <TIM_Base_SetConfig+0xf8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d103      	bne.n	8005e9a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	691a      	ldr	r2, [r3, #16]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	615a      	str	r2, [r3, #20]
}
 8005ea0:	46c0      	nop			; (mov r8, r8)
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	b004      	add	sp, #16
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40000400 	.word	0x40000400
 8005eb0:	40002000 	.word	0x40002000
 8005eb4:	40014000 	.word	0x40014000
 8005eb8:	40014400 	.word	0x40014400
 8005ebc:	40014800 	.word	0x40014800
 8005ec0:	fffffcff 	.word	0xfffffcff

08005ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	223c      	movs	r2, #60	; 0x3c
 8005ed2:	5c9b      	ldrb	r3, [r3, r2]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d101      	bne.n	8005edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	e055      	b.n	8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	223c      	movs	r2, #60	; 0x3c
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	223d      	movs	r2, #61	; 0x3d
 8005ee8:	2102      	movs	r1, #2
 8005eea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a23      	ldr	r2, [pc, #140]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d108      	bne.n	8005f18 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	4a22      	ldr	r2, [pc, #136]	; (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2270      	movs	r2, #112	; 0x70
 8005f1c:	4393      	bics	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a16      	ldr	r2, [pc, #88]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d00f      	beq.n	8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	2380      	movs	r3, #128	; 0x80
 8005f42:	05db      	lsls	r3, r3, #23
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d009      	beq.n	8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a12      	ldr	r2, [pc, #72]	; (8005f98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d004      	beq.n	8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a11      	ldr	r2, [pc, #68]	; (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d10c      	bne.n	8005f76 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2280      	movs	r2, #128	; 0x80
 8005f60:	4393      	bics	r3, r2
 8005f62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	223d      	movs	r2, #61	; 0x3d
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	223c      	movs	r2, #60	; 0x3c
 8005f82:	2100      	movs	r1, #0
 8005f84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	0018      	movs	r0, r3
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	b004      	add	sp, #16
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40012c00 	.word	0x40012c00
 8005f94:	ff0fffff 	.word	0xff0fffff
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40014000 	.word	0x40014000

08005fa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fa8:	46c0      	nop			; (mov r8, r8)
 8005faa:	46bd      	mov	sp, r7
 8005fac:	b002      	add	sp, #8
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fb8:	46c0      	nop			; (mov r8, r8)
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	b002      	add	sp, #8
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fc8:	46c0      	nop			; (mov r8, r8)
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	b002      	add	sp, #8
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e046      	b.n	8006070 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2288      	movs	r2, #136	; 0x88
 8005fe6:	589b      	ldr	r3, [r3, r2]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d107      	bne.n	8005ffc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2284      	movs	r2, #132	; 0x84
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	f7fd f976 	bl	80032e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2288      	movs	r2, #136	; 0x88
 8006000:	2124      	movs	r1, #36	; 0x24
 8006002:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2101      	movs	r1, #1
 8006010:	438a      	bics	r2, r1
 8006012:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	0018      	movs	r0, r3
 8006018:	f000 f9ee 	bl	80063f8 <UART_SetConfig>
 800601c:	0003      	movs	r3, r0
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e024      	b.n	8006070 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	0018      	movs	r0, r3
 8006032:	f000 fc9f 	bl	8006974 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	490d      	ldr	r1, [pc, #52]	; (8006078 <HAL_UART_Init+0xa8>)
 8006042:	400a      	ands	r2, r1
 8006044:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	212a      	movs	r1, #42	; 0x2a
 8006052:	438a      	bics	r2, r1
 8006054:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2101      	movs	r1, #1
 8006062:	430a      	orrs	r2, r1
 8006064:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	0018      	movs	r0, r3
 800606a:	f000 fd37 	bl	8006adc <UART_CheckIdleState>
 800606e:	0003      	movs	r3, r0
}
 8006070:	0018      	movs	r0, r3
 8006072:	46bd      	mov	sp, r7
 8006074:	b002      	add	sp, #8
 8006076:	bd80      	pop	{r7, pc}
 8006078:	ffffb7ff 	.word	0xffffb7ff

0800607c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e032      	b.n	80060f4 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2288      	movs	r2, #136	; 0x88
 8006092:	2124      	movs	r1, #36	; 0x24
 8006094:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2101      	movs	r1, #1
 80060a2:	438a      	bics	r2, r1
 80060a4:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2200      	movs	r2, #0
 80060b4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2200      	movs	r2, #0
 80060bc:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	0018      	movs	r0, r3
 80060c2:	f7fd f9f5 	bl	80034b0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2290      	movs	r2, #144	; 0x90
 80060ca:	2100      	movs	r1, #0
 80060cc:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2288      	movs	r2, #136	; 0x88
 80060d2:	2100      	movs	r1, #0
 80060d4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	228c      	movs	r2, #140	; 0x8c
 80060da:	2100      	movs	r1, #0
 80060dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2284      	movs	r2, #132	; 0x84
 80060ee:	2100      	movs	r1, #0
 80060f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	0018      	movs	r0, r3
 80060f6:	46bd      	mov	sp, r7
 80060f8:	b002      	add	sp, #8
 80060fa:	bd80      	pop	{r7, pc}

080060fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b08a      	sub	sp, #40	; 0x28
 8006100:	af02      	add	r7, sp, #8
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	603b      	str	r3, [r7, #0]
 8006108:	1dbb      	adds	r3, r7, #6
 800610a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2288      	movs	r2, #136	; 0x88
 8006110:	589b      	ldr	r3, [r3, r2]
 8006112:	2b20      	cmp	r3, #32
 8006114:	d000      	beq.n	8006118 <HAL_UART_Transmit+0x1c>
 8006116:	e088      	b.n	800622a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_UART_Transmit+0x2a>
 800611e:	1dbb      	adds	r3, r7, #6
 8006120:	881b      	ldrh	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e080      	b.n	800622c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	2380      	movs	r3, #128	; 0x80
 8006130:	015b      	lsls	r3, r3, #5
 8006132:	429a      	cmp	r2, r3
 8006134:	d109      	bne.n	800614a <HAL_UART_Transmit+0x4e>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d105      	bne.n	800614a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2201      	movs	r2, #1
 8006142:	4013      	ands	r3, r2
 8006144:	d001      	beq.n	800614a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e070      	b.n	800622c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2290      	movs	r2, #144	; 0x90
 800614e:	2100      	movs	r1, #0
 8006150:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2288      	movs	r2, #136	; 0x88
 8006156:	2121      	movs	r1, #33	; 0x21
 8006158:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800615a:	f7fd fb87 	bl	800386c <HAL_GetTick>
 800615e:	0003      	movs	r3, r0
 8006160:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	1dba      	adds	r2, r7, #6
 8006166:	2154      	movs	r1, #84	; 0x54
 8006168:	8812      	ldrh	r2, [r2, #0]
 800616a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	1dba      	adds	r2, r7, #6
 8006170:	2156      	movs	r1, #86	; 0x56
 8006172:	8812      	ldrh	r2, [r2, #0]
 8006174:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	689a      	ldr	r2, [r3, #8]
 800617a:	2380      	movs	r3, #128	; 0x80
 800617c:	015b      	lsls	r3, r3, #5
 800617e:	429a      	cmp	r2, r3
 8006180:	d108      	bne.n	8006194 <HAL_UART_Transmit+0x98>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d104      	bne.n	8006194 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800618a:	2300      	movs	r3, #0
 800618c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	61bb      	str	r3, [r7, #24]
 8006192:	e003      	b.n	800619c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006198:	2300      	movs	r3, #0
 800619a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800619c:	e02c      	b.n	80061f8 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	0013      	movs	r3, r2
 80061a8:	2200      	movs	r2, #0
 80061aa:	2180      	movs	r1, #128	; 0x80
 80061ac:	f000 fce4 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 80061b0:	1e03      	subs	r3, r0, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e039      	b.n	800622c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10b      	bne.n	80061d6 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	001a      	movs	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	05d2      	lsls	r2, r2, #23
 80061ca:	0dd2      	lsrs	r2, r2, #23
 80061cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	3302      	adds	r3, #2
 80061d2:	61bb      	str	r3, [r7, #24]
 80061d4:	e007      	b.n	80061e6 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	781a      	ldrb	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	3301      	adds	r3, #1
 80061e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2256      	movs	r2, #86	; 0x56
 80061ea:	5a9b      	ldrh	r3, [r3, r2]
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	3b01      	subs	r3, #1
 80061f0:	b299      	uxth	r1, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2256      	movs	r2, #86	; 0x56
 80061f6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2256      	movs	r2, #86	; 0x56
 80061fc:	5a9b      	ldrh	r3, [r3, r2]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1cc      	bne.n	800619e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	0013      	movs	r3, r2
 800620e:	2200      	movs	r2, #0
 8006210:	2140      	movs	r1, #64	; 0x40
 8006212:	f000 fcb1 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006216:	1e03      	subs	r3, r0, #0
 8006218:	d001      	beq.n	800621e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e006      	b.n	800622c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2288      	movs	r2, #136	; 0x88
 8006222:	2120      	movs	r1, #32
 8006224:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	e000      	b.n	800622c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800622a:	2302      	movs	r3, #2
  }
}
 800622c:	0018      	movs	r0, r3
 800622e:	46bd      	mov	sp, r7
 8006230:	b008      	add	sp, #32
 8006232:	bd80      	pop	{r7, pc}

08006234 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b08a      	sub	sp, #40	; 0x28
 8006238:	af02      	add	r7, sp, #8
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	603b      	str	r3, [r7, #0]
 8006240:	1dbb      	adds	r3, r7, #6
 8006242:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	228c      	movs	r2, #140	; 0x8c
 8006248:	589b      	ldr	r3, [r3, r2]
 800624a:	2b20      	cmp	r3, #32
 800624c:	d000      	beq.n	8006250 <HAL_UART_Receive+0x1c>
 800624e:	e0cc      	b.n	80063ea <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_UART_Receive+0x2a>
 8006256:	1dbb      	adds	r3, r7, #6
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e0c4      	b.n	80063ec <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	2380      	movs	r3, #128	; 0x80
 8006268:	015b      	lsls	r3, r3, #5
 800626a:	429a      	cmp	r2, r3
 800626c:	d109      	bne.n	8006282 <HAL_UART_Receive+0x4e>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d105      	bne.n	8006282 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	2201      	movs	r2, #1
 800627a:	4013      	ands	r3, r2
 800627c:	d001      	beq.n	8006282 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e0b4      	b.n	80063ec <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2290      	movs	r2, #144	; 0x90
 8006286:	2100      	movs	r1, #0
 8006288:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	228c      	movs	r2, #140	; 0x8c
 800628e:	2122      	movs	r1, #34	; 0x22
 8006290:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006298:	f7fd fae8 	bl	800386c <HAL_GetTick>
 800629c:	0003      	movs	r3, r0
 800629e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	1dba      	adds	r2, r7, #6
 80062a4:	215c      	movs	r1, #92	; 0x5c
 80062a6:	8812      	ldrh	r2, [r2, #0]
 80062a8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	1dba      	adds	r2, r7, #6
 80062ae:	215e      	movs	r1, #94	; 0x5e
 80062b0:	8812      	ldrh	r2, [r2, #0]
 80062b2:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	2380      	movs	r3, #128	; 0x80
 80062ba:	015b      	lsls	r3, r3, #5
 80062bc:	429a      	cmp	r2, r3
 80062be:	d10d      	bne.n	80062dc <HAL_UART_Receive+0xa8>
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d104      	bne.n	80062d2 <HAL_UART_Receive+0x9e>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2260      	movs	r2, #96	; 0x60
 80062cc:	4949      	ldr	r1, [pc, #292]	; (80063f4 <HAL_UART_Receive+0x1c0>)
 80062ce:	5299      	strh	r1, [r3, r2]
 80062d0:	e02e      	b.n	8006330 <HAL_UART_Receive+0xfc>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2260      	movs	r2, #96	; 0x60
 80062d6:	21ff      	movs	r1, #255	; 0xff
 80062d8:	5299      	strh	r1, [r3, r2]
 80062da:	e029      	b.n	8006330 <HAL_UART_Receive+0xfc>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10d      	bne.n	8006300 <HAL_UART_Receive+0xcc>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d104      	bne.n	80062f6 <HAL_UART_Receive+0xc2>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2260      	movs	r2, #96	; 0x60
 80062f0:	21ff      	movs	r1, #255	; 0xff
 80062f2:	5299      	strh	r1, [r3, r2]
 80062f4:	e01c      	b.n	8006330 <HAL_UART_Receive+0xfc>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2260      	movs	r2, #96	; 0x60
 80062fa:	217f      	movs	r1, #127	; 0x7f
 80062fc:	5299      	strh	r1, [r3, r2]
 80062fe:	e017      	b.n	8006330 <HAL_UART_Receive+0xfc>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	2380      	movs	r3, #128	; 0x80
 8006306:	055b      	lsls	r3, r3, #21
 8006308:	429a      	cmp	r2, r3
 800630a:	d10d      	bne.n	8006328 <HAL_UART_Receive+0xf4>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <HAL_UART_Receive+0xea>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2260      	movs	r2, #96	; 0x60
 8006318:	217f      	movs	r1, #127	; 0x7f
 800631a:	5299      	strh	r1, [r3, r2]
 800631c:	e008      	b.n	8006330 <HAL_UART_Receive+0xfc>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2260      	movs	r2, #96	; 0x60
 8006322:	213f      	movs	r1, #63	; 0x3f
 8006324:	5299      	strh	r1, [r3, r2]
 8006326:	e003      	b.n	8006330 <HAL_UART_Receive+0xfc>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2260      	movs	r2, #96	; 0x60
 800632c:	2100      	movs	r1, #0
 800632e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006330:	2312      	movs	r3, #18
 8006332:	18fb      	adds	r3, r7, r3
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	2160      	movs	r1, #96	; 0x60
 8006338:	5a52      	ldrh	r2, [r2, r1]
 800633a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	2380      	movs	r3, #128	; 0x80
 8006342:	015b      	lsls	r3, r3, #5
 8006344:	429a      	cmp	r2, r3
 8006346:	d108      	bne.n	800635a <HAL_UART_Receive+0x126>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d104      	bne.n	800635a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006350:	2300      	movs	r3, #0
 8006352:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	61bb      	str	r3, [r7, #24]
 8006358:	e003      	b.n	8006362 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800635e:	2300      	movs	r3, #0
 8006360:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006362:	e036      	b.n	80063d2 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	0013      	movs	r3, r2
 800636e:	2200      	movs	r2, #0
 8006370:	2120      	movs	r1, #32
 8006372:	f000 fc01 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006376:	1e03      	subs	r3, r0, #0
 8006378:	d001      	beq.n	800637e <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e036      	b.n	80063ec <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d10e      	bne.n	80063a2 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638a:	b29b      	uxth	r3, r3
 800638c:	2212      	movs	r2, #18
 800638e:	18ba      	adds	r2, r7, r2
 8006390:	8812      	ldrh	r2, [r2, #0]
 8006392:	4013      	ands	r3, r2
 8006394:	b29a      	uxth	r2, r3
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	3302      	adds	r3, #2
 800639e:	61bb      	str	r3, [r7, #24]
 80063a0:	e00e      	b.n	80063c0 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2212      	movs	r2, #18
 80063ac:	18ba      	adds	r2, r7, r2
 80063ae:	8812      	ldrh	r2, [r2, #0]
 80063b0:	b2d2      	uxtb	r2, r2
 80063b2:	4013      	ands	r3, r2
 80063b4:	b2da      	uxtb	r2, r3
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	3301      	adds	r3, #1
 80063be:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	225e      	movs	r2, #94	; 0x5e
 80063c4:	5a9b      	ldrh	r3, [r3, r2]
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b299      	uxth	r1, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	225e      	movs	r2, #94	; 0x5e
 80063d0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	225e      	movs	r2, #94	; 0x5e
 80063d6:	5a9b      	ldrh	r3, [r3, r2]
 80063d8:	b29b      	uxth	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1c2      	bne.n	8006364 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	228c      	movs	r2, #140	; 0x8c
 80063e2:	2120      	movs	r1, #32
 80063e4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	e000      	b.n	80063ec <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 80063ea:	2302      	movs	r3, #2
  }
}
 80063ec:	0018      	movs	r0, r3
 80063ee:	46bd      	mov	sp, r7
 80063f0:	b008      	add	sp, #32
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	000001ff 	.word	0x000001ff

080063f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063f8:	b5b0      	push	{r4, r5, r7, lr}
 80063fa:	b090      	sub	sp, #64	; 0x40
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006400:	231a      	movs	r3, #26
 8006402:	2220      	movs	r2, #32
 8006404:	189b      	adds	r3, r3, r2
 8006406:	19db      	adds	r3, r3, r7
 8006408:	2200      	movs	r2, #0
 800640a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640e:	689a      	ldr	r2, [r3, #8]
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	431a      	orrs	r2, r3
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	695b      	ldr	r3, [r3, #20]
 800641a:	431a      	orrs	r2, r3
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	69db      	ldr	r3, [r3, #28]
 8006420:	4313      	orrs	r3, r2
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4aaf      	ldr	r2, [pc, #700]	; (80066e8 <UART_SetConfig+0x2f0>)
 800642c:	4013      	ands	r3, r2
 800642e:	0019      	movs	r1, r3
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006436:	430b      	orrs	r3, r1
 8006438:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	4aaa      	ldr	r2, [pc, #680]	; (80066ec <UART_SetConfig+0x2f4>)
 8006442:	4013      	ands	r3, r2
 8006444:	0018      	movs	r0, r3
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	68d9      	ldr	r1, [r3, #12]
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	0003      	movs	r3, r0
 8006450:	430b      	orrs	r3, r1
 8006452:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	699b      	ldr	r3, [r3, #24]
 8006458:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4aa4      	ldr	r2, [pc, #656]	; (80066f0 <UART_SetConfig+0x2f8>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d004      	beq.n	800646e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800646a:	4313      	orrs	r3, r2
 800646c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	4a9f      	ldr	r2, [pc, #636]	; (80066f4 <UART_SetConfig+0x2fc>)
 8006476:	4013      	ands	r3, r2
 8006478:	0019      	movs	r1, r3
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006480:	430b      	orrs	r3, r1
 8006482:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648a:	220f      	movs	r2, #15
 800648c:	4393      	bics	r3, r2
 800648e:	0018      	movs	r0, r3
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	0003      	movs	r3, r0
 800649a:	430b      	orrs	r3, r1
 800649c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a95      	ldr	r2, [pc, #596]	; (80066f8 <UART_SetConfig+0x300>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d131      	bne.n	800650c <UART_SetConfig+0x114>
 80064a8:	4b94      	ldr	r3, [pc, #592]	; (80066fc <UART_SetConfig+0x304>)
 80064aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ac:	2203      	movs	r2, #3
 80064ae:	4013      	ands	r3, r2
 80064b0:	2b03      	cmp	r3, #3
 80064b2:	d01d      	beq.n	80064f0 <UART_SetConfig+0xf8>
 80064b4:	d823      	bhi.n	80064fe <UART_SetConfig+0x106>
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	d00c      	beq.n	80064d4 <UART_SetConfig+0xdc>
 80064ba:	d820      	bhi.n	80064fe <UART_SetConfig+0x106>
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d002      	beq.n	80064c6 <UART_SetConfig+0xce>
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d00e      	beq.n	80064e2 <UART_SetConfig+0xea>
 80064c4:	e01b      	b.n	80064fe <UART_SetConfig+0x106>
 80064c6:	231b      	movs	r3, #27
 80064c8:	2220      	movs	r2, #32
 80064ca:	189b      	adds	r3, r3, r2
 80064cc:	19db      	adds	r3, r3, r7
 80064ce:	2200      	movs	r2, #0
 80064d0:	701a      	strb	r2, [r3, #0]
 80064d2:	e0b4      	b.n	800663e <UART_SetConfig+0x246>
 80064d4:	231b      	movs	r3, #27
 80064d6:	2220      	movs	r2, #32
 80064d8:	189b      	adds	r3, r3, r2
 80064da:	19db      	adds	r3, r3, r7
 80064dc:	2202      	movs	r2, #2
 80064de:	701a      	strb	r2, [r3, #0]
 80064e0:	e0ad      	b.n	800663e <UART_SetConfig+0x246>
 80064e2:	231b      	movs	r3, #27
 80064e4:	2220      	movs	r2, #32
 80064e6:	189b      	adds	r3, r3, r2
 80064e8:	19db      	adds	r3, r3, r7
 80064ea:	2204      	movs	r2, #4
 80064ec:	701a      	strb	r2, [r3, #0]
 80064ee:	e0a6      	b.n	800663e <UART_SetConfig+0x246>
 80064f0:	231b      	movs	r3, #27
 80064f2:	2220      	movs	r2, #32
 80064f4:	189b      	adds	r3, r3, r2
 80064f6:	19db      	adds	r3, r3, r7
 80064f8:	2208      	movs	r2, #8
 80064fa:	701a      	strb	r2, [r3, #0]
 80064fc:	e09f      	b.n	800663e <UART_SetConfig+0x246>
 80064fe:	231b      	movs	r3, #27
 8006500:	2220      	movs	r2, #32
 8006502:	189b      	adds	r3, r3, r2
 8006504:	19db      	adds	r3, r3, r7
 8006506:	2210      	movs	r2, #16
 8006508:	701a      	strb	r2, [r3, #0]
 800650a:	e098      	b.n	800663e <UART_SetConfig+0x246>
 800650c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a7b      	ldr	r2, [pc, #492]	; (8006700 <UART_SetConfig+0x308>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d131      	bne.n	800657a <UART_SetConfig+0x182>
 8006516:	4b79      	ldr	r3, [pc, #484]	; (80066fc <UART_SetConfig+0x304>)
 8006518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800651a:	220c      	movs	r2, #12
 800651c:	4013      	ands	r3, r2
 800651e:	2b0c      	cmp	r3, #12
 8006520:	d01d      	beq.n	800655e <UART_SetConfig+0x166>
 8006522:	d823      	bhi.n	800656c <UART_SetConfig+0x174>
 8006524:	2b08      	cmp	r3, #8
 8006526:	d00c      	beq.n	8006542 <UART_SetConfig+0x14a>
 8006528:	d820      	bhi.n	800656c <UART_SetConfig+0x174>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d002      	beq.n	8006534 <UART_SetConfig+0x13c>
 800652e:	2b04      	cmp	r3, #4
 8006530:	d00e      	beq.n	8006550 <UART_SetConfig+0x158>
 8006532:	e01b      	b.n	800656c <UART_SetConfig+0x174>
 8006534:	231b      	movs	r3, #27
 8006536:	2220      	movs	r2, #32
 8006538:	189b      	adds	r3, r3, r2
 800653a:	19db      	adds	r3, r3, r7
 800653c:	2200      	movs	r2, #0
 800653e:	701a      	strb	r2, [r3, #0]
 8006540:	e07d      	b.n	800663e <UART_SetConfig+0x246>
 8006542:	231b      	movs	r3, #27
 8006544:	2220      	movs	r2, #32
 8006546:	189b      	adds	r3, r3, r2
 8006548:	19db      	adds	r3, r3, r7
 800654a:	2202      	movs	r2, #2
 800654c:	701a      	strb	r2, [r3, #0]
 800654e:	e076      	b.n	800663e <UART_SetConfig+0x246>
 8006550:	231b      	movs	r3, #27
 8006552:	2220      	movs	r2, #32
 8006554:	189b      	adds	r3, r3, r2
 8006556:	19db      	adds	r3, r3, r7
 8006558:	2204      	movs	r2, #4
 800655a:	701a      	strb	r2, [r3, #0]
 800655c:	e06f      	b.n	800663e <UART_SetConfig+0x246>
 800655e:	231b      	movs	r3, #27
 8006560:	2220      	movs	r2, #32
 8006562:	189b      	adds	r3, r3, r2
 8006564:	19db      	adds	r3, r3, r7
 8006566:	2208      	movs	r2, #8
 8006568:	701a      	strb	r2, [r3, #0]
 800656a:	e068      	b.n	800663e <UART_SetConfig+0x246>
 800656c:	231b      	movs	r3, #27
 800656e:	2220      	movs	r2, #32
 8006570:	189b      	adds	r3, r3, r2
 8006572:	19db      	adds	r3, r3, r7
 8006574:	2210      	movs	r2, #16
 8006576:	701a      	strb	r2, [r3, #0]
 8006578:	e061      	b.n	800663e <UART_SetConfig+0x246>
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a61      	ldr	r2, [pc, #388]	; (8006704 <UART_SetConfig+0x30c>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d106      	bne.n	8006592 <UART_SetConfig+0x19a>
 8006584:	231b      	movs	r3, #27
 8006586:	2220      	movs	r2, #32
 8006588:	189b      	adds	r3, r3, r2
 800658a:	19db      	adds	r3, r3, r7
 800658c:	2200      	movs	r2, #0
 800658e:	701a      	strb	r2, [r3, #0]
 8006590:	e055      	b.n	800663e <UART_SetConfig+0x246>
 8006592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a5c      	ldr	r2, [pc, #368]	; (8006708 <UART_SetConfig+0x310>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d106      	bne.n	80065aa <UART_SetConfig+0x1b2>
 800659c:	231b      	movs	r3, #27
 800659e:	2220      	movs	r2, #32
 80065a0:	189b      	adds	r3, r3, r2
 80065a2:	19db      	adds	r3, r3, r7
 80065a4:	2200      	movs	r2, #0
 80065a6:	701a      	strb	r2, [r3, #0]
 80065a8:	e049      	b.n	800663e <UART_SetConfig+0x246>
 80065aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a50      	ldr	r2, [pc, #320]	; (80066f0 <UART_SetConfig+0x2f8>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d13e      	bne.n	8006632 <UART_SetConfig+0x23a>
 80065b4:	4b51      	ldr	r3, [pc, #324]	; (80066fc <UART_SetConfig+0x304>)
 80065b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065b8:	23c0      	movs	r3, #192	; 0xc0
 80065ba:	011b      	lsls	r3, r3, #4
 80065bc:	4013      	ands	r3, r2
 80065be:	22c0      	movs	r2, #192	; 0xc0
 80065c0:	0112      	lsls	r2, r2, #4
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d027      	beq.n	8006616 <UART_SetConfig+0x21e>
 80065c6:	22c0      	movs	r2, #192	; 0xc0
 80065c8:	0112      	lsls	r2, r2, #4
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d82a      	bhi.n	8006624 <UART_SetConfig+0x22c>
 80065ce:	2280      	movs	r2, #128	; 0x80
 80065d0:	0112      	lsls	r2, r2, #4
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d011      	beq.n	80065fa <UART_SetConfig+0x202>
 80065d6:	2280      	movs	r2, #128	; 0x80
 80065d8:	0112      	lsls	r2, r2, #4
 80065da:	4293      	cmp	r3, r2
 80065dc:	d822      	bhi.n	8006624 <UART_SetConfig+0x22c>
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d004      	beq.n	80065ec <UART_SetConfig+0x1f4>
 80065e2:	2280      	movs	r2, #128	; 0x80
 80065e4:	00d2      	lsls	r2, r2, #3
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00e      	beq.n	8006608 <UART_SetConfig+0x210>
 80065ea:	e01b      	b.n	8006624 <UART_SetConfig+0x22c>
 80065ec:	231b      	movs	r3, #27
 80065ee:	2220      	movs	r2, #32
 80065f0:	189b      	adds	r3, r3, r2
 80065f2:	19db      	adds	r3, r3, r7
 80065f4:	2200      	movs	r2, #0
 80065f6:	701a      	strb	r2, [r3, #0]
 80065f8:	e021      	b.n	800663e <UART_SetConfig+0x246>
 80065fa:	231b      	movs	r3, #27
 80065fc:	2220      	movs	r2, #32
 80065fe:	189b      	adds	r3, r3, r2
 8006600:	19db      	adds	r3, r3, r7
 8006602:	2202      	movs	r2, #2
 8006604:	701a      	strb	r2, [r3, #0]
 8006606:	e01a      	b.n	800663e <UART_SetConfig+0x246>
 8006608:	231b      	movs	r3, #27
 800660a:	2220      	movs	r2, #32
 800660c:	189b      	adds	r3, r3, r2
 800660e:	19db      	adds	r3, r3, r7
 8006610:	2204      	movs	r2, #4
 8006612:	701a      	strb	r2, [r3, #0]
 8006614:	e013      	b.n	800663e <UART_SetConfig+0x246>
 8006616:	231b      	movs	r3, #27
 8006618:	2220      	movs	r2, #32
 800661a:	189b      	adds	r3, r3, r2
 800661c:	19db      	adds	r3, r3, r7
 800661e:	2208      	movs	r2, #8
 8006620:	701a      	strb	r2, [r3, #0]
 8006622:	e00c      	b.n	800663e <UART_SetConfig+0x246>
 8006624:	231b      	movs	r3, #27
 8006626:	2220      	movs	r2, #32
 8006628:	189b      	adds	r3, r3, r2
 800662a:	19db      	adds	r3, r3, r7
 800662c:	2210      	movs	r2, #16
 800662e:	701a      	strb	r2, [r3, #0]
 8006630:	e005      	b.n	800663e <UART_SetConfig+0x246>
 8006632:	231b      	movs	r3, #27
 8006634:	2220      	movs	r2, #32
 8006636:	189b      	adds	r3, r3, r2
 8006638:	19db      	adds	r3, r3, r7
 800663a:	2210      	movs	r2, #16
 800663c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800663e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a2b      	ldr	r2, [pc, #172]	; (80066f0 <UART_SetConfig+0x2f8>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d000      	beq.n	800664a <UART_SetConfig+0x252>
 8006648:	e0a9      	b.n	800679e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800664a:	231b      	movs	r3, #27
 800664c:	2220      	movs	r2, #32
 800664e:	189b      	adds	r3, r3, r2
 8006650:	19db      	adds	r3, r3, r7
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	2b08      	cmp	r3, #8
 8006656:	d015      	beq.n	8006684 <UART_SetConfig+0x28c>
 8006658:	dc18      	bgt.n	800668c <UART_SetConfig+0x294>
 800665a:	2b04      	cmp	r3, #4
 800665c:	d00d      	beq.n	800667a <UART_SetConfig+0x282>
 800665e:	dc15      	bgt.n	800668c <UART_SetConfig+0x294>
 8006660:	2b00      	cmp	r3, #0
 8006662:	d002      	beq.n	800666a <UART_SetConfig+0x272>
 8006664:	2b02      	cmp	r3, #2
 8006666:	d005      	beq.n	8006674 <UART_SetConfig+0x27c>
 8006668:	e010      	b.n	800668c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800666a:	f7fe faa1 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 800666e:	0003      	movs	r3, r0
 8006670:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006672:	e014      	b.n	800669e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006674:	4b25      	ldr	r3, [pc, #148]	; (800670c <UART_SetConfig+0x314>)
 8006676:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006678:	e011      	b.n	800669e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800667a:	f7fe fa0d 	bl	8004a98 <HAL_RCC_GetSysClockFreq>
 800667e:	0003      	movs	r3, r0
 8006680:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006682:	e00c      	b.n	800669e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006684:	2380      	movs	r3, #128	; 0x80
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800668a:	e008      	b.n	800669e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006690:	231a      	movs	r3, #26
 8006692:	2220      	movs	r2, #32
 8006694:	189b      	adds	r3, r3, r2
 8006696:	19db      	adds	r3, r3, r7
 8006698:	2201      	movs	r2, #1
 800669a:	701a      	strb	r2, [r3, #0]
        break;
 800669c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800669e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d100      	bne.n	80066a6 <UART_SetConfig+0x2ae>
 80066a4:	e14b      	b.n	800693e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066aa:	4b19      	ldr	r3, [pc, #100]	; (8006710 <UART_SetConfig+0x318>)
 80066ac:	0052      	lsls	r2, r2, #1
 80066ae:	5ad3      	ldrh	r3, [r2, r3]
 80066b0:	0019      	movs	r1, r3
 80066b2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80066b4:	f7f9 fd42 	bl	800013c <__udivsi3>
 80066b8:	0003      	movs	r3, r0
 80066ba:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066be:	685a      	ldr	r2, [r3, #4]
 80066c0:	0013      	movs	r3, r2
 80066c2:	005b      	lsls	r3, r3, #1
 80066c4:	189b      	adds	r3, r3, r2
 80066c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d305      	bcc.n	80066d8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d91d      	bls.n	8006714 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80066d8:	231a      	movs	r3, #26
 80066da:	2220      	movs	r2, #32
 80066dc:	189b      	adds	r3, r3, r2
 80066de:	19db      	adds	r3, r3, r7
 80066e0:	2201      	movs	r2, #1
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	e12b      	b.n	800693e <UART_SetConfig+0x546>
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	cfff69f3 	.word	0xcfff69f3
 80066ec:	ffffcfff 	.word	0xffffcfff
 80066f0:	40008000 	.word	0x40008000
 80066f4:	11fff4ff 	.word	0x11fff4ff
 80066f8:	40013800 	.word	0x40013800
 80066fc:	40021000 	.word	0x40021000
 8006700:	40004400 	.word	0x40004400
 8006704:	40004800 	.word	0x40004800
 8006708:	40004c00 	.word	0x40004c00
 800670c:	00f42400 	.word	0x00f42400
 8006710:	08012a6c 	.word	0x08012a6c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006716:	61bb      	str	r3, [r7, #24]
 8006718:	2300      	movs	r3, #0
 800671a:	61fb      	str	r3, [r7, #28]
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006720:	4b92      	ldr	r3, [pc, #584]	; (800696c <UART_SetConfig+0x574>)
 8006722:	0052      	lsls	r2, r2, #1
 8006724:	5ad3      	ldrh	r3, [r2, r3]
 8006726:	613b      	str	r3, [r7, #16]
 8006728:	2300      	movs	r3, #0
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	69b8      	ldr	r0, [r7, #24]
 8006732:	69f9      	ldr	r1, [r7, #28]
 8006734:	f7f9 feb6 	bl	80004a4 <__aeabi_uldivmod>
 8006738:	0002      	movs	r2, r0
 800673a:	000b      	movs	r3, r1
 800673c:	0e11      	lsrs	r1, r2, #24
 800673e:	021d      	lsls	r5, r3, #8
 8006740:	430d      	orrs	r5, r1
 8006742:	0214      	lsls	r4, r2, #8
 8006744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	085b      	lsrs	r3, r3, #1
 800674a:	60bb      	str	r3, [r7, #8]
 800674c:	2300      	movs	r3, #0
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	68b8      	ldr	r0, [r7, #8]
 8006752:	68f9      	ldr	r1, [r7, #12]
 8006754:	1900      	adds	r0, r0, r4
 8006756:	4169      	adcs	r1, r5
 8006758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	603b      	str	r3, [r7, #0]
 800675e:	2300      	movs	r3, #0
 8006760:	607b      	str	r3, [r7, #4]
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f7f9 fe9d 	bl	80004a4 <__aeabi_uldivmod>
 800676a:	0002      	movs	r2, r0
 800676c:	000b      	movs	r3, r1
 800676e:	0013      	movs	r3, r2
 8006770:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006774:	23c0      	movs	r3, #192	; 0xc0
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	429a      	cmp	r2, r3
 800677a:	d309      	bcc.n	8006790 <UART_SetConfig+0x398>
 800677c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800677e:	2380      	movs	r3, #128	; 0x80
 8006780:	035b      	lsls	r3, r3, #13
 8006782:	429a      	cmp	r2, r3
 8006784:	d204      	bcs.n	8006790 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800678c:	60da      	str	r2, [r3, #12]
 800678e:	e0d6      	b.n	800693e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006790:	231a      	movs	r3, #26
 8006792:	2220      	movs	r2, #32
 8006794:	189b      	adds	r3, r3, r2
 8006796:	19db      	adds	r3, r3, r7
 8006798:	2201      	movs	r2, #1
 800679a:	701a      	strb	r2, [r3, #0]
 800679c:	e0cf      	b.n	800693e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800679e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a0:	69da      	ldr	r2, [r3, #28]
 80067a2:	2380      	movs	r3, #128	; 0x80
 80067a4:	021b      	lsls	r3, r3, #8
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d000      	beq.n	80067ac <UART_SetConfig+0x3b4>
 80067aa:	e070      	b.n	800688e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80067ac:	231b      	movs	r3, #27
 80067ae:	2220      	movs	r2, #32
 80067b0:	189b      	adds	r3, r3, r2
 80067b2:	19db      	adds	r3, r3, r7
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	2b08      	cmp	r3, #8
 80067b8:	d015      	beq.n	80067e6 <UART_SetConfig+0x3ee>
 80067ba:	dc18      	bgt.n	80067ee <UART_SetConfig+0x3f6>
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d00d      	beq.n	80067dc <UART_SetConfig+0x3e4>
 80067c0:	dc15      	bgt.n	80067ee <UART_SetConfig+0x3f6>
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d002      	beq.n	80067cc <UART_SetConfig+0x3d4>
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d005      	beq.n	80067d6 <UART_SetConfig+0x3de>
 80067ca:	e010      	b.n	80067ee <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067cc:	f7fe f9f0 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 80067d0:	0003      	movs	r3, r0
 80067d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067d4:	e014      	b.n	8006800 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d6:	4b66      	ldr	r3, [pc, #408]	; (8006970 <UART_SetConfig+0x578>)
 80067d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067da:	e011      	b.n	8006800 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067dc:	f7fe f95c 	bl	8004a98 <HAL_RCC_GetSysClockFreq>
 80067e0:	0003      	movs	r3, r0
 80067e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067e4:	e00c      	b.n	8006800 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067e6:	2380      	movs	r3, #128	; 0x80
 80067e8:	021b      	lsls	r3, r3, #8
 80067ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067ec:	e008      	b.n	8006800 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80067f2:	231a      	movs	r3, #26
 80067f4:	2220      	movs	r2, #32
 80067f6:	189b      	adds	r3, r3, r2
 80067f8:	19db      	adds	r3, r3, r7
 80067fa:	2201      	movs	r2, #1
 80067fc:	701a      	strb	r2, [r3, #0]
        break;
 80067fe:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006802:	2b00      	cmp	r3, #0
 8006804:	d100      	bne.n	8006808 <UART_SetConfig+0x410>
 8006806:	e09a      	b.n	800693e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800680c:	4b57      	ldr	r3, [pc, #348]	; (800696c <UART_SetConfig+0x574>)
 800680e:	0052      	lsls	r2, r2, #1
 8006810:	5ad3      	ldrh	r3, [r2, r3]
 8006812:	0019      	movs	r1, r3
 8006814:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006816:	f7f9 fc91 	bl	800013c <__udivsi3>
 800681a:	0003      	movs	r3, r0
 800681c:	005a      	lsls	r2, r3, #1
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	085b      	lsrs	r3, r3, #1
 8006824:	18d2      	adds	r2, r2, r3
 8006826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	0019      	movs	r1, r3
 800682c:	0010      	movs	r0, r2
 800682e:	f7f9 fc85 	bl	800013c <__udivsi3>
 8006832:	0003      	movs	r3, r0
 8006834:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006838:	2b0f      	cmp	r3, #15
 800683a:	d921      	bls.n	8006880 <UART_SetConfig+0x488>
 800683c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800683e:	2380      	movs	r3, #128	; 0x80
 8006840:	025b      	lsls	r3, r3, #9
 8006842:	429a      	cmp	r2, r3
 8006844:	d21c      	bcs.n	8006880 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006848:	b29a      	uxth	r2, r3
 800684a:	200e      	movs	r0, #14
 800684c:	2420      	movs	r4, #32
 800684e:	1903      	adds	r3, r0, r4
 8006850:	19db      	adds	r3, r3, r7
 8006852:	210f      	movs	r1, #15
 8006854:	438a      	bics	r2, r1
 8006856:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685a:	085b      	lsrs	r3, r3, #1
 800685c:	b29b      	uxth	r3, r3
 800685e:	2207      	movs	r2, #7
 8006860:	4013      	ands	r3, r2
 8006862:	b299      	uxth	r1, r3
 8006864:	1903      	adds	r3, r0, r4
 8006866:	19db      	adds	r3, r3, r7
 8006868:	1902      	adds	r2, r0, r4
 800686a:	19d2      	adds	r2, r2, r7
 800686c:	8812      	ldrh	r2, [r2, #0]
 800686e:	430a      	orrs	r2, r1
 8006870:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	1902      	adds	r2, r0, r4
 8006878:	19d2      	adds	r2, r2, r7
 800687a:	8812      	ldrh	r2, [r2, #0]
 800687c:	60da      	str	r2, [r3, #12]
 800687e:	e05e      	b.n	800693e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006880:	231a      	movs	r3, #26
 8006882:	2220      	movs	r2, #32
 8006884:	189b      	adds	r3, r3, r2
 8006886:	19db      	adds	r3, r3, r7
 8006888:	2201      	movs	r2, #1
 800688a:	701a      	strb	r2, [r3, #0]
 800688c:	e057      	b.n	800693e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800688e:	231b      	movs	r3, #27
 8006890:	2220      	movs	r2, #32
 8006892:	189b      	adds	r3, r3, r2
 8006894:	19db      	adds	r3, r3, r7
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	2b08      	cmp	r3, #8
 800689a:	d015      	beq.n	80068c8 <UART_SetConfig+0x4d0>
 800689c:	dc18      	bgt.n	80068d0 <UART_SetConfig+0x4d8>
 800689e:	2b04      	cmp	r3, #4
 80068a0:	d00d      	beq.n	80068be <UART_SetConfig+0x4c6>
 80068a2:	dc15      	bgt.n	80068d0 <UART_SetConfig+0x4d8>
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d002      	beq.n	80068ae <UART_SetConfig+0x4b6>
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d005      	beq.n	80068b8 <UART_SetConfig+0x4c0>
 80068ac:	e010      	b.n	80068d0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068ae:	f7fe f97f 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 80068b2:	0003      	movs	r3, r0
 80068b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068b6:	e014      	b.n	80068e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068b8:	4b2d      	ldr	r3, [pc, #180]	; (8006970 <UART_SetConfig+0x578>)
 80068ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068bc:	e011      	b.n	80068e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068be:	f7fe f8eb 	bl	8004a98 <HAL_RCC_GetSysClockFreq>
 80068c2:	0003      	movs	r3, r0
 80068c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068c6:	e00c      	b.n	80068e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068c8:	2380      	movs	r3, #128	; 0x80
 80068ca:	021b      	lsls	r3, r3, #8
 80068cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068ce:	e008      	b.n	80068e2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80068d0:	2300      	movs	r3, #0
 80068d2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80068d4:	231a      	movs	r3, #26
 80068d6:	2220      	movs	r2, #32
 80068d8:	189b      	adds	r3, r3, r2
 80068da:	19db      	adds	r3, r3, r7
 80068dc:	2201      	movs	r2, #1
 80068de:	701a      	strb	r2, [r3, #0]
        break;
 80068e0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80068e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d02a      	beq.n	800693e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068ec:	4b1f      	ldr	r3, [pc, #124]	; (800696c <UART_SetConfig+0x574>)
 80068ee:	0052      	lsls	r2, r2, #1
 80068f0:	5ad3      	ldrh	r3, [r2, r3]
 80068f2:	0019      	movs	r1, r3
 80068f4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80068f6:	f7f9 fc21 	bl	800013c <__udivsi3>
 80068fa:	0003      	movs	r3, r0
 80068fc:	001a      	movs	r2, r3
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	085b      	lsrs	r3, r3, #1
 8006904:	18d2      	adds	r2, r2, r3
 8006906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	0019      	movs	r1, r3
 800690c:	0010      	movs	r0, r2
 800690e:	f7f9 fc15 	bl	800013c <__udivsi3>
 8006912:	0003      	movs	r3, r0
 8006914:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006918:	2b0f      	cmp	r3, #15
 800691a:	d90a      	bls.n	8006932 <UART_SetConfig+0x53a>
 800691c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800691e:	2380      	movs	r3, #128	; 0x80
 8006920:	025b      	lsls	r3, r3, #9
 8006922:	429a      	cmp	r2, r3
 8006924:	d205      	bcs.n	8006932 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006928:	b29a      	uxth	r2, r3
 800692a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60da      	str	r2, [r3, #12]
 8006930:	e005      	b.n	800693e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006932:	231a      	movs	r3, #26
 8006934:	2220      	movs	r2, #32
 8006936:	189b      	adds	r3, r3, r2
 8006938:	19db      	adds	r3, r3, r7
 800693a:	2201      	movs	r2, #1
 800693c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006940:	226a      	movs	r2, #106	; 0x6a
 8006942:	2101      	movs	r1, #1
 8006944:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006948:	2268      	movs	r2, #104	; 0x68
 800694a:	2101      	movs	r1, #1
 800694c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	2200      	movs	r2, #0
 8006952:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006956:	2200      	movs	r2, #0
 8006958:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800695a:	231a      	movs	r3, #26
 800695c:	2220      	movs	r2, #32
 800695e:	189b      	adds	r3, r3, r2
 8006960:	19db      	adds	r3, r3, r7
 8006962:	781b      	ldrb	r3, [r3, #0]
}
 8006964:	0018      	movs	r0, r3
 8006966:	46bd      	mov	sp, r7
 8006968:	b010      	add	sp, #64	; 0x40
 800696a:	bdb0      	pop	{r4, r5, r7, pc}
 800696c:	08012a6c 	.word	0x08012a6c
 8006970:	00f42400 	.word	0x00f42400

08006974 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006980:	2201      	movs	r2, #1
 8006982:	4013      	ands	r3, r2
 8006984:	d00b      	beq.n	800699e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	4a4a      	ldr	r2, [pc, #296]	; (8006ab8 <UART_AdvFeatureConfig+0x144>)
 800698e:	4013      	ands	r3, r2
 8006990:	0019      	movs	r1, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a2:	2202      	movs	r2, #2
 80069a4:	4013      	ands	r3, r2
 80069a6:	d00b      	beq.n	80069c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	4a43      	ldr	r2, [pc, #268]	; (8006abc <UART_AdvFeatureConfig+0x148>)
 80069b0:	4013      	ands	r3, r2
 80069b2:	0019      	movs	r1, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	430a      	orrs	r2, r1
 80069be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c4:	2204      	movs	r2, #4
 80069c6:	4013      	ands	r3, r2
 80069c8:	d00b      	beq.n	80069e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	4a3b      	ldr	r2, [pc, #236]	; (8006ac0 <UART_AdvFeatureConfig+0x14c>)
 80069d2:	4013      	ands	r3, r2
 80069d4:	0019      	movs	r1, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e6:	2208      	movs	r2, #8
 80069e8:	4013      	ands	r3, r2
 80069ea:	d00b      	beq.n	8006a04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	4a34      	ldr	r2, [pc, #208]	; (8006ac4 <UART_AdvFeatureConfig+0x150>)
 80069f4:	4013      	ands	r3, r2
 80069f6:	0019      	movs	r1, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	430a      	orrs	r2, r1
 8006a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a08:	2210      	movs	r2, #16
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	d00b      	beq.n	8006a26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	4a2c      	ldr	r2, [pc, #176]	; (8006ac8 <UART_AdvFeatureConfig+0x154>)
 8006a16:	4013      	ands	r3, r2
 8006a18:	0019      	movs	r1, r3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	d00b      	beq.n	8006a48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	4a25      	ldr	r2, [pc, #148]	; (8006acc <UART_AdvFeatureConfig+0x158>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	0019      	movs	r1, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a4c:	2240      	movs	r2, #64	; 0x40
 8006a4e:	4013      	ands	r3, r2
 8006a50:	d01d      	beq.n	8006a8e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	4a1d      	ldr	r2, [pc, #116]	; (8006ad0 <UART_AdvFeatureConfig+0x15c>)
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	0019      	movs	r1, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a6e:	2380      	movs	r3, #128	; 0x80
 8006a70:	035b      	lsls	r3, r3, #13
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d10b      	bne.n	8006a8e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	4a15      	ldr	r2, [pc, #84]	; (8006ad4 <UART_AdvFeatureConfig+0x160>)
 8006a7e:	4013      	ands	r3, r2
 8006a80:	0019      	movs	r1, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a92:	2280      	movs	r2, #128	; 0x80
 8006a94:	4013      	ands	r3, r2
 8006a96:	d00b      	beq.n	8006ab0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	4a0e      	ldr	r2, [pc, #56]	; (8006ad8 <UART_AdvFeatureConfig+0x164>)
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	0019      	movs	r1, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	605a      	str	r2, [r3, #4]
  }
}
 8006ab0:	46c0      	nop			; (mov r8, r8)
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	b002      	add	sp, #8
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	fffdffff 	.word	0xfffdffff
 8006abc:	fffeffff 	.word	0xfffeffff
 8006ac0:	fffbffff 	.word	0xfffbffff
 8006ac4:	ffff7fff 	.word	0xffff7fff
 8006ac8:	ffffefff 	.word	0xffffefff
 8006acc:	ffffdfff 	.word	0xffffdfff
 8006ad0:	ffefffff 	.word	0xffefffff
 8006ad4:	ff9fffff 	.word	0xff9fffff
 8006ad8:	fff7ffff 	.word	0xfff7ffff

08006adc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	af02      	add	r7, sp, #8
 8006ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2290      	movs	r2, #144	; 0x90
 8006ae8:	2100      	movs	r1, #0
 8006aea:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006aec:	f7fc febe 	bl	800386c <HAL_GetTick>
 8006af0:	0003      	movs	r3, r0
 8006af2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2208      	movs	r2, #8
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b08      	cmp	r3, #8
 8006b00:	d10c      	bne.n	8006b1c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2280      	movs	r2, #128	; 0x80
 8006b06:	0391      	lsls	r1, r2, #14
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	4a1a      	ldr	r2, [pc, #104]	; (8006b74 <UART_CheckIdleState+0x98>)
 8006b0c:	9200      	str	r2, [sp, #0]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f000 f832 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006b14:	1e03      	subs	r3, r0, #0
 8006b16:	d001      	beq.n	8006b1c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e026      	b.n	8006b6a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2204      	movs	r2, #4
 8006b24:	4013      	ands	r3, r2
 8006b26:	2b04      	cmp	r3, #4
 8006b28:	d10c      	bne.n	8006b44 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2280      	movs	r2, #128	; 0x80
 8006b2e:	03d1      	lsls	r1, r2, #15
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	4a10      	ldr	r2, [pc, #64]	; (8006b74 <UART_CheckIdleState+0x98>)
 8006b34:	9200      	str	r2, [sp, #0]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f000 f81e 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006b3c:	1e03      	subs	r3, r0, #0
 8006b3e:	d001      	beq.n	8006b44 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e012      	b.n	8006b6a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2288      	movs	r2, #136	; 0x88
 8006b48:	2120      	movs	r1, #32
 8006b4a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	228c      	movs	r2, #140	; 0x8c
 8006b50:	2120      	movs	r1, #32
 8006b52:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2284      	movs	r2, #132	; 0x84
 8006b64:	2100      	movs	r1, #0
 8006b66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	b004      	add	sp, #16
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	46c0      	nop			; (mov r8, r8)
 8006b74:	01ffffff 	.word	0x01ffffff

08006b78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b094      	sub	sp, #80	; 0x50
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	603b      	str	r3, [r7, #0]
 8006b84:	1dfb      	adds	r3, r7, #7
 8006b86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b88:	e0a7      	b.n	8006cda <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	d100      	bne.n	8006b92 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006b90:	e0a3      	b.n	8006cda <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b92:	f7fc fe6b 	bl	800386c <HAL_GetTick>
 8006b96:	0002      	movs	r2, r0
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d302      	bcc.n	8006ba8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ba2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d13f      	bne.n	8006c28 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8006bac:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006bb0:	647b      	str	r3, [r7, #68]	; 0x44
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb8:	f383 8810 	msr	PRIMASK, r3
}
 8006bbc:	46c0      	nop			; (mov r8, r8)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	494e      	ldr	r1, [pc, #312]	; (8006d04 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006bca:	400a      	ands	r2, r1
 8006bcc:	601a      	str	r2, [r3, #0]
 8006bce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bd0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd4:	f383 8810 	msr	PRIMASK, r3
}
 8006bd8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bda:	f3ef 8310 	mrs	r3, PRIMASK
 8006bde:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be2:	643b      	str	r3, [r7, #64]	; 0x40
 8006be4:	2301      	movs	r3, #1
 8006be6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bea:	f383 8810 	msr	PRIMASK, r3
}
 8006bee:	46c0      	nop			; (mov r8, r8)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	438a      	bics	r2, r1
 8006bfe:	609a      	str	r2, [r3, #8]
 8006c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c02:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c06:	f383 8810 	msr	PRIMASK, r3
}
 8006c0a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2288      	movs	r2, #136	; 0x88
 8006c10:	2120      	movs	r1, #32
 8006c12:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	228c      	movs	r2, #140	; 0x8c
 8006c18:	2120      	movs	r1, #32
 8006c1a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2284      	movs	r2, #132	; 0x84
 8006c20:	2100      	movs	r1, #0
 8006c22:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e069      	b.n	8006cfc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2204      	movs	r2, #4
 8006c30:	4013      	ands	r3, r2
 8006c32:	d052      	beq.n	8006cda <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	69da      	ldr	r2, [r3, #28]
 8006c3a:	2380      	movs	r3, #128	; 0x80
 8006c3c:	011b      	lsls	r3, r3, #4
 8006c3e:	401a      	ands	r2, r3
 8006c40:	2380      	movs	r3, #128	; 0x80
 8006c42:	011b      	lsls	r3, r3, #4
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d148      	bne.n	8006cda <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2280      	movs	r2, #128	; 0x80
 8006c4e:	0112      	lsls	r2, r2, #4
 8006c50:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c52:	f3ef 8310 	mrs	r3, PRIMASK
 8006c56:	613b      	str	r3, [r7, #16]
  return(result);
 8006c58:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f383 8810 	msr	PRIMASK, r3
}
 8006c66:	46c0      	nop			; (mov r8, r8)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4924      	ldr	r1, [pc, #144]	; (8006d04 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006c74:	400a      	ands	r2, r1
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c7a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	f383 8810 	msr	PRIMASK, r3
}
 8006c82:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c84:	f3ef 8310 	mrs	r3, PRIMASK
 8006c88:	61fb      	str	r3, [r7, #28]
  return(result);
 8006c8a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c8e:	2301      	movs	r3, #1
 8006c90:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	f383 8810 	msr	PRIMASK, r3
}
 8006c98:	46c0      	nop			; (mov r8, r8)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	438a      	bics	r2, r1
 8006ca8:	609a      	str	r2, [r3, #8]
 8006caa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cac:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	f383 8810 	msr	PRIMASK, r3
}
 8006cb4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2288      	movs	r2, #136	; 0x88
 8006cba:	2120      	movs	r1, #32
 8006cbc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	228c      	movs	r2, #140	; 0x8c
 8006cc2:	2120      	movs	r1, #32
 8006cc4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2290      	movs	r2, #144	; 0x90
 8006cca:	2120      	movs	r1, #32
 8006ccc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2284      	movs	r2, #132	; 0x84
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e010      	b.n	8006cfc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	68ba      	ldr	r2, [r7, #8]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	425a      	negs	r2, r3
 8006cea:	4153      	adcs	r3, r2
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	001a      	movs	r2, r3
 8006cf0:	1dfb      	adds	r3, r7, #7
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d100      	bne.n	8006cfa <UART_WaitOnFlagUntilTimeout+0x182>
 8006cf8:	e747      	b.n	8006b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	0018      	movs	r0, r3
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	b014      	add	sp, #80	; 0x50
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	fffffe5f 	.word	0xfffffe5f

08006d08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2284      	movs	r2, #132	; 0x84
 8006d14:	5c9b      	ldrb	r3, [r3, r2]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d101      	bne.n	8006d1e <HAL_UARTEx_DisableFifoMode+0x16>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e027      	b.n	8006d6e <HAL_UARTEx_DisableFifoMode+0x66>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2284      	movs	r2, #132	; 0x84
 8006d22:	2101      	movs	r1, #1
 8006d24:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2288      	movs	r2, #136	; 0x88
 8006d2a:	2124      	movs	r1, #36	; 0x24
 8006d2c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2101      	movs	r1, #1
 8006d42:	438a      	bics	r2, r1
 8006d44:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	4a0b      	ldr	r2, [pc, #44]	; (8006d78 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2288      	movs	r2, #136	; 0x88
 8006d60:	2120      	movs	r1, #32
 8006d62:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2284      	movs	r2, #132	; 0x84
 8006d68:	2100      	movs	r1, #0
 8006d6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	0018      	movs	r0, r3
 8006d70:	46bd      	mov	sp, r7
 8006d72:	b004      	add	sp, #16
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	46c0      	nop			; (mov r8, r8)
 8006d78:	dfffffff 	.word	0xdfffffff

08006d7c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2284      	movs	r2, #132	; 0x84
 8006d8a:	5c9b      	ldrb	r3, [r3, r2]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d101      	bne.n	8006d94 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d90:	2302      	movs	r3, #2
 8006d92:	e02e      	b.n	8006df2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2284      	movs	r2, #132	; 0x84
 8006d98:	2101      	movs	r1, #1
 8006d9a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2288      	movs	r2, #136	; 0x88
 8006da0:	2124      	movs	r1, #36	; 0x24
 8006da2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2101      	movs	r1, #1
 8006db8:	438a      	bics	r2, r1
 8006dba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	00db      	lsls	r3, r3, #3
 8006dc4:	08d9      	lsrs	r1, r3, #3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	f000 f854 	bl	8006e80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2288      	movs	r2, #136	; 0x88
 8006de4:	2120      	movs	r1, #32
 8006de6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2284      	movs	r2, #132	; 0x84
 8006dec:	2100      	movs	r1, #0
 8006dee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	0018      	movs	r0, r3
 8006df4:	46bd      	mov	sp, r7
 8006df6:	b004      	add	sp, #16
 8006df8:	bd80      	pop	{r7, pc}
	...

08006dfc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2284      	movs	r2, #132	; 0x84
 8006e0a:	5c9b      	ldrb	r3, [r3, r2]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d101      	bne.n	8006e14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e10:	2302      	movs	r3, #2
 8006e12:	e02f      	b.n	8006e74 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2284      	movs	r2, #132	; 0x84
 8006e18:	2101      	movs	r1, #1
 8006e1a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2288      	movs	r2, #136	; 0x88
 8006e20:	2124      	movs	r1, #36	; 0x24
 8006e22:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2101      	movs	r1, #1
 8006e38:	438a      	bics	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	4a0e      	ldr	r2, [pc, #56]	; (8006e7c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006e44:	4013      	ands	r3, r2
 8006e46:	0019      	movs	r1, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	683a      	ldr	r2, [r7, #0]
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	0018      	movs	r0, r3
 8006e56:	f000 f813 	bl	8006e80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2288      	movs	r2, #136	; 0x88
 8006e66:	2120      	movs	r1, #32
 8006e68:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2284      	movs	r2, #132	; 0x84
 8006e6e:	2100      	movs	r1, #0
 8006e70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	0018      	movs	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	b004      	add	sp, #16
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	f1ffffff 	.word	0xf1ffffff

08006e80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d108      	bne.n	8006ea2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	226a      	movs	r2, #106	; 0x6a
 8006e94:	2101      	movs	r1, #1
 8006e96:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2268      	movs	r2, #104	; 0x68
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ea0:	e043      	b.n	8006f2a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ea2:	260f      	movs	r6, #15
 8006ea4:	19bb      	adds	r3, r7, r6
 8006ea6:	2208      	movs	r2, #8
 8006ea8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006eaa:	200e      	movs	r0, #14
 8006eac:	183b      	adds	r3, r7, r0
 8006eae:	2208      	movs	r2, #8
 8006eb0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	0e5b      	lsrs	r3, r3, #25
 8006eba:	b2da      	uxtb	r2, r3
 8006ebc:	240d      	movs	r4, #13
 8006ebe:	193b      	adds	r3, r7, r4
 8006ec0:	2107      	movs	r1, #7
 8006ec2:	400a      	ands	r2, r1
 8006ec4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	0f5b      	lsrs	r3, r3, #29
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	250c      	movs	r5, #12
 8006ed2:	197b      	adds	r3, r7, r5
 8006ed4:	2107      	movs	r1, #7
 8006ed6:	400a      	ands	r2, r1
 8006ed8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006eda:	183b      	adds	r3, r7, r0
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	197a      	adds	r2, r7, r5
 8006ee0:	7812      	ldrb	r2, [r2, #0]
 8006ee2:	4914      	ldr	r1, [pc, #80]	; (8006f34 <UARTEx_SetNbDataToProcess+0xb4>)
 8006ee4:	5c8a      	ldrb	r2, [r1, r2]
 8006ee6:	435a      	muls	r2, r3
 8006ee8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006eea:	197b      	adds	r3, r7, r5
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	4a12      	ldr	r2, [pc, #72]	; (8006f38 <UARTEx_SetNbDataToProcess+0xb8>)
 8006ef0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ef2:	0019      	movs	r1, r3
 8006ef4:	f7f9 f9ac 	bl	8000250 <__divsi3>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	b299      	uxth	r1, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	226a      	movs	r2, #106	; 0x6a
 8006f00:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f02:	19bb      	adds	r3, r7, r6
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	193a      	adds	r2, r7, r4
 8006f08:	7812      	ldrb	r2, [r2, #0]
 8006f0a:	490a      	ldr	r1, [pc, #40]	; (8006f34 <UARTEx_SetNbDataToProcess+0xb4>)
 8006f0c:	5c8a      	ldrb	r2, [r1, r2]
 8006f0e:	435a      	muls	r2, r3
 8006f10:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f12:	193b      	adds	r3, r7, r4
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	4a08      	ldr	r2, [pc, #32]	; (8006f38 <UARTEx_SetNbDataToProcess+0xb8>)
 8006f18:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f1a:	0019      	movs	r1, r3
 8006f1c:	f7f9 f998 	bl	8000250 <__divsi3>
 8006f20:	0003      	movs	r3, r0
 8006f22:	b299      	uxth	r1, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2268      	movs	r2, #104	; 0x68
 8006f28:	5299      	strh	r1, [r3, r2]
}
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	b005      	add	sp, #20
 8006f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f32:	46c0      	nop			; (mov r8, r8)
 8006f34:	08012a84 	.word	0x08012a84
 8006f38:	08012a8c 	.word	0x08012a8c

08006f3c <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8006f3c:	b5b0      	push	{r4, r5, r7, lr}
 8006f3e:	b0e4      	sub	sp, #400	; 0x190
 8006f40:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8006f42:	24c8      	movs	r4, #200	; 0xc8
 8006f44:	193b      	adds	r3, r7, r4
 8006f46:	0018      	movs	r0, r3
 8006f48:	23c6      	movs	r3, #198	; 0xc6
 8006f4a:	001a      	movs	r2, r3
 8006f4c:	2100      	movs	r1, #0
 8006f4e:	f003 fc11 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8006f52:	4b13      	ldr	r3, [pc, #76]	; (8006fa0 <astronode_send_cfg_sr+0x64>)
 8006f54:	25c8      	movs	r5, #200	; 0xc8
 8006f56:	006d      	lsls	r5, r5, #1
 8006f58:	195b      	adds	r3, r3, r5
 8006f5a:	19db      	adds	r3, r3, r7
 8006f5c:	0018      	movs	r0, r3
 8006f5e:	23c6      	movs	r3, #198	; 0xc6
 8006f60:	001a      	movs	r2, r3
 8006f62:	2100      	movs	r1, #0
 8006f64:	f003 fc06 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8006f68:	193b      	adds	r3, r7, r4
 8006f6a:	2210      	movs	r2, #16
 8006f6c:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8006f6e:	003a      	movs	r2, r7
 8006f70:	193b      	adds	r3, r7, r4
 8006f72:	0011      	movs	r1, r2
 8006f74:	0018      	movs	r0, r3
 8006f76:	f001 fa81 	bl	800847c <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8006f7a:	4b09      	ldr	r3, [pc, #36]	; (8006fa0 <astronode_send_cfg_sr+0x64>)
 8006f7c:	195b      	adds	r3, r3, r5
 8006f7e:	19db      	adds	r3, r3, r7
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	2b90      	cmp	r3, #144	; 0x90
 8006f84:	d104      	bne.n	8006f90 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8006f86:	4b07      	ldr	r3, [pc, #28]	; (8006fa4 <astronode_send_cfg_sr+0x68>)
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f7fb ffc1 	bl	8002f10 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8006f8e:	e003      	b.n	8006f98 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8006f90:	4b05      	ldr	r3, [pc, #20]	; (8006fa8 <astronode_send_cfg_sr+0x6c>)
 8006f92:	0018      	movs	r0, r3
 8006f94:	f7fb ffbc 	bl	8002f10 <send_debug_logs>
}
 8006f98:	46c0      	nop			; (mov r8, r8)
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	b064      	add	sp, #400	; 0x190
 8006f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8006fa0:	fffffe70 	.word	0xfffffe70
 8006fa4:	080117a0 	.word	0x080117a0
 8006fa8:	080117d4 	.word	0x080117d4

08006fac <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8006fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fae:	b0e7      	sub	sp, #412	; 0x19c
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	0005      	movs	r5, r0
 8006fb4:	000c      	movs	r4, r1
 8006fb6:	0010      	movs	r0, r2
 8006fb8:	0019      	movs	r1, r3
 8006fba:	4b4a      	ldr	r3, [pc, #296]	; (80070e4 <astronode_send_cfg_wr+0x138>)
 8006fbc:	26cc      	movs	r6, #204	; 0xcc
 8006fbe:	0076      	lsls	r6, r6, #1
 8006fc0:	199b      	adds	r3, r3, r6
 8006fc2:	19db      	adds	r3, r3, r7
 8006fc4:	1c2a      	adds	r2, r5, #0
 8006fc6:	701a      	strb	r2, [r3, #0]
 8006fc8:	4b47      	ldr	r3, [pc, #284]	; (80070e8 <astronode_send_cfg_wr+0x13c>)
 8006fca:	0035      	movs	r5, r6
 8006fcc:	195b      	adds	r3, r3, r5
 8006fce:	19db      	adds	r3, r3, r7
 8006fd0:	1c22      	adds	r2, r4, #0
 8006fd2:	701a      	strb	r2, [r3, #0]
 8006fd4:	4b45      	ldr	r3, [pc, #276]	; (80070ec <astronode_send_cfg_wr+0x140>)
 8006fd6:	002c      	movs	r4, r5
 8006fd8:	191b      	adds	r3, r3, r4
 8006fda:	19db      	adds	r3, r3, r7
 8006fdc:	1c02      	adds	r2, r0, #0
 8006fde:	701a      	strb	r2, [r3, #0]
 8006fe0:	4b43      	ldr	r3, [pc, #268]	; (80070f0 <astronode_send_cfg_wr+0x144>)
 8006fe2:	191b      	adds	r3, r3, r4
 8006fe4:	19db      	adds	r3, r3, r7
 8006fe6:	1c0a      	adds	r2, r1, #0
 8006fe8:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8006fea:	25d0      	movs	r5, #208	; 0xd0
 8006fec:	197b      	adds	r3, r7, r5
 8006fee:	0018      	movs	r0, r3
 8006ff0:	23c6      	movs	r3, #198	; 0xc6
 8006ff2:	001a      	movs	r2, r3
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	f003 fbbd 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8006ffa:	4b3e      	ldr	r3, [pc, #248]	; (80070f4 <astronode_send_cfg_wr+0x148>)
 8006ffc:	191b      	adds	r3, r3, r4
 8006ffe:	19db      	adds	r3, r3, r7
 8007000:	0018      	movs	r0, r3
 8007002:	23c6      	movs	r3, #198	; 0xc6
 8007004:	001a      	movs	r2, r3
 8007006:	2100      	movs	r1, #0
 8007008:	f003 fbb4 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 800700c:	0029      	movs	r1, r5
 800700e:	187b      	adds	r3, r7, r1
 8007010:	2205      	movs	r2, #5
 8007012:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007014:	4b33      	ldr	r3, [pc, #204]	; (80070e4 <astronode_send_cfg_wr+0x138>)
 8007016:	191b      	adds	r3, r3, r4
 8007018:	19db      	adds	r3, r3, r7
 800701a:	2200      	movs	r2, #0
 800701c:	569a      	ldrsb	r2, [r3, r2]
 800701e:	4b32      	ldr	r3, [pc, #200]	; (80070e8 <astronode_send_cfg_wr+0x13c>)
 8007020:	191b      	adds	r3, r3, r4
 8007022:	19db      	adds	r3, r3, r7
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	b25b      	sxtb	r3, r3
 800702a:	4313      	orrs	r3, r2
 800702c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 800702e:	4b2f      	ldr	r3, [pc, #188]	; (80070ec <astronode_send_cfg_wr+0x140>)
 8007030:	191b      	adds	r3, r3, r4
 8007032:	19db      	adds	r3, r3, r7
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	b25b      	sxtb	r3, r3
 800703a:	4313      	orrs	r3, r2
 800703c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 800703e:	4b2c      	ldr	r3, [pc, #176]	; (80070f0 <astronode_send_cfg_wr+0x144>)
 8007040:	191b      	adds	r3, r3, r4
 8007042:	19db      	adds	r3, r3, r7
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	b25b      	sxtb	r3, r3
 800704a:	4313      	orrs	r3, r2
 800704c:	b25b      	sxtb	r3, r3
 800704e:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007050:	187b      	adds	r3, r7, r1
 8007052:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007054:	23d4      	movs	r3, #212	; 0xd4
 8007056:	005b      	lsls	r3, r3, #1
 8007058:	2508      	movs	r5, #8
 800705a:	195b      	adds	r3, r3, r5
 800705c:	19db      	adds	r3, r3, r7
 800705e:	2200      	movs	r2, #0
 8007060:	569a      	ldrsb	r2, [r3, r2]
 8007062:	23d6      	movs	r3, #214	; 0xd6
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	195b      	adds	r3, r3, r5
 8007068:	19db      	adds	r3, r3, r7
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	b25b      	sxtb	r3, r3
 8007070:	4313      	orrs	r3, r2
 8007072:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007074:	23d8      	movs	r3, #216	; 0xd8
 8007076:	005b      	lsls	r3, r3, #1
 8007078:	195b      	adds	r3, r3, r5
 800707a:	19db      	adds	r3, r3, r7
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	b25b      	sxtb	r3, r3
 8007082:	4313      	orrs	r3, r2
 8007084:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007086:	23da      	movs	r3, #218	; 0xda
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	195b      	adds	r3, r3, r5
 800708c:	19db      	adds	r3, r3, r7
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	00db      	lsls	r3, r3, #3
 8007092:	b25b      	sxtb	r3, r3
 8007094:	4313      	orrs	r3, r2
 8007096:	b25b      	sxtb	r3, r3
 8007098:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 800709a:	187b      	adds	r3, r7, r1
 800709c:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 800709e:	0008      	movs	r0, r1
 80070a0:	187b      	adds	r3, r7, r1
 80070a2:	22c4      	movs	r2, #196	; 0xc4
 80070a4:	2103      	movs	r1, #3
 80070a6:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80070a8:	002b      	movs	r3, r5
 80070aa:	18fa      	adds	r2, r7, r3
 80070ac:	183b      	adds	r3, r7, r0
 80070ae:	0011      	movs	r1, r2
 80070b0:	0018      	movs	r0, r3
 80070b2:	f001 f9e3 	bl	800847c <astronode_transport_send_receive>
 80070b6:	0003      	movs	r3, r0
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d10e      	bne.n	80070da <astronode_send_cfg_wr+0x12e>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 80070bc:	4b0d      	ldr	r3, [pc, #52]	; (80070f4 <astronode_send_cfg_wr+0x148>)
 80070be:	191b      	adds	r3, r3, r4
 80070c0:	19db      	adds	r3, r3, r7
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	2b85      	cmp	r3, #133	; 0x85
 80070c6:	d104      	bne.n	80070d2 <astronode_send_cfg_wr+0x126>
        {
            send_debug_logs("Astronode configuration successfully set.");
 80070c8:	4b0b      	ldr	r3, [pc, #44]	; (80070f8 <astronode_send_cfg_wr+0x14c>)
 80070ca:	0018      	movs	r0, r3
 80070cc:	f7fb ff20 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
        }
    }
}
 80070d0:	e003      	b.n	80070da <astronode_send_cfg_wr+0x12e>
            send_debug_logs("Failed to set the Astronode configuration.");
 80070d2:	4b0a      	ldr	r3, [pc, #40]	; (80070fc <astronode_send_cfg_wr+0x150>)
 80070d4:	0018      	movs	r0, r3
 80070d6:	f7fb ff1b 	bl	8002f10 <send_debug_logs>
}
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	46bd      	mov	sp, r7
 80070de:	b067      	add	sp, #412	; 0x19c
 80070e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	fffffe6f 	.word	0xfffffe6f
 80070e8:	fffffe6e 	.word	0xfffffe6e
 80070ec:	fffffe6d 	.word	0xfffffe6d
 80070f0:	fffffe6c 	.word	0xfffffe6c
 80070f4:	fffffe70 	.word	0xfffffe70
 80070f8:	08011808 	.word	0x08011808
 80070fc:	08011834 	.word	0x08011834

08007100 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007102:	b0ed      	sub	sp, #436	; 0x1b4
 8007104:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007106:	21c8      	movs	r1, #200	; 0xc8
 8007108:	2318      	movs	r3, #24
 800710a:	18cb      	adds	r3, r1, r3
 800710c:	19db      	adds	r3, r3, r7
 800710e:	0018      	movs	r0, r3
 8007110:	23c6      	movs	r3, #198	; 0xc6
 8007112:	001a      	movs	r2, r3
 8007114:	2100      	movs	r1, #0
 8007116:	f003 fb2d 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 800711a:	4b4a      	ldr	r3, [pc, #296]	; (8007244 <astronode_send_mgi_rr+0x144>)
 800711c:	26cc      	movs	r6, #204	; 0xcc
 800711e:	0076      	lsls	r6, r6, #1
 8007120:	199b      	adds	r3, r3, r6
 8007122:	2218      	movs	r2, #24
 8007124:	4694      	mov	ip, r2
 8007126:	44bc      	add	ip, r7
 8007128:	4463      	add	r3, ip
 800712a:	0018      	movs	r0, r3
 800712c:	23c6      	movs	r3, #198	; 0xc6
 800712e:	001a      	movs	r2, r3
 8007130:	2100      	movs	r1, #0
 8007132:	f003 fb1f 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007136:	21c8      	movs	r1, #200	; 0xc8
 8007138:	2318      	movs	r3, #24
 800713a:	18cb      	adds	r3, r1, r3
 800713c:	19db      	adds	r3, r3, r7
 800713e:	2219      	movs	r2, #25
 8007140:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007142:	2318      	movs	r3, #24
 8007144:	18fa      	adds	r2, r7, r3
 8007146:	2318      	movs	r3, #24
 8007148:	18cb      	adds	r3, r1, r3
 800714a:	19db      	adds	r3, r3, r7
 800714c:	0011      	movs	r1, r2
 800714e:	0018      	movs	r0, r3
 8007150:	f001 f994 	bl	800847c <astronode_transport_send_receive>
 8007154:	0003      	movs	r3, r0
 8007156:	2b01      	cmp	r3, #1
 8007158:	d16f      	bne.n	800723a <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 800715a:	4b3a      	ldr	r3, [pc, #232]	; (8007244 <astronode_send_mgi_rr+0x144>)
 800715c:	0032      	movs	r2, r6
 800715e:	189b      	adds	r3, r3, r2
 8007160:	2118      	movs	r1, #24
 8007162:	468c      	mov	ip, r1
 8007164:	44bc      	add	ip, r7
 8007166:	4463      	add	r3, ip
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	2b99      	cmp	r3, #153	; 0x99
 800716c:	d161      	bne.n	8007232 <astronode_send_mgi_rr+0x132>
        {
 800716e:	466b      	mov	r3, sp
 8007170:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007172:	4b34      	ldr	r3, [pc, #208]	; (8007244 <astronode_send_mgi_rr+0x144>)
 8007174:	189b      	adds	r3, r3, r2
 8007176:	2218      	movs	r2, #24
 8007178:	4694      	mov	ip, r2
 800717a:	44bc      	add	ip, r7
 800717c:	4463      	add	r3, ip
 800717e:	22c4      	movs	r2, #196	; 0xc4
 8007180:	5a9b      	ldrh	r3, [r3, r2]
 8007182:	001a      	movs	r2, r3
 8007184:	3a01      	subs	r2, #1
 8007186:	21ca      	movs	r1, #202	; 0xca
 8007188:	0049      	lsls	r1, r1, #1
 800718a:	2018      	movs	r0, #24
 800718c:	1809      	adds	r1, r1, r0
 800718e:	19c9      	adds	r1, r1, r7
 8007190:	600a      	str	r2, [r1, #0]
 8007192:	001c      	movs	r4, r3
 8007194:	2200      	movs	r2, #0
 8007196:	0015      	movs	r5, r2
 8007198:	0020      	movs	r0, r4
 800719a:	0029      	movs	r1, r5
 800719c:	0004      	movs	r4, r0
 800719e:	0f62      	lsrs	r2, r4, #29
 80071a0:	000c      	movs	r4, r1
 80071a2:	00e4      	lsls	r4, r4, #3
 80071a4:	617c      	str	r4, [r7, #20]
 80071a6:	697c      	ldr	r4, [r7, #20]
 80071a8:	4314      	orrs	r4, r2
 80071aa:	617c      	str	r4, [r7, #20]
 80071ac:	0001      	movs	r1, r0
 80071ae:	00c9      	lsls	r1, r1, #3
 80071b0:	6139      	str	r1, [r7, #16]
 80071b2:	603b      	str	r3, [r7, #0]
 80071b4:	2200      	movs	r2, #0
 80071b6:	607a      	str	r2, [r7, #4]
 80071b8:	6838      	ldr	r0, [r7, #0]
 80071ba:	6879      	ldr	r1, [r7, #4]
 80071bc:	0004      	movs	r4, r0
 80071be:	0f62      	lsrs	r2, r4, #29
 80071c0:	000c      	movs	r4, r1
 80071c2:	00e4      	lsls	r4, r4, #3
 80071c4:	60fc      	str	r4, [r7, #12]
 80071c6:	68fc      	ldr	r4, [r7, #12]
 80071c8:	4314      	orrs	r4, r2
 80071ca:	60fc      	str	r4, [r7, #12]
 80071cc:	0001      	movs	r1, r0
 80071ce:	00ca      	lsls	r2, r1, #3
 80071d0:	60ba      	str	r2, [r7, #8]
 80071d2:	3307      	adds	r3, #7
 80071d4:	08db      	lsrs	r3, r3, #3
 80071d6:	00db      	lsls	r3, r3, #3
 80071d8:	4669      	mov	r1, sp
 80071da:	1acb      	subs	r3, r1, r3
 80071dc:	469d      	mov	sp, r3
 80071de:	466b      	mov	r3, sp
 80071e0:	3300      	adds	r3, #0
 80071e2:	24c8      	movs	r4, #200	; 0xc8
 80071e4:	0064      	lsls	r4, r4, #1
 80071e6:	2218      	movs	r2, #24
 80071e8:	18a2      	adds	r2, r4, r2
 80071ea:	19d1      	adds	r1, r2, r7
 80071ec:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80071ee:	4b16      	ldr	r3, [pc, #88]	; (8007248 <astronode_send_mgi_rr+0x148>)
 80071f0:	0018      	movs	r0, r3
 80071f2:	f7fb fe8d 	bl	8002f10 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80071f6:	4b13      	ldr	r3, [pc, #76]	; (8007244 <astronode_send_mgi_rr+0x144>)
 80071f8:	22cc      	movs	r2, #204	; 0xcc
 80071fa:	0052      	lsls	r2, r2, #1
 80071fc:	189b      	adds	r3, r3, r2
 80071fe:	2218      	movs	r2, #24
 8007200:	4694      	mov	ip, r2
 8007202:	44bc      	add	ip, r7
 8007204:	4463      	add	r3, ip
 8007206:	22c4      	movs	r2, #196	; 0xc4
 8007208:	5a9b      	ldrh	r3, [r3, r2]
 800720a:	0019      	movs	r1, r3
 800720c:	2318      	movs	r3, #24
 800720e:	18fb      	adds	r3, r7, r3
 8007210:	3301      	adds	r3, #1
 8007212:	4a0e      	ldr	r2, [pc, #56]	; (800724c <astronode_send_mgi_rr+0x14c>)
 8007214:	2018      	movs	r0, #24
 8007216:	1820      	adds	r0, r4, r0
 8007218:	19c0      	adds	r0, r0, r7
 800721a:	6800      	ldr	r0, [r0, #0]
 800721c:	f003 f9e0 	bl	800a5e0 <snprintf>
            send_debug_logs(guid);
 8007220:	2318      	movs	r3, #24
 8007222:	18e3      	adds	r3, r4, r3
 8007224:	19db      	adds	r3, r3, r7
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	0018      	movs	r0, r3
 800722a:	f7fb fe71 	bl	8002f10 <send_debug_logs>
 800722e:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007230:	e003      	b.n	800723a <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007232:	4b07      	ldr	r3, [pc, #28]	; (8007250 <astronode_send_mgi_rr+0x150>)
 8007234:	0018      	movs	r0, r3
 8007236:	f7fb fe6b 	bl	8002f10 <send_debug_logs>
}
 800723a:	46c0      	nop			; (mov r8, r8)
 800723c:	46bd      	mov	sp, r7
 800723e:	b06d      	add	sp, #436	; 0x1b4
 8007240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007242:	46c0      	nop			; (mov r8, r8)
 8007244:	fffffe68 	.word	0xfffffe68
 8007248:	080118c0 	.word	0x080118c0
 800724c:	080118d0 	.word	0x080118d0
 8007250:	080118d4 	.word	0x080118d4

08007254 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007256:	b0ed      	sub	sp, #436	; 0x1b4
 8007258:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800725a:	21c8      	movs	r1, #200	; 0xc8
 800725c:	2318      	movs	r3, #24
 800725e:	18cb      	adds	r3, r1, r3
 8007260:	19db      	adds	r3, r3, r7
 8007262:	0018      	movs	r0, r3
 8007264:	23c6      	movs	r3, #198	; 0xc6
 8007266:	001a      	movs	r2, r3
 8007268:	2100      	movs	r1, #0
 800726a:	f003 fa83 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 800726e:	4b4a      	ldr	r3, [pc, #296]	; (8007398 <astronode_send_msn_rr+0x144>)
 8007270:	26cc      	movs	r6, #204	; 0xcc
 8007272:	0076      	lsls	r6, r6, #1
 8007274:	199b      	adds	r3, r3, r6
 8007276:	2218      	movs	r2, #24
 8007278:	4694      	mov	ip, r2
 800727a:	44bc      	add	ip, r7
 800727c:	4463      	add	r3, ip
 800727e:	0018      	movs	r0, r3
 8007280:	23c6      	movs	r3, #198	; 0xc6
 8007282:	001a      	movs	r2, r3
 8007284:	2100      	movs	r1, #0
 8007286:	f003 fa75 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800728a:	21c8      	movs	r1, #200	; 0xc8
 800728c:	2318      	movs	r3, #24
 800728e:	18cb      	adds	r3, r1, r3
 8007290:	19db      	adds	r3, r3, r7
 8007292:	221a      	movs	r2, #26
 8007294:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007296:	2318      	movs	r3, #24
 8007298:	18fa      	adds	r2, r7, r3
 800729a:	2318      	movs	r3, #24
 800729c:	18cb      	adds	r3, r1, r3
 800729e:	19db      	adds	r3, r3, r7
 80072a0:	0011      	movs	r1, r2
 80072a2:	0018      	movs	r0, r3
 80072a4:	f001 f8ea 	bl	800847c <astronode_transport_send_receive>
 80072a8:	0003      	movs	r3, r0
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d16f      	bne.n	800738e <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80072ae:	4b3a      	ldr	r3, [pc, #232]	; (8007398 <astronode_send_msn_rr+0x144>)
 80072b0:	0032      	movs	r2, r6
 80072b2:	189b      	adds	r3, r3, r2
 80072b4:	2118      	movs	r1, #24
 80072b6:	468c      	mov	ip, r1
 80072b8:	44bc      	add	ip, r7
 80072ba:	4463      	add	r3, ip
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	2b9a      	cmp	r3, #154	; 0x9a
 80072c0:	d161      	bne.n	8007386 <astronode_send_msn_rr+0x132>
        {
 80072c2:	466b      	mov	r3, sp
 80072c4:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 80072c6:	4b34      	ldr	r3, [pc, #208]	; (8007398 <astronode_send_msn_rr+0x144>)
 80072c8:	189b      	adds	r3, r3, r2
 80072ca:	2218      	movs	r2, #24
 80072cc:	4694      	mov	ip, r2
 80072ce:	44bc      	add	ip, r7
 80072d0:	4463      	add	r3, ip
 80072d2:	22c4      	movs	r2, #196	; 0xc4
 80072d4:	5a9b      	ldrh	r3, [r3, r2]
 80072d6:	001a      	movs	r2, r3
 80072d8:	3a01      	subs	r2, #1
 80072da:	21ca      	movs	r1, #202	; 0xca
 80072dc:	0049      	lsls	r1, r1, #1
 80072de:	2018      	movs	r0, #24
 80072e0:	1809      	adds	r1, r1, r0
 80072e2:	19c9      	adds	r1, r1, r7
 80072e4:	600a      	str	r2, [r1, #0]
 80072e6:	001c      	movs	r4, r3
 80072e8:	2200      	movs	r2, #0
 80072ea:	0015      	movs	r5, r2
 80072ec:	0020      	movs	r0, r4
 80072ee:	0029      	movs	r1, r5
 80072f0:	0004      	movs	r4, r0
 80072f2:	0f62      	lsrs	r2, r4, #29
 80072f4:	000c      	movs	r4, r1
 80072f6:	00e4      	lsls	r4, r4, #3
 80072f8:	617c      	str	r4, [r7, #20]
 80072fa:	697c      	ldr	r4, [r7, #20]
 80072fc:	4314      	orrs	r4, r2
 80072fe:	617c      	str	r4, [r7, #20]
 8007300:	0001      	movs	r1, r0
 8007302:	00c9      	lsls	r1, r1, #3
 8007304:	6139      	str	r1, [r7, #16]
 8007306:	603b      	str	r3, [r7, #0]
 8007308:	2200      	movs	r2, #0
 800730a:	607a      	str	r2, [r7, #4]
 800730c:	6838      	ldr	r0, [r7, #0]
 800730e:	6879      	ldr	r1, [r7, #4]
 8007310:	0004      	movs	r4, r0
 8007312:	0f62      	lsrs	r2, r4, #29
 8007314:	000c      	movs	r4, r1
 8007316:	00e4      	lsls	r4, r4, #3
 8007318:	60fc      	str	r4, [r7, #12]
 800731a:	68fc      	ldr	r4, [r7, #12]
 800731c:	4314      	orrs	r4, r2
 800731e:	60fc      	str	r4, [r7, #12]
 8007320:	0001      	movs	r1, r0
 8007322:	00ca      	lsls	r2, r1, #3
 8007324:	60ba      	str	r2, [r7, #8]
 8007326:	3307      	adds	r3, #7
 8007328:	08db      	lsrs	r3, r3, #3
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	4669      	mov	r1, sp
 800732e:	1acb      	subs	r3, r1, r3
 8007330:	469d      	mov	sp, r3
 8007332:	466b      	mov	r3, sp
 8007334:	3300      	adds	r3, #0
 8007336:	24c8      	movs	r4, #200	; 0xc8
 8007338:	0064      	lsls	r4, r4, #1
 800733a:	2218      	movs	r2, #24
 800733c:	18a2      	adds	r2, r4, r2
 800733e:	19d1      	adds	r1, r2, r7
 8007340:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007342:	4b16      	ldr	r3, [pc, #88]	; (800739c <astronode_send_msn_rr+0x148>)
 8007344:	0018      	movs	r0, r3
 8007346:	f7fb fde3 	bl	8002f10 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 800734a:	4b13      	ldr	r3, [pc, #76]	; (8007398 <astronode_send_msn_rr+0x144>)
 800734c:	22cc      	movs	r2, #204	; 0xcc
 800734e:	0052      	lsls	r2, r2, #1
 8007350:	189b      	adds	r3, r3, r2
 8007352:	2218      	movs	r2, #24
 8007354:	4694      	mov	ip, r2
 8007356:	44bc      	add	ip, r7
 8007358:	4463      	add	r3, ip
 800735a:	22c4      	movs	r2, #196	; 0xc4
 800735c:	5a9b      	ldrh	r3, [r3, r2]
 800735e:	0019      	movs	r1, r3
 8007360:	2318      	movs	r3, #24
 8007362:	18fb      	adds	r3, r7, r3
 8007364:	3301      	adds	r3, #1
 8007366:	4a0e      	ldr	r2, [pc, #56]	; (80073a0 <astronode_send_msn_rr+0x14c>)
 8007368:	2018      	movs	r0, #24
 800736a:	1820      	adds	r0, r4, r0
 800736c:	19c0      	adds	r0, r0, r7
 800736e:	6800      	ldr	r0, [r0, #0]
 8007370:	f003 f936 	bl	800a5e0 <snprintf>
            send_debug_logs(serial_number);
 8007374:	2318      	movs	r3, #24
 8007376:	18e3      	adds	r3, r4, r3
 8007378:	19db      	adds	r3, r3, r7
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	0018      	movs	r0, r3
 800737e:	f7fb fdc7 	bl	8002f10 <send_debug_logs>
 8007382:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007384:	e003      	b.n	800738e <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007386:	4b07      	ldr	r3, [pc, #28]	; (80073a4 <astronode_send_msn_rr+0x150>)
 8007388:	0018      	movs	r0, r3
 800738a:	f7fb fdc1 	bl	8002f10 <send_debug_logs>
}
 800738e:	46c0      	nop			; (mov r8, r8)
 8007390:	46bd      	mov	sp, r7
 8007392:	b06d      	add	sp, #436	; 0x1b4
 8007394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007396:	46c0      	nop			; (mov r8, r8)
 8007398:	fffffe68 	.word	0xfffffe68
 800739c:	080118f0 	.word	0x080118f0
 80073a0:	080118d0 	.word	0x080118d0
 80073a4:	0801190c 	.word	0x0801190c

080073a8 <astronode_send_nco_rr>:

void astronode_send_nco_rr(void)
{
 80073a8:	b5b0      	push	{r4, r5, r7, lr}
 80073aa:	b0fa      	sub	sp, #488	; 0x1e8
 80073ac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80073ae:	258e      	movs	r5, #142	; 0x8e
 80073b0:	006d      	lsls	r5, r5, #1
 80073b2:	197b      	adds	r3, r7, r5
 80073b4:	0018      	movs	r0, r3
 80073b6:	23c6      	movs	r3, #198	; 0xc6
 80073b8:	001a      	movs	r2, r3
 80073ba:	2100      	movs	r1, #0
 80073bc:	f003 f9da 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 80073c0:	4b26      	ldr	r3, [pc, #152]	; (800745c <astronode_send_nco_rr+0xb4>)
 80073c2:	24f4      	movs	r4, #244	; 0xf4
 80073c4:	0064      	lsls	r4, r4, #1
 80073c6:	191b      	adds	r3, r3, r4
 80073c8:	19db      	adds	r3, r3, r7
 80073ca:	0018      	movs	r0, r3
 80073cc:	23c6      	movs	r3, #198	; 0xc6
 80073ce:	001a      	movs	r2, r3
 80073d0:	2100      	movs	r1, #0
 80073d2:	f003 f9cf 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_NCO_RR;
 80073d6:	197b      	adds	r3, r7, r5
 80073d8:	2218      	movs	r2, #24
 80073da:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80073dc:	2354      	movs	r3, #84	; 0x54
 80073de:	18fa      	adds	r2, r7, r3
 80073e0:	197b      	adds	r3, r7, r5
 80073e2:	0011      	movs	r1, r2
 80073e4:	0018      	movs	r0, r3
 80073e6:	f001 f849 	bl	800847c <astronode_transport_send_receive>
 80073ea:	0003      	movs	r3, r0
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d131      	bne.n	8007454 <astronode_send_nco_rr+0xac>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_NCO_RA)
 80073f0:	4b1a      	ldr	r3, [pc, #104]	; (800745c <astronode_send_nco_rr+0xb4>)
 80073f2:	0021      	movs	r1, r4
 80073f4:	185b      	adds	r3, r3, r1
 80073f6:	19db      	adds	r3, r3, r7
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b98      	cmp	r3, #152	; 0x98
 80073fc:	d126      	bne.n	800744c <astronode_send_nco_rr+0xa4>
        {
            uint32_t time_to_next_pass = answer.p_payload[0]
 80073fe:	4b17      	ldr	r3, [pc, #92]	; (800745c <astronode_send_nco_rr+0xb4>)
 8007400:	185b      	adds	r3, r3, r1
 8007402:	19db      	adds	r3, r3, r7
 8007404:	785b      	ldrb	r3, [r3, #1]
 8007406:	001a      	movs	r2, r3
                                        + (answer.p_payload[1] << 8)
 8007408:	4b14      	ldr	r3, [pc, #80]	; (800745c <astronode_send_nco_rr+0xb4>)
 800740a:	185b      	adds	r3, r3, r1
 800740c:	19db      	adds	r3, r3, r7
 800740e:	789b      	ldrb	r3, [r3, #2]
 8007410:	021b      	lsls	r3, r3, #8
 8007412:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[2] << 16)
 8007414:	4b11      	ldr	r3, [pc, #68]	; (800745c <astronode_send_nco_rr+0xb4>)
 8007416:	185b      	adds	r3, r3, r1
 8007418:	19db      	adds	r3, r3, r7
 800741a:	78db      	ldrb	r3, [r3, #3]
 800741c:	041b      	lsls	r3, r3, #16
 800741e:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[3] << 24);
 8007420:	4b0e      	ldr	r3, [pc, #56]	; (800745c <astronode_send_nco_rr+0xb4>)
 8007422:	185b      	adds	r3, r3, r1
 8007424:	19db      	adds	r3, r3, r7
 8007426:	791b      	ldrb	r3, [r3, #4]
 8007428:	061b      	lsls	r3, r3, #24
 800742a:	18d3      	adds	r3, r2, r3
            uint32_t time_to_next_pass = answer.p_payload[0]
 800742c:	22f2      	movs	r2, #242	; 0xf2
 800742e:	0052      	lsls	r2, r2, #1
 8007430:	18b9      	adds	r1, r7, r2
 8007432:	600b      	str	r3, [r1, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Next opportunity for communication with the Astrocast Network: %lds.", time_to_next_pass);
 8007434:	18bb      	adds	r3, r7, r2
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	4909      	ldr	r1, [pc, #36]	; (8007460 <astronode_send_nco_rr+0xb8>)
 800743a:	1d3b      	adds	r3, r7, #4
 800743c:	0018      	movs	r0, r3
 800743e:	f003 f903 	bl	800a648 <sprintf>
            send_debug_logs(str);
 8007442:	1d3b      	adds	r3, r7, #4
 8007444:	0018      	movs	r0, r3
 8007446:	f7fb fd63 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
        }
    }
}
 800744a:	e003      	b.n	8007454 <astronode_send_nco_rr+0xac>
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
 800744c:	4b05      	ldr	r3, [pc, #20]	; (8007464 <astronode_send_nco_rr+0xbc>)
 800744e:	0018      	movs	r0, r3
 8007450:	f7fb fd5e 	bl	8002f10 <send_debug_logs>
}
 8007454:	46c0      	nop			; (mov r8, r8)
 8007456:	46bd      	mov	sp, r7
 8007458:	b07a      	add	sp, #488	; 0x1e8
 800745a:	bdb0      	pop	{r4, r5, r7, pc}
 800745c:	fffffe6c 	.word	0xfffffe6c
 8007460:	08011934 	.word	0x08011934
 8007464:	0801197c 	.word	0x0801197c

08007468 <astronode_send_evt_rr>:

void astronode_send_evt_rr(void)
{
 8007468:	b5b0      	push	{r4, r5, r7, lr}
 800746a:	b0e4      	sub	sp, #400	; 0x190
 800746c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800746e:	24c8      	movs	r4, #200	; 0xc8
 8007470:	193b      	adds	r3, r7, r4
 8007472:	0018      	movs	r0, r3
 8007474:	23c6      	movs	r3, #198	; 0xc6
 8007476:	001a      	movs	r2, r3
 8007478:	2100      	movs	r1, #0
 800747a:	f003 f97b 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 800747e:	4b31      	ldr	r3, [pc, #196]	; (8007544 <astronode_send_evt_rr+0xdc>)
 8007480:	25c8      	movs	r5, #200	; 0xc8
 8007482:	006d      	lsls	r5, r5, #1
 8007484:	195b      	adds	r3, r3, r5
 8007486:	19db      	adds	r3, r3, r7
 8007488:	0018      	movs	r0, r3
 800748a:	23c6      	movs	r3, #198	; 0xc6
 800748c:	001a      	movs	r2, r3
 800748e:	2100      	movs	r1, #0
 8007490:	f003 f970 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007494:	193b      	adds	r3, r7, r4
 8007496:	2265      	movs	r2, #101	; 0x65
 8007498:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800749a:	003a      	movs	r2, r7
 800749c:	193b      	adds	r3, r7, r4
 800749e:	0011      	movs	r1, r2
 80074a0:	0018      	movs	r0, r3
 80074a2:	f000 ffeb 	bl	800847c <astronode_transport_send_receive>
 80074a6:	0003      	movs	r3, r0
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d147      	bne.n	800753c <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 80074ac:	4b25      	ldr	r3, [pc, #148]	; (8007544 <astronode_send_evt_rr+0xdc>)
 80074ae:	195b      	adds	r3, r3, r5
 80074b0:	19db      	adds	r3, r3, r7
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	2be5      	cmp	r3, #229	; 0xe5
 80074b6:	d141      	bne.n	800753c <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 80074b8:	4b22      	ldr	r3, [pc, #136]	; (8007544 <astronode_send_evt_rr+0xdc>)
 80074ba:	195b      	adds	r3, r3, r5
 80074bc:	19db      	adds	r3, r3, r7
 80074be:	785b      	ldrb	r3, [r3, #1]
 80074c0:	001a      	movs	r2, r3
 80074c2:	2301      	movs	r3, #1
 80074c4:	4013      	ands	r3, r2
 80074c6:	d006      	beq.n	80074d6 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80074c8:	4b1f      	ldr	r3, [pc, #124]	; (8007548 <astronode_send_evt_rr+0xe0>)
 80074ca:	2201      	movs	r2, #1
 80074cc:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 80074ce:	4b1f      	ldr	r3, [pc, #124]	; (800754c <astronode_send_evt_rr+0xe4>)
 80074d0:	0018      	movs	r0, r3
 80074d2:	f7fb fd1d 	bl	8002f10 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 80074d6:	4b1b      	ldr	r3, [pc, #108]	; (8007544 <astronode_send_evt_rr+0xdc>)
 80074d8:	22c8      	movs	r2, #200	; 0xc8
 80074da:	0052      	lsls	r2, r2, #1
 80074dc:	189b      	adds	r3, r3, r2
 80074de:	19db      	adds	r3, r3, r7
 80074e0:	785b      	ldrb	r3, [r3, #1]
 80074e2:	001a      	movs	r2, r3
 80074e4:	2302      	movs	r3, #2
 80074e6:	4013      	ands	r3, r2
 80074e8:	d006      	beq.n	80074f8 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80074ea:	4b19      	ldr	r3, [pc, #100]	; (8007550 <astronode_send_evt_rr+0xe8>)
 80074ec:	2201      	movs	r2, #1
 80074ee:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 80074f0:	4b18      	ldr	r3, [pc, #96]	; (8007554 <astronode_send_evt_rr+0xec>)
 80074f2:	0018      	movs	r0, r3
 80074f4:	f7fb fd0c 	bl	8002f10 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 80074f8:	4b12      	ldr	r3, [pc, #72]	; (8007544 <astronode_send_evt_rr+0xdc>)
 80074fa:	22c8      	movs	r2, #200	; 0xc8
 80074fc:	0052      	lsls	r2, r2, #1
 80074fe:	189b      	adds	r3, r3, r2
 8007500:	19db      	adds	r3, r3, r7
 8007502:	785b      	ldrb	r3, [r3, #1]
 8007504:	001a      	movs	r2, r3
 8007506:	2304      	movs	r3, #4
 8007508:	4013      	ands	r3, r2
 800750a:	d006      	beq.n	800751a <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 800750c:	4b12      	ldr	r3, [pc, #72]	; (8007558 <astronode_send_evt_rr+0xf0>)
 800750e:	2201      	movs	r2, #1
 8007510:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007512:	4b12      	ldr	r3, [pc, #72]	; (800755c <astronode_send_evt_rr+0xf4>)
 8007514:	0018      	movs	r0, r3
 8007516:	f7fb fcfb 	bl	8002f10 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 800751a:	4b0a      	ldr	r3, [pc, #40]	; (8007544 <astronode_send_evt_rr+0xdc>)
 800751c:	22c8      	movs	r2, #200	; 0xc8
 800751e:	0052      	lsls	r2, r2, #1
 8007520:	189b      	adds	r3, r3, r2
 8007522:	19db      	adds	r3, r3, r7
 8007524:	785b      	ldrb	r3, [r3, #1]
 8007526:	001a      	movs	r2, r3
 8007528:	2308      	movs	r3, #8
 800752a:	4013      	ands	r3, r2
 800752c:	d006      	beq.n	800753c <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 800752e:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <astronode_send_evt_rr+0xf8>)
 8007530:	2201      	movs	r2, #1
 8007532:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007534:	4b0b      	ldr	r3, [pc, #44]	; (8007564 <astronode_send_evt_rr+0xfc>)
 8007536:	0018      	movs	r0, r3
 8007538:	f7fb fcea 	bl	8002f10 <send_debug_logs>
            }

        }
    }
}
 800753c:	46c0      	nop			; (mov r8, r8)
 800753e:	46bd      	mov	sp, r7
 8007540:	b064      	add	sp, #400	; 0x190
 8007542:	bdb0      	pop	{r4, r5, r7, pc}
 8007544:	fffffe70 	.word	0xfffffe70
 8007548:	20000bcc 	.word	0x20000bcc
 800754c:	080119b4 	.word	0x080119b4
 8007550:	20000bcd 	.word	0x20000bcd
 8007554:	080119d8 	.word	0x080119d8
 8007558:	20000bce 	.word	0x20000bce
 800755c:	080119f0 	.word	0x080119f0
 8007560:	20000bcf 	.word	0x20000bcf
 8007564:	08011a04 	.word	0x08011a04

08007568 <astronode_send_pld_er>:
        }
    }
}

void astronode_send_pld_er(uint16_t payload_id, char *p_payload, uint16_t payload_length)
{
 8007568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800756a:	b0e7      	sub	sp, #412	; 0x19c
 800756c:	af00      	add	r7, sp, #0
 800756e:	6039      	str	r1, [r7, #0]
 8007570:	0011      	movs	r1, r2
 8007572:	4b3d      	ldr	r3, [pc, #244]	; (8007668 <astronode_send_pld_er+0x100>)
 8007574:	26cc      	movs	r6, #204	; 0xcc
 8007576:	0076      	lsls	r6, r6, #1
 8007578:	199b      	adds	r3, r3, r6
 800757a:	19db      	adds	r3, r3, r7
 800757c:	1c02      	adds	r2, r0, #0
 800757e:	801a      	strh	r2, [r3, #0]
 8007580:	4b3a      	ldr	r3, [pc, #232]	; (800766c <astronode_send_pld_er+0x104>)
 8007582:	199b      	adds	r3, r3, r6
 8007584:	19db      	adds	r3, r3, r7
 8007586:	1c0a      	adds	r2, r1, #0
 8007588:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800758a:	24d0      	movs	r4, #208	; 0xd0
 800758c:	193b      	adds	r3, r7, r4
 800758e:	0018      	movs	r0, r3
 8007590:	23c6      	movs	r3, #198	; 0xc6
 8007592:	001a      	movs	r2, r3
 8007594:	2100      	movs	r1, #0
 8007596:	f003 f8ed 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 800759a:	4b35      	ldr	r3, [pc, #212]	; (8007670 <astronode_send_pld_er+0x108>)
 800759c:	199b      	adds	r3, r3, r6
 800759e:	19db      	adds	r3, r3, r7
 80075a0:	0018      	movs	r0, r3
 80075a2:	23c6      	movs	r3, #198	; 0xc6
 80075a4:	001a      	movs	r2, r3
 80075a6:	2100      	movs	r1, #0
 80075a8:	f003 f8e4 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80075ac:	193b      	adds	r3, r7, r4
 80075ae:	2225      	movs	r2, #37	; 0x25
 80075b0:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80075b2:	193b      	adds	r3, r7, r4
 80075b4:	22c4      	movs	r2, #196	; 0xc4
 80075b6:	5a9b      	ldrh	r3, [r3, r2]
 80075b8:	1c5a      	adds	r2, r3, #1
 80075ba:	b290      	uxth	r0, r2
 80075bc:	193a      	adds	r2, r7, r4
 80075be:	21c4      	movs	r1, #196	; 0xc4
 80075c0:	5250      	strh	r0, [r2, r1]
 80075c2:	0019      	movs	r1, r3
 80075c4:	4b28      	ldr	r3, [pc, #160]	; (8007668 <astronode_send_pld_er+0x100>)
 80075c6:	199b      	adds	r3, r3, r6
 80075c8:	19db      	adds	r3, r3, r7
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	193b      	adds	r3, r7, r4
 80075d0:	185b      	adds	r3, r3, r1
 80075d2:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 80075d4:	4b24      	ldr	r3, [pc, #144]	; (8007668 <astronode_send_pld_er+0x100>)
 80075d6:	199b      	adds	r3, r3, r6
 80075d8:	19db      	adds	r3, r3, r7
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	0a1b      	lsrs	r3, r3, #8
 80075de:	b298      	uxth	r0, r3
 80075e0:	0025      	movs	r5, r4
 80075e2:	197b      	adds	r3, r7, r5
 80075e4:	22c4      	movs	r2, #196	; 0xc4
 80075e6:	5a9b      	ldrh	r3, [r3, r2]
 80075e8:	1c5a      	adds	r2, r3, #1
 80075ea:	b294      	uxth	r4, r2
 80075ec:	197a      	adds	r2, r7, r5
 80075ee:	21c4      	movs	r1, #196	; 0xc4
 80075f0:	5254      	strh	r4, [r2, r1]
 80075f2:	0019      	movs	r1, r3
 80075f4:	b2c2      	uxtb	r2, r0
 80075f6:	002c      	movs	r4, r5
 80075f8:	193b      	adds	r3, r7, r4
 80075fa:	185b      	adds	r3, r3, r1
 80075fc:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 80075fe:	193b      	adds	r3, r7, r4
 8007600:	22c4      	movs	r2, #196	; 0xc4
 8007602:	5a9b      	ldrh	r3, [r3, r2]
 8007604:	001a      	movs	r2, r3
 8007606:	193b      	adds	r3, r7, r4
 8007608:	189b      	adds	r3, r3, r2
 800760a:	1c58      	adds	r0, r3, #1
 800760c:	4b17      	ldr	r3, [pc, #92]	; (800766c <astronode_send_pld_er+0x104>)
 800760e:	199b      	adds	r3, r3, r6
 8007610:	19db      	adds	r3, r3, r7
 8007612:	881a      	ldrh	r2, [r3, #0]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	0019      	movs	r1, r3
 8007618:	f003 f991 	bl	800a93e <memcpy>
    request.payload_len = 2 + payload_length;
 800761c:	4b13      	ldr	r3, [pc, #76]	; (800766c <astronode_send_pld_er+0x104>)
 800761e:	199b      	adds	r3, r3, r6
 8007620:	19db      	adds	r3, r3, r7
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	3302      	adds	r3, #2
 8007626:	b299      	uxth	r1, r3
 8007628:	193b      	adds	r3, r7, r4
 800762a:	22c4      	movs	r2, #196	; 0xc4
 800762c:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800762e:	2308      	movs	r3, #8
 8007630:	18fa      	adds	r2, r7, r3
 8007632:	193b      	adds	r3, r7, r4
 8007634:	0011      	movs	r1, r2
 8007636:	0018      	movs	r0, r3
 8007638:	f000 ff20 	bl	800847c <astronode_transport_send_receive>
 800763c:	0003      	movs	r3, r0
 800763e:	2b01      	cmp	r3, #1
 8007640:	d10e      	bne.n	8007660 <astronode_send_pld_er+0xf8>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8007642:	4b0b      	ldr	r3, [pc, #44]	; (8007670 <astronode_send_pld_er+0x108>)
 8007644:	199b      	adds	r3, r3, r6
 8007646:	19db      	adds	r3, r3, r7
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2ba5      	cmp	r3, #165	; 0xa5
 800764c:	d104      	bne.n	8007658 <astronode_send_pld_er+0xf0>
        {
            send_debug_logs("Payload was successfully queued.");
 800764e:	4b09      	ldr	r3, [pc, #36]	; (8007674 <astronode_send_pld_er+0x10c>)
 8007650:	0018      	movs	r0, r3
 8007652:	f7fb fc5d 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("Payload failed to be queued.");
        }
    }
}
 8007656:	e003      	b.n	8007660 <astronode_send_pld_er+0xf8>
            send_debug_logs("Payload failed to be queued.");
 8007658:	4b07      	ldr	r3, [pc, #28]	; (8007678 <astronode_send_pld_er+0x110>)
 800765a:	0018      	movs	r0, r3
 800765c:	f7fb fc58 	bl	8002f10 <send_debug_logs>
}
 8007660:	46c0      	nop			; (mov r8, r8)
 8007662:	46bd      	mov	sp, r7
 8007664:	b067      	add	sp, #412	; 0x19c
 8007666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007668:	fffffe6e 	.word	0xfffffe6e
 800766c:	fffffe6c 	.word	0xfffffe6c
 8007670:	fffffe70 	.word	0xfffffe70
 8007674:	08011abc 	.word	0x08011abc
 8007678:	08011ae0 	.word	0x08011ae0

0800767c <astronode_send_res_cr>:
        }
    }
}

void astronode_send_res_cr(void)
{
 800767c:	b5b0      	push	{r4, r5, r7, lr}
 800767e:	b0e4      	sub	sp, #400	; 0x190
 8007680:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007682:	24c8      	movs	r4, #200	; 0xc8
 8007684:	193b      	adds	r3, r7, r4
 8007686:	0018      	movs	r0, r3
 8007688:	23c6      	movs	r3, #198	; 0xc6
 800768a:	001a      	movs	r2, r3
 800768c:	2100      	movs	r1, #0
 800768e:	f003 f871 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007692:	4b16      	ldr	r3, [pc, #88]	; (80076ec <astronode_send_res_cr+0x70>)
 8007694:	25c8      	movs	r5, #200	; 0xc8
 8007696:	006d      	lsls	r5, r5, #1
 8007698:	195b      	adds	r3, r3, r5
 800769a:	19db      	adds	r3, r3, r7
 800769c:	0018      	movs	r0, r3
 800769e:	23c6      	movs	r3, #198	; 0xc6
 80076a0:	001a      	movs	r2, r3
 80076a2:	2100      	movs	r1, #0
 80076a4:	f003 f866 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 80076a8:	193b      	adds	r3, r7, r4
 80076aa:	2255      	movs	r2, #85	; 0x55
 80076ac:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80076ae:	003a      	movs	r2, r7
 80076b0:	193b      	adds	r3, r7, r4
 80076b2:	0011      	movs	r1, r2
 80076b4:	0018      	movs	r0, r3
 80076b6:	f000 fee1 	bl	800847c <astronode_transport_send_receive>
 80076ba:	0003      	movs	r3, r0
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d111      	bne.n	80076e4 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80076c0:	4b0a      	ldr	r3, [pc, #40]	; (80076ec <astronode_send_res_cr+0x70>)
 80076c2:	195b      	adds	r3, r3, r5
 80076c4:	19db      	adds	r3, r3, r7
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	2bd5      	cmp	r3, #213	; 0xd5
 80076ca:	d107      	bne.n	80076dc <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80076cc:	4b08      	ldr	r3, [pc, #32]	; (80076f0 <astronode_send_res_cr+0x74>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The reset has been cleared.");
 80076d2:	4b08      	ldr	r3, [pc, #32]	; (80076f4 <astronode_send_res_cr+0x78>)
 80076d4:	0018      	movs	r0, r3
 80076d6:	f7fb fc1b 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("No reset to clear.");
        }
    }
}
 80076da:	e003      	b.n	80076e4 <astronode_send_res_cr+0x68>
            send_debug_logs("No reset to clear.");
 80076dc:	4b06      	ldr	r3, [pc, #24]	; (80076f8 <astronode_send_res_cr+0x7c>)
 80076de:	0018      	movs	r0, r3
 80076e0:	f7fb fc16 	bl	8002f10 <send_debug_logs>
}
 80076e4:	46c0      	nop			; (mov r8, r8)
 80076e6:	46bd      	mov	sp, r7
 80076e8:	b064      	add	sp, #400	; 0x190
 80076ea:	bdb0      	pop	{r4, r5, r7, pc}
 80076ec:	fffffe70 	.word	0xfffffe70
 80076f0:	20000bcd 	.word	0x20000bcd
 80076f4:	08011b4c 	.word	0x08011b4c
 80076f8:	08011b68 	.word	0x08011b68

080076fc <astronode_send_sak_rr>:
        }
    }
}

void astronode_send_sak_rr(void)
{
 80076fc:	b5b0      	push	{r4, r5, r7, lr}
 80076fe:	b0f8      	sub	sp, #480	; 0x1e0
 8007700:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007702:	258c      	movs	r5, #140	; 0x8c
 8007704:	006d      	lsls	r5, r5, #1
 8007706:	197b      	adds	r3, r7, r5
 8007708:	0018      	movs	r0, r3
 800770a:	23c6      	movs	r3, #198	; 0xc6
 800770c:	001a      	movs	r2, r3
 800770e:	2100      	movs	r1, #0
 8007710:	f003 f830 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007714:	4b21      	ldr	r3, [pc, #132]	; (800779c <astronode_send_sak_rr+0xa0>)
 8007716:	24f0      	movs	r4, #240	; 0xf0
 8007718:	0064      	lsls	r4, r4, #1
 800771a:	191b      	adds	r3, r3, r4
 800771c:	19db      	adds	r3, r3, r7
 800771e:	0018      	movs	r0, r3
 8007720:	23c6      	movs	r3, #198	; 0xc6
 8007722:	001a      	movs	r2, r3
 8007724:	2100      	movs	r1, #0
 8007726:	f003 f825 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 800772a:	197b      	adds	r3, r7, r5
 800772c:	2245      	movs	r2, #69	; 0x45
 800772e:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007730:	2350      	movs	r3, #80	; 0x50
 8007732:	18fa      	adds	r2, r7, r3
 8007734:	197b      	adds	r3, r7, r5
 8007736:	0011      	movs	r1, r2
 8007738:	0018      	movs	r0, r3
 800773a:	f000 fe9f 	bl	800847c <astronode_transport_send_receive>
 800773e:	0003      	movs	r3, r0
 8007740:	2b01      	cmp	r3, #1
 8007742:	d126      	bne.n	8007792 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8007744:	4b15      	ldr	r3, [pc, #84]	; (800779c <astronode_send_sak_rr+0xa0>)
 8007746:	191b      	adds	r3, r3, r4
 8007748:	19db      	adds	r3, r3, r7
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	2bc5      	cmp	r3, #197	; 0xc5
 800774e:	d11c      	bne.n	800778a <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8007750:	4b12      	ldr	r3, [pc, #72]	; (800779c <astronode_send_sak_rr+0xa0>)
 8007752:	191b      	adds	r3, r3, r4
 8007754:	19db      	adds	r3, r3, r7
 8007756:	785b      	ldrb	r3, [r3, #1]
 8007758:	b299      	uxth	r1, r3
 800775a:	4b10      	ldr	r3, [pc, #64]	; (800779c <astronode_send_sak_rr+0xa0>)
 800775c:	191b      	adds	r3, r3, r4
 800775e:	19db      	adds	r3, r3, r7
 8007760:	789b      	ldrb	r3, [r3, #2]
 8007762:	b29b      	uxth	r3, r3
 8007764:	021b      	lsls	r3, r3, #8
 8007766:	b29a      	uxth	r2, r3
 8007768:	20ef      	movs	r0, #239	; 0xef
 800776a:	0040      	lsls	r0, r0, #1
 800776c:	183b      	adds	r3, r7, r0
 800776e:	188a      	adds	r2, r1, r2
 8007770:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8007772:	183b      	adds	r3, r7, r0
 8007774:	881a      	ldrh	r2, [r3, #0]
 8007776:	490a      	ldr	r1, [pc, #40]	; (80077a0 <astronode_send_sak_rr+0xa4>)
 8007778:	003b      	movs	r3, r7
 800777a:	0018      	movs	r0, r3
 800777c:	f002 ff64 	bl	800a648 <sprintf>
            send_debug_logs(str);
 8007780:	003b      	movs	r3, r7
 8007782:	0018      	movs	r0, r3
 8007784:	f7fb fbc4 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007788:	e003      	b.n	8007792 <astronode_send_sak_rr+0x96>
            send_debug_logs("No acknowledgment available.");
 800778a:	4b06      	ldr	r3, [pc, #24]	; (80077a4 <astronode_send_sak_rr+0xa8>)
 800778c:	0018      	movs	r0, r3
 800778e:	f7fb fbbf 	bl	8002f10 <send_debug_logs>
}
 8007792:	46c0      	nop			; (mov r8, r8)
 8007794:	46bd      	mov	sp, r7
 8007796:	b078      	add	sp, #480	; 0x1e0
 8007798:	bdb0      	pop	{r4, r5, r7, pc}
 800779a:	46c0      	nop			; (mov r8, r8)
 800779c:	fffffe70 	.word	0xfffffe70
 80077a0:	08011bd8 	.word	0x08011bd8
 80077a4:	08011c04 	.word	0x08011c04

080077a8 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 80077a8:	b5b0      	push	{r4, r5, r7, lr}
 80077aa:	b0e4      	sub	sp, #400	; 0x190
 80077ac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80077ae:	24c8      	movs	r4, #200	; 0xc8
 80077b0:	193b      	adds	r3, r7, r4
 80077b2:	0018      	movs	r0, r3
 80077b4:	23c6      	movs	r3, #198	; 0xc6
 80077b6:	001a      	movs	r2, r3
 80077b8:	2100      	movs	r1, #0
 80077ba:	f002 ffdb 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 80077be:	4b16      	ldr	r3, [pc, #88]	; (8007818 <astronode_send_sak_cr+0x70>)
 80077c0:	25c8      	movs	r5, #200	; 0xc8
 80077c2:	006d      	lsls	r5, r5, #1
 80077c4:	195b      	adds	r3, r3, r5
 80077c6:	19db      	adds	r3, r3, r7
 80077c8:	0018      	movs	r0, r3
 80077ca:	23c6      	movs	r3, #198	; 0xc6
 80077cc:	001a      	movs	r2, r3
 80077ce:	2100      	movs	r1, #0
 80077d0:	f002 ffd0 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 80077d4:	193b      	adds	r3, r7, r4
 80077d6:	2246      	movs	r2, #70	; 0x46
 80077d8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80077da:	003a      	movs	r2, r7
 80077dc:	193b      	adds	r3, r7, r4
 80077de:	0011      	movs	r1, r2
 80077e0:	0018      	movs	r0, r3
 80077e2:	f000 fe4b 	bl	800847c <astronode_transport_send_receive>
 80077e6:	0003      	movs	r3, r0
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d111      	bne.n	8007810 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 80077ec:	4b0a      	ldr	r3, [pc, #40]	; (8007818 <astronode_send_sak_cr+0x70>)
 80077ee:	195b      	adds	r3, r3, r5
 80077f0:	19db      	adds	r3, r3, r7
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	2bc6      	cmp	r3, #198	; 0xc6
 80077f6:	d107      	bne.n	8007808 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 80077f8:	4b08      	ldr	r3, [pc, #32]	; (800781c <astronode_send_sak_cr+0x74>)
 80077fa:	2200      	movs	r2, #0
 80077fc:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 80077fe:	4b08      	ldr	r3, [pc, #32]	; (8007820 <astronode_send_sak_cr+0x78>)
 8007800:	0018      	movs	r0, r3
 8007802:	f7fb fb85 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007806:	e003      	b.n	8007810 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8007808:	4b06      	ldr	r3, [pc, #24]	; (8007824 <astronode_send_sak_cr+0x7c>)
 800780a:	0018      	movs	r0, r3
 800780c:	f7fb fb80 	bl	8002f10 <send_debug_logs>
}
 8007810:	46c0      	nop			; (mov r8, r8)
 8007812:	46bd      	mov	sp, r7
 8007814:	b064      	add	sp, #400	; 0x190
 8007816:	bdb0      	pop	{r4, r5, r7, pc}
 8007818:	fffffe70 	.word	0xfffffe70
 800781c:	20000bcc 	.word	0x20000bcc
 8007820:	08011c24 	.word	0x08011c24
 8007824:	08011c04 	.word	0x08011c04

08007828 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800782a:	b0ed      	sub	sp, #436	; 0x1b4
 800782c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800782e:	21c8      	movs	r1, #200	; 0xc8
 8007830:	2318      	movs	r3, #24
 8007832:	18cb      	adds	r3, r1, r3
 8007834:	19db      	adds	r3, r3, r7
 8007836:	0018      	movs	r0, r3
 8007838:	23c6      	movs	r3, #198	; 0xc6
 800783a:	001a      	movs	r2, r3
 800783c:	2100      	movs	r1, #0
 800783e:	f002 ff99 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007842:	4b4a      	ldr	r3, [pc, #296]	; (800796c <astronode_send_mpn_rr+0x144>)
 8007844:	26cc      	movs	r6, #204	; 0xcc
 8007846:	0076      	lsls	r6, r6, #1
 8007848:	199b      	adds	r3, r3, r6
 800784a:	2218      	movs	r2, #24
 800784c:	4694      	mov	ip, r2
 800784e:	44bc      	add	ip, r7
 8007850:	4463      	add	r3, ip
 8007852:	0018      	movs	r0, r3
 8007854:	23c6      	movs	r3, #198	; 0xc6
 8007856:	001a      	movs	r2, r3
 8007858:	2100      	movs	r1, #0
 800785a:	f002 ff8b 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 800785e:	21c8      	movs	r1, #200	; 0xc8
 8007860:	2318      	movs	r3, #24
 8007862:	18cb      	adds	r3, r1, r3
 8007864:	19db      	adds	r3, r3, r7
 8007866:	221b      	movs	r2, #27
 8007868:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800786a:	2318      	movs	r3, #24
 800786c:	18fa      	adds	r2, r7, r3
 800786e:	2318      	movs	r3, #24
 8007870:	18cb      	adds	r3, r1, r3
 8007872:	19db      	adds	r3, r3, r7
 8007874:	0011      	movs	r1, r2
 8007876:	0018      	movs	r0, r3
 8007878:	f000 fe00 	bl	800847c <astronode_transport_send_receive>
 800787c:	0003      	movs	r3, r0
 800787e:	2b01      	cmp	r3, #1
 8007880:	d16f      	bne.n	8007962 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8007882:	4b3a      	ldr	r3, [pc, #232]	; (800796c <astronode_send_mpn_rr+0x144>)
 8007884:	0032      	movs	r2, r6
 8007886:	189b      	adds	r3, r3, r2
 8007888:	2118      	movs	r1, #24
 800788a:	468c      	mov	ip, r1
 800788c:	44bc      	add	ip, r7
 800788e:	4463      	add	r3, ip
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	2b9b      	cmp	r3, #155	; 0x9b
 8007894:	d161      	bne.n	800795a <astronode_send_mpn_rr+0x132>
        {
 8007896:	466b      	mov	r3, sp
 8007898:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 800789a:	4b34      	ldr	r3, [pc, #208]	; (800796c <astronode_send_mpn_rr+0x144>)
 800789c:	189b      	adds	r3, r3, r2
 800789e:	2218      	movs	r2, #24
 80078a0:	4694      	mov	ip, r2
 80078a2:	44bc      	add	ip, r7
 80078a4:	4463      	add	r3, ip
 80078a6:	22c4      	movs	r2, #196	; 0xc4
 80078a8:	5a9b      	ldrh	r3, [r3, r2]
 80078aa:	001a      	movs	r2, r3
 80078ac:	3a01      	subs	r2, #1
 80078ae:	21ca      	movs	r1, #202	; 0xca
 80078b0:	0049      	lsls	r1, r1, #1
 80078b2:	2018      	movs	r0, #24
 80078b4:	1809      	adds	r1, r1, r0
 80078b6:	19c9      	adds	r1, r1, r7
 80078b8:	600a      	str	r2, [r1, #0]
 80078ba:	001c      	movs	r4, r3
 80078bc:	2200      	movs	r2, #0
 80078be:	0015      	movs	r5, r2
 80078c0:	0020      	movs	r0, r4
 80078c2:	0029      	movs	r1, r5
 80078c4:	0004      	movs	r4, r0
 80078c6:	0f62      	lsrs	r2, r4, #29
 80078c8:	000c      	movs	r4, r1
 80078ca:	00e4      	lsls	r4, r4, #3
 80078cc:	617c      	str	r4, [r7, #20]
 80078ce:	697c      	ldr	r4, [r7, #20]
 80078d0:	4314      	orrs	r4, r2
 80078d2:	617c      	str	r4, [r7, #20]
 80078d4:	0001      	movs	r1, r0
 80078d6:	00c9      	lsls	r1, r1, #3
 80078d8:	6139      	str	r1, [r7, #16]
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	2200      	movs	r2, #0
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	6838      	ldr	r0, [r7, #0]
 80078e2:	6879      	ldr	r1, [r7, #4]
 80078e4:	0004      	movs	r4, r0
 80078e6:	0f62      	lsrs	r2, r4, #29
 80078e8:	000c      	movs	r4, r1
 80078ea:	00e4      	lsls	r4, r4, #3
 80078ec:	60fc      	str	r4, [r7, #12]
 80078ee:	68fc      	ldr	r4, [r7, #12]
 80078f0:	4314      	orrs	r4, r2
 80078f2:	60fc      	str	r4, [r7, #12]
 80078f4:	0001      	movs	r1, r0
 80078f6:	00ca      	lsls	r2, r1, #3
 80078f8:	60ba      	str	r2, [r7, #8]
 80078fa:	3307      	adds	r3, #7
 80078fc:	08db      	lsrs	r3, r3, #3
 80078fe:	00db      	lsls	r3, r3, #3
 8007900:	4669      	mov	r1, sp
 8007902:	1acb      	subs	r3, r1, r3
 8007904:	469d      	mov	sp, r3
 8007906:	466b      	mov	r3, sp
 8007908:	3300      	adds	r3, #0
 800790a:	24c8      	movs	r4, #200	; 0xc8
 800790c:	0064      	lsls	r4, r4, #1
 800790e:	2218      	movs	r2, #24
 8007910:	18a2      	adds	r2, r4, r2
 8007912:	19d1      	adds	r1, r2, r7
 8007914:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007916:	4b16      	ldr	r3, [pc, #88]	; (8007970 <astronode_send_mpn_rr+0x148>)
 8007918:	0018      	movs	r0, r3
 800791a:	f7fb faf9 	bl	8002f10 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 800791e:	4b13      	ldr	r3, [pc, #76]	; (800796c <astronode_send_mpn_rr+0x144>)
 8007920:	22cc      	movs	r2, #204	; 0xcc
 8007922:	0052      	lsls	r2, r2, #1
 8007924:	189b      	adds	r3, r3, r2
 8007926:	2218      	movs	r2, #24
 8007928:	4694      	mov	ip, r2
 800792a:	44bc      	add	ip, r7
 800792c:	4463      	add	r3, ip
 800792e:	22c4      	movs	r2, #196	; 0xc4
 8007930:	5a9b      	ldrh	r3, [r3, r2]
 8007932:	0019      	movs	r1, r3
 8007934:	2318      	movs	r3, #24
 8007936:	18fb      	adds	r3, r7, r3
 8007938:	3301      	adds	r3, #1
 800793a:	4a0e      	ldr	r2, [pc, #56]	; (8007974 <astronode_send_mpn_rr+0x14c>)
 800793c:	2018      	movs	r0, #24
 800793e:	1820      	adds	r0, r4, r0
 8007940:	19c0      	adds	r0, r0, r7
 8007942:	6800      	ldr	r0, [r0, #0]
 8007944:	f002 fe4c 	bl	800a5e0 <snprintf>
            send_debug_logs(product_number);
 8007948:	2318      	movs	r3, #24
 800794a:	18e3      	adds	r3, r4, r3
 800794c:	19db      	adds	r3, r3, r7
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	0018      	movs	r0, r3
 8007952:	f7fb fadd 	bl	8002f10 <send_debug_logs>
 8007956:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007958:	e003      	b.n	8007962 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 800795a:	4b07      	ldr	r3, [pc, #28]	; (8007978 <astronode_send_mpn_rr+0x150>)
 800795c:	0018      	movs	r0, r3
 800795e:	f7fb fad7 	bl	8002f10 <send_debug_logs>
}
 8007962:	46c0      	nop			; (mov r8, r8)
 8007964:	46bd      	mov	sp, r7
 8007966:	b06d      	add	sp, #436	; 0x1b4
 8007968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800796a:	46c0      	nop			; (mov r8, r8)
 800796c:	fffffe68 	.word	0xfffffe68
 8007970:	08011cf4 	.word	0x08011cf4
 8007974:	080118d0 	.word	0x080118d0
 8007978:	0801190c 	.word	0x0801190c

0800797c <append_multiple_data_size_to_string>:

void append_multiple_data_size_to_string(char * const p_str, uint32_t * const p_data, uint8_t size)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	1dfb      	adds	r3, r7, #7
 8007988:	701a      	strb	r2, [r3, #0]
    switch (size)
 800798a:	1dfb      	adds	r3, r7, #7
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	2b04      	cmp	r3, #4
 8007990:	d019      	beq.n	80079c6 <append_multiple_data_size_to_string+0x4a>
 8007992:	dc20      	bgt.n	80079d6 <append_multiple_data_size_to_string+0x5a>
 8007994:	2b01      	cmp	r3, #1
 8007996:	d002      	beq.n	800799e <append_multiple_data_size_to_string+0x22>
 8007998:	2b02      	cmp	r3, #2
 800799a:	d00a      	beq.n	80079b2 <append_multiple_data_size_to_string+0x36>
 800799c:	e01b      	b.n	80079d6 <append_multiple_data_size_to_string+0x5a>
    {
        case 1:
            sprintf(p_str, "%u", (uint8_t) *p_data);
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	001a      	movs	r2, r3
 80079a6:	4912      	ldr	r1, [pc, #72]	; (80079f0 <append_multiple_data_size_to_string+0x74>)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	0018      	movs	r0, r3
 80079ac:	f002 fe4c 	bl	800a648 <sprintf>
            break;
 80079b0:	e019      	b.n	80079e6 <append_multiple_data_size_to_string+0x6a>
        case 2:
            sprintf(p_str, "%u", (uint16_t) *p_data);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	001a      	movs	r2, r3
 80079ba:	490d      	ldr	r1, [pc, #52]	; (80079f0 <append_multiple_data_size_to_string+0x74>)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	0018      	movs	r0, r3
 80079c0:	f002 fe42 	bl	800a648 <sprintf>
            break;
 80079c4:	e00f      	b.n	80079e6 <append_multiple_data_size_to_string+0x6a>
        case 4:
            sprintf(p_str, "%lu", *p_data);
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	490a      	ldr	r1, [pc, #40]	; (80079f4 <append_multiple_data_size_to_string+0x78>)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	0018      	movs	r0, r3
 80079d0:	f002 fe3a 	bl	800a648 <sprintf>
            break;
 80079d4:	e007      	b.n	80079e6 <append_multiple_data_size_to_string+0x6a>
        default:
            sprintf(p_str, "tlv size error %u", size);
 80079d6:	1dfb      	adds	r3, r7, #7
 80079d8:	781a      	ldrb	r2, [r3, #0]
 80079da:	4907      	ldr	r1, [pc, #28]	; (80079f8 <append_multiple_data_size_to_string+0x7c>)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	0018      	movs	r0, r3
 80079e0:	f002 fe32 	bl	800a648 <sprintf>
    }
}
 80079e4:	46c0      	nop			; (mov r8, r8)
 80079e6:	46c0      	nop			; (mov r8, r8)
 80079e8:	46bd      	mov	sp, r7
 80079ea:	b004      	add	sp, #16
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	46c0      	nop			; (mov r8, r8)
 80079f0:	08011d10 	.word	0x08011d10
 80079f4:	08011d14 	.word	0x08011d14
 80079f8:	08011d18 	.word	0x08011d18

080079fc <astronode_send_per_rr>:

void astronode_send_per_rr(void)
{
 80079fc:	b5b0      	push	{r4, r5, r7, lr}
 80079fe:	b0fa      	sub	sp, #488	; 0x1e8
 8007a00:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007a02:	248c      	movs	r4, #140	; 0x8c
 8007a04:	0064      	lsls	r4, r4, #1
 8007a06:	193b      	adds	r3, r7, r4
 8007a08:	0018      	movs	r0, r3
 8007a0a:	23c6      	movs	r3, #198	; 0xc6
 8007a0c:	001a      	movs	r2, r3
 8007a0e:	2100      	movs	r1, #0
 8007a10:	f002 feb0 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007a14:	4b6e      	ldr	r3, [pc, #440]	; (8007bd0 <astronode_send_per_rr+0x1d4>)
 8007a16:	25f4      	movs	r5, #244	; 0xf4
 8007a18:	006d      	lsls	r5, r5, #1
 8007a1a:	195b      	adds	r3, r3, r5
 8007a1c:	19db      	adds	r3, r3, r7
 8007a1e:	0018      	movs	r0, r3
 8007a20:	23c6      	movs	r3, #198	; 0xc6
 8007a22:	001a      	movs	r2, r3
 8007a24:	2100      	movs	r1, #0
 8007a26:	f002 fea5 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_PER_RR;
 8007a2a:	193b      	adds	r3, r7, r4
 8007a2c:	2267      	movs	r2, #103	; 0x67
 8007a2e:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007a30:	2350      	movs	r3, #80	; 0x50
 8007a32:	18fa      	adds	r2, r7, r3
 8007a34:	193b      	adds	r3, r7, r4
 8007a36:	0011      	movs	r1, r2
 8007a38:	0018      	movs	r0, r3
 8007a3a:	f000 fd1f 	bl	800847c <astronode_transport_send_receive>
 8007a3e:	0003      	movs	r3, r0
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d000      	beq.n	8007a46 <astronode_send_per_rr+0x4a>
 8007a44:	e0bf      	b.n	8007bc6 <astronode_send_per_rr+0x1ca>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PER_RA)
 8007a46:	4b62      	ldr	r3, [pc, #392]	; (8007bd0 <astronode_send_per_rr+0x1d4>)
 8007a48:	195b      	adds	r3, r3, r5
 8007a4a:	19db      	adds	r3, r3, r7
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	2be7      	cmp	r3, #231	; 0xe7
 8007a50:	d000      	beq.n	8007a54 <astronode_send_per_rr+0x58>
 8007a52:	e0b4      	b.n	8007bbe <astronode_send_per_rr+0x1c2>
        {
            uint16_t tlv_index = 0; // size 16bits to fit to payload_len
 8007a54:	23f3      	movs	r3, #243	; 0xf3
 8007a56:	005b      	lsls	r3, r3, #1
 8007a58:	18fb      	adds	r3, r7, r3
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	801a      	strh	r2, [r3, #0]
            char log_text[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            uint8_t tlv_size = 0;
 8007a5e:	23e6      	movs	r3, #230	; 0xe6
 8007a60:	33ff      	adds	r3, #255	; 0xff
 8007a62:	18fb      	adds	r3, r7, r3
 8007a64:	2200      	movs	r2, #0
 8007a66:	701a      	strb	r2, [r3, #0]
            while (tlv_index < answer.payload_len)
 8007a68:	e09a      	b.n	8007ba0 <astronode_send_per_rr+0x1a4>
            {
                uint32_t *p_data = (uint32_t *) &answer.p_payload[tlv_index + 2];
 8007a6a:	20f3      	movs	r0, #243	; 0xf3
 8007a6c:	0040      	lsls	r0, r0, #1
 8007a6e:	183b      	adds	r3, r7, r0
 8007a70:	881b      	ldrh	r3, [r3, #0]
 8007a72:	3302      	adds	r3, #2
 8007a74:	2250      	movs	r2, #80	; 0x50
 8007a76:	18ba      	adds	r2, r7, r2
 8007a78:	18d3      	adds	r3, r2, r3
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	22f0      	movs	r2, #240	; 0xf0
 8007a7e:	0052      	lsls	r2, r2, #1
 8007a80:	18ba      	adds	r2, r7, r2
 8007a82:	6013      	str	r3, [r2, #0]
                tlv_size = answer.p_payload[tlv_index + 1];
 8007a84:	183b      	adds	r3, r7, r0
 8007a86:	881b      	ldrh	r3, [r3, #0]
 8007a88:	1c5a      	adds	r2, r3, #1
 8007a8a:	23e6      	movs	r3, #230	; 0xe6
 8007a8c:	33ff      	adds	r3, #255	; 0xff
 8007a8e:	18fb      	adds	r3, r7, r3
 8007a90:	494f      	ldr	r1, [pc, #316]	; (8007bd0 <astronode_send_per_rr+0x1d4>)
 8007a92:	24f4      	movs	r4, #244	; 0xf4
 8007a94:	0064      	lsls	r4, r4, #1
 8007a96:	1909      	adds	r1, r1, r4
 8007a98:	19c9      	adds	r1, r1, r7
 8007a9a:	188a      	adds	r2, r1, r2
 8007a9c:	7852      	ldrb	r2, [r2, #1]
 8007a9e:	701a      	strb	r2, [r3, #0]
                switch (answer.p_payload[tlv_index])
 8007aa0:	183b      	adds	r3, r7, r0
 8007aa2:	881b      	ldrh	r3, [r3, #0]
 8007aa4:	4a4a      	ldr	r2, [pc, #296]	; (8007bd0 <astronode_send_per_rr+0x1d4>)
 8007aa6:	1912      	adds	r2, r2, r4
 8007aa8:	19d2      	adds	r2, r2, r7
 8007aaa:	18d3      	adds	r3, r2, r3
 8007aac:	785b      	ldrb	r3, [r3, #1]
 8007aae:	2b0e      	cmp	r3, #14
 8007ab0:	d84a      	bhi.n	8007b48 <astronode_send_per_rr+0x14c>
 8007ab2:	009a      	lsls	r2, r3, #2
 8007ab4:	4b47      	ldr	r3, [pc, #284]	; (8007bd4 <astronode_send_per_rr+0x1d8>)
 8007ab6:	18d3      	adds	r3, r2, r3
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	469f      	mov	pc, r3
                {
                    case PC_COUNTER_ID_SAT_DET_PHASE_COUNT:
                        send_debug_logs("PC sat det phase count is: ");
 8007abc:	4b46      	ldr	r3, [pc, #280]	; (8007bd8 <astronode_send_per_rr+0x1dc>)
 8007abe:	0018      	movs	r0, r3
 8007ac0:	f7fb fa26 	bl	8002f10 <send_debug_logs>
                        break;
 8007ac4:	e049      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_SAT_DET_OPERATIONS_COUNT:
                        send_debug_logs("PC sat det operation count is: ");
 8007ac6:	4b45      	ldr	r3, [pc, #276]	; (8007bdc <astronode_send_per_rr+0x1e0>)
 8007ac8:	0018      	movs	r0, r3
 8007aca:	f7fb fa21 	bl	8002f10 <send_debug_logs>
                        break;
 8007ace:	e044      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_SIGNALLING_DEMOD_PHASE_COUNT:
                        send_debug_logs("PC signalling demod phase count is: ");
 8007ad0:	4b43      	ldr	r3, [pc, #268]	; (8007be0 <astronode_send_per_rr+0x1e4>)
 8007ad2:	0018      	movs	r0, r3
 8007ad4:	f7fb fa1c 	bl	8002f10 <send_debug_logs>
                        break;
 8007ad8:	e03f      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_SIGNALLING_DEMOD_ATTEMPTS_COUNT:
                        send_debug_logs("PC signalling demod attemps count is: ");
 8007ada:	4b42      	ldr	r3, [pc, #264]	; (8007be4 <astronode_send_per_rr+0x1e8>)
 8007adc:	0018      	movs	r0, r3
 8007ade:	f7fb fa17 	bl	8002f10 <send_debug_logs>
                        break;
 8007ae2:	e03a      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_SIGNALLING_DEMOD_SUCCESSES_COUNT:
                        send_debug_logs("PC signalling demod successes count is: ");
 8007ae4:	4b40      	ldr	r3, [pc, #256]	; (8007be8 <astronode_send_per_rr+0x1ec>)
 8007ae6:	0018      	movs	r0, r3
 8007ae8:	f7fb fa12 	bl	8002f10 <send_debug_logs>
                        break;
 8007aec:	e035      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_ACK_DEMOD_ATTEMPTS_COUNT:
                        send_debug_logs("PC ack demod attemps count is: ");
 8007aee:	4b3f      	ldr	r3, [pc, #252]	; (8007bec <astronode_send_per_rr+0x1f0>)
 8007af0:	0018      	movs	r0, r3
 8007af2:	f7fb fa0d 	bl	8002f10 <send_debug_logs>
                        break;
 8007af6:	e030      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_ACK_DEMOD_SUCCESS_COUNT:
                        send_debug_logs("PC ack demod success count is: ");
 8007af8:	4b3d      	ldr	r3, [pc, #244]	; (8007bf0 <astronode_send_per_rr+0x1f4>)
 8007afa:	0018      	movs	r0, r3
 8007afc:	f7fb fa08 	bl	8002f10 <send_debug_logs>
                        break;
 8007b00:	e02b      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_QUEUED_MSG_COUNT:
                        send_debug_logs("PC queued message count is: ");
 8007b02:	4b3c      	ldr	r3, [pc, #240]	; (8007bf4 <astronode_send_per_rr+0x1f8>)
 8007b04:	0018      	movs	r0, r3
 8007b06:	f7fb fa03 	bl	8002f10 <send_debug_logs>
                        break;
 8007b0a:	e026      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_DEQUEUED_UNACKED_MSG_COUNT:
                        send_debug_logs("PC dequeued unacked message count is: ");
 8007b0c:	4b3a      	ldr	r3, [pc, #232]	; (8007bf8 <astronode_send_per_rr+0x1fc>)
 8007b0e:	0018      	movs	r0, r3
 8007b10:	f7fb f9fe 	bl	8002f10 <send_debug_logs>
                        break;
 8007b14:	e021      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_ACKED_MSG_COUNT:
                        send_debug_logs("PC acked message count is: ");
 8007b16:	4b39      	ldr	r3, [pc, #228]	; (8007bfc <astronode_send_per_rr+0x200>)
 8007b18:	0018      	movs	r0, r3
 8007b1a:	f7fb f9f9 	bl	8002f10 <send_debug_logs>
                        break;
 8007b1e:	e01c      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_SENT_FRAG_COUNT:
                        send_debug_logs("PC sent frag count is: ");
 8007b20:	4b37      	ldr	r3, [pc, #220]	; (8007c00 <astronode_send_per_rr+0x204>)
 8007b22:	0018      	movs	r0, r3
 8007b24:	f7fb f9f4 	bl	8002f10 <send_debug_logs>
                        break;
 8007b28:	e017      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_ACKED_FRAG_COUNT:
                        send_debug_logs("PC ack frag count is: ");
 8007b2a:	4b36      	ldr	r3, [pc, #216]	; (8007c04 <astronode_send_per_rr+0x208>)
 8007b2c:	0018      	movs	r0, r3
 8007b2e:	f7fb f9ef 	bl	8002f10 <send_debug_logs>
                        break;
 8007b32:	e012      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_COMMAND_DEMOD_ATTEMPT_COUNT:
                        send_debug_logs("PC unicast demod attempt count is: ");
 8007b34:	4b34      	ldr	r3, [pc, #208]	; (8007c08 <astronode_send_per_rr+0x20c>)
 8007b36:	0018      	movs	r0, r3
 8007b38:	f7fb f9ea 	bl	8002f10 <send_debug_logs>
                        break;
 8007b3c:	e00d      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    case PC_COUNTER_ID_COMMAND_DEMOD_SUCCESS_COUNT:
                        send_debug_logs("PC unicast demod success count is: ");
 8007b3e:	4b33      	ldr	r3, [pc, #204]	; (8007c0c <astronode_send_per_rr+0x210>)
 8007b40:	0018      	movs	r0, r3
 8007b42:	f7fb f9e5 	bl	8002f10 <send_debug_logs>
                        break;
 8007b46:	e008      	b.n	8007b5a <astronode_send_per_rr+0x15e>
                    default:
                        send_debug_logs("PC error, type unknown");
 8007b48:	4b31      	ldr	r3, [pc, #196]	; (8007c10 <astronode_send_per_rr+0x214>)
 8007b4a:	0018      	movs	r0, r3
 8007b4c:	f7fb f9e0 	bl	8002f10 <send_debug_logs>
                        tlv_size = 0;
 8007b50:	23e6      	movs	r3, #230	; 0xe6
 8007b52:	33ff      	adds	r3, #255	; 0xff
 8007b54:	18fb      	adds	r3, r7, r3
 8007b56:	2200      	movs	r2, #0
 8007b58:	701a      	strb	r2, [r3, #0]
                }
                append_multiple_data_size_to_string(log_text, p_data, tlv_size);
 8007b5a:	24e6      	movs	r4, #230	; 0xe6
 8007b5c:	34ff      	adds	r4, #255	; 0xff
 8007b5e:	193b      	adds	r3, r7, r4
 8007b60:	781a      	ldrb	r2, [r3, #0]
 8007b62:	23f0      	movs	r3, #240	; 0xf0
 8007b64:	005b      	lsls	r3, r3, #1
 8007b66:	18fb      	adds	r3, r7, r3
 8007b68:	6819      	ldr	r1, [r3, #0]
 8007b6a:	003b      	movs	r3, r7
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f7ff ff05 	bl	800797c <append_multiple_data_size_to_string>
                send_debug_logs(log_text);
 8007b72:	003b      	movs	r3, r7
 8007b74:	0018      	movs	r0, r3
 8007b76:	f7fb f9cb 	bl	8002f10 <send_debug_logs>
                log_text[0] = '\0';
 8007b7a:	4b26      	ldr	r3, [pc, #152]	; (8007c14 <astronode_send_per_rr+0x218>)
 8007b7c:	22f4      	movs	r2, #244	; 0xf4
 8007b7e:	0052      	lsls	r2, r2, #1
 8007b80:	189b      	adds	r3, r3, r2
 8007b82:	19db      	adds	r3, r3, r7
 8007b84:	2200      	movs	r2, #0
 8007b86:	701a      	strb	r2, [r3, #0]
                tlv_index += tlv_size + 2;
 8007b88:	193b      	adds	r3, r7, r4
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	21f3      	movs	r1, #243	; 0xf3
 8007b90:	0049      	lsls	r1, r1, #1
 8007b92:	187b      	adds	r3, r7, r1
 8007b94:	881b      	ldrh	r3, [r3, #0]
 8007b96:	18d3      	adds	r3, r2, r3
 8007b98:	b29a      	uxth	r2, r3
 8007b9a:	187b      	adds	r3, r7, r1
 8007b9c:	3202      	adds	r2, #2
 8007b9e:	801a      	strh	r2, [r3, #0]
            while (tlv_index < answer.payload_len)
 8007ba0:	4b0b      	ldr	r3, [pc, #44]	; (8007bd0 <astronode_send_per_rr+0x1d4>)
 8007ba2:	22f4      	movs	r2, #244	; 0xf4
 8007ba4:	0052      	lsls	r2, r2, #1
 8007ba6:	189b      	adds	r3, r3, r2
 8007ba8:	19db      	adds	r3, r3, r7
 8007baa:	22c4      	movs	r2, #196	; 0xc4
 8007bac:	5a9b      	ldrh	r3, [r3, r2]
 8007bae:	22f3      	movs	r2, #243	; 0xf3
 8007bb0:	0052      	lsls	r2, r2, #1
 8007bb2:	18ba      	adds	r2, r7, r2
 8007bb4:	8812      	ldrh	r2, [r2, #0]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d200      	bcs.n	8007bbc <astronode_send_per_rr+0x1c0>
 8007bba:	e756      	b.n	8007a6a <astronode_send_per_rr+0x6e>
        else
        {
            send_debug_logs("Failed to get performance counters.");
        }
    }
}
 8007bbc:	e003      	b.n	8007bc6 <astronode_send_per_rr+0x1ca>
            send_debug_logs("Failed to get performance counters.");
 8007bbe:	4b16      	ldr	r3, [pc, #88]	; (8007c18 <astronode_send_per_rr+0x21c>)
 8007bc0:	0018      	movs	r0, r3
 8007bc2:	f7fb f9a5 	bl	8002f10 <send_debug_logs>
}
 8007bc6:	46c0      	nop			; (mov r8, r8)
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	b07a      	add	sp, #488	; 0x1e8
 8007bcc:	bdb0      	pop	{r4, r5, r7, pc}
 8007bce:	46c0      	nop			; (mov r8, r8)
 8007bd0:	fffffe68 	.word	0xfffffe68
 8007bd4:	08012a94 	.word	0x08012a94
 8007bd8:	08011d2c 	.word	0x08011d2c
 8007bdc:	08011d48 	.word	0x08011d48
 8007be0:	08011d68 	.word	0x08011d68
 8007be4:	08011d90 	.word	0x08011d90
 8007be8:	08011db8 	.word	0x08011db8
 8007bec:	08011de4 	.word	0x08011de4
 8007bf0:	08011e04 	.word	0x08011e04
 8007bf4:	08011e24 	.word	0x08011e24
 8007bf8:	08011e44 	.word	0x08011e44
 8007bfc:	08011e6c 	.word	0x08011e6c
 8007c00:	08011e88 	.word	0x08011e88
 8007c04:	08011ea0 	.word	0x08011ea0
 8007c08:	08011eb8 	.word	0x08011eb8
 8007c0c:	08011edc 	.word	0x08011edc
 8007c10:	08011f00 	.word	0x08011f00
 8007c14:	fffffe18 	.word	0xfffffe18
 8007c18:	08011f18 	.word	0x08011f18

08007c1c <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8007c1c:	b5b0      	push	{r4, r5, r7, lr}
 8007c1e:	b0e4      	sub	sp, #400	; 0x190
 8007c20:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007c22:	24c8      	movs	r4, #200	; 0xc8
 8007c24:	193b      	adds	r3, r7, r4
 8007c26:	0018      	movs	r0, r3
 8007c28:	23c6      	movs	r3, #198	; 0xc6
 8007c2a:	001a      	movs	r2, r3
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	f002 fda1 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007c32:	4b16      	ldr	r3, [pc, #88]	; (8007c8c <astronode_send_cmd_cr+0x70>)
 8007c34:	25c8      	movs	r5, #200	; 0xc8
 8007c36:	006d      	lsls	r5, r5, #1
 8007c38:	195b      	adds	r3, r3, r5
 8007c3a:	19db      	adds	r3, r3, r7
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	23c6      	movs	r3, #198	; 0xc6
 8007c40:	001a      	movs	r2, r3
 8007c42:	2100      	movs	r1, #0
 8007c44:	f002 fd96 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8007c48:	193b      	adds	r3, r7, r4
 8007c4a:	2248      	movs	r2, #72	; 0x48
 8007c4c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007c4e:	003a      	movs	r2, r7
 8007c50:	193b      	adds	r3, r7, r4
 8007c52:	0011      	movs	r1, r2
 8007c54:	0018      	movs	r0, r3
 8007c56:	f000 fc11 	bl	800847c <astronode_transport_send_receive>
 8007c5a:	0003      	movs	r3, r0
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d111      	bne.n	8007c84 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8007c60:	4b0a      	ldr	r3, [pc, #40]	; (8007c8c <astronode_send_cmd_cr+0x70>)
 8007c62:	195b      	adds	r3, r3, r5
 8007c64:	19db      	adds	r3, r3, r7
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	2bc8      	cmp	r3, #200	; 0xc8
 8007c6a:	d107      	bne.n	8007c7c <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8007c6c:	4b08      	ldr	r3, [pc, #32]	; (8007c90 <astronode_send_cmd_cr+0x74>)
 8007c6e:	2200      	movs	r2, #0
 8007c70:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8007c72:	4b08      	ldr	r3, [pc, #32]	; (8007c94 <astronode_send_cmd_cr+0x78>)
 8007c74:	0018      	movs	r0, r3
 8007c76:	f7fb f94b 	bl	8002f10 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8007c7a:	e003      	b.n	8007c84 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8007c7c:	4b06      	ldr	r3, [pc, #24]	; (8007c98 <astronode_send_cmd_cr+0x7c>)
 8007c7e:	0018      	movs	r0, r3
 8007c80:	f7fb f946 	bl	8002f10 <send_debug_logs>
}
 8007c84:	46c0      	nop			; (mov r8, r8)
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b064      	add	sp, #400	; 0x190
 8007c8a:	bdb0      	pop	{r4, r5, r7, pc}
 8007c8c:	fffffe70 	.word	0xfffffe70
 8007c90:	20000bce 	.word	0x20000bce
 8007c94:	08012144 	.word	0x08012144
 8007c98:	08012168 	.word	0x08012168

08007c9c <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8007c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c9e:	4cac      	ldr	r4, [pc, #688]	; (8007f50 <astronode_send_cmd_rr+0x2b4>)
 8007ca0:	44a5      	add	sp, r4
 8007ca2:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007ca4:	218c      	movs	r1, #140	; 0x8c
 8007ca6:	0049      	lsls	r1, r1, #1
 8007ca8:	2318      	movs	r3, #24
 8007caa:	18cb      	adds	r3, r1, r3
 8007cac:	19db      	adds	r3, r3, r7
 8007cae:	0018      	movs	r0, r3
 8007cb0:	23c6      	movs	r3, #198	; 0xc6
 8007cb2:	001a      	movs	r2, r3
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	f002 fd5d 	bl	800a774 <memset>
    astronode_app_msg_t answer = {0};
 8007cba:	4ba6      	ldr	r3, [pc, #664]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007cbc:	26f8      	movs	r6, #248	; 0xf8
 8007cbe:	0076      	lsls	r6, r6, #1
 8007cc0:	199b      	adds	r3, r3, r6
 8007cc2:	2218      	movs	r2, #24
 8007cc4:	4694      	mov	ip, r2
 8007cc6:	44bc      	add	ip, r7
 8007cc8:	4463      	add	r3, ip
 8007cca:	0018      	movs	r0, r3
 8007ccc:	23c6      	movs	r3, #198	; 0xc6
 8007cce:	001a      	movs	r2, r3
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	f002 fd4f 	bl	800a774 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8007cd6:	218c      	movs	r1, #140	; 0x8c
 8007cd8:	0049      	lsls	r1, r1, #1
 8007cda:	2318      	movs	r3, #24
 8007cdc:	18cb      	adds	r3, r1, r3
 8007cde:	19db      	adds	r3, r3, r7
 8007ce0:	2247      	movs	r2, #71	; 0x47
 8007ce2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ce4:	2350      	movs	r3, #80	; 0x50
 8007ce6:	2218      	movs	r2, #24
 8007ce8:	189b      	adds	r3, r3, r2
 8007cea:	19da      	adds	r2, r3, r7
 8007cec:	2318      	movs	r3, #24
 8007cee:	18cb      	adds	r3, r1, r3
 8007cf0:	19db      	adds	r3, r3, r7
 8007cf2:	0011      	movs	r1, r2
 8007cf4:	0018      	movs	r0, r3
 8007cf6:	f000 fbc1 	bl	800847c <astronode_transport_send_receive>
 8007cfa:	0003      	movs	r3, r0
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d000      	beq.n	8007d02 <astronode_send_cmd_rr+0x66>
 8007d00:	e121      	b.n	8007f46 <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8007d02:	4b94      	ldr	r3, [pc, #592]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d04:	199b      	adds	r3, r3, r6
 8007d06:	2218      	movs	r2, #24
 8007d08:	4694      	mov	ip, r2
 8007d0a:	44bc      	add	ip, r7
 8007d0c:	4463      	add	r3, ip
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	2bc7      	cmp	r3, #199	; 0xc7
 8007d12:	d000      	beq.n	8007d16 <astronode_send_cmd_rr+0x7a>
 8007d14:	e113      	b.n	8007f3e <astronode_send_cmd_rr+0x2a2>
        {
 8007d16:	466b      	mov	r3, sp
 8007d18:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8007d1a:	4b8f      	ldr	r3, [pc, #572]	; (8007f58 <astronode_send_cmd_rr+0x2bc>)
 8007d1c:	0018      	movs	r0, r3
 8007d1e:	f7fb f8f7 	bl	8002f10 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8007d22:	4b8c      	ldr	r3, [pc, #560]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d24:	21f8      	movs	r1, #248	; 0xf8
 8007d26:	0049      	lsls	r1, r1, #1
 8007d28:	185b      	adds	r3, r3, r1
 8007d2a:	2218      	movs	r2, #24
 8007d2c:	4694      	mov	ip, r2
 8007d2e:	44bc      	add	ip, r7
 8007d30:	4463      	add	r3, ip
 8007d32:	785b      	ldrb	r3, [r3, #1]
 8007d34:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8007d36:	4b87      	ldr	r3, [pc, #540]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d38:	185b      	adds	r3, r3, r1
 8007d3a:	2018      	movs	r0, #24
 8007d3c:	4684      	mov	ip, r0
 8007d3e:	44bc      	add	ip, r7
 8007d40:	4463      	add	r3, ip
 8007d42:	789b      	ldrb	r3, [r3, #2]
 8007d44:	021b      	lsls	r3, r3, #8
 8007d46:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8007d48:	4b82      	ldr	r3, [pc, #520]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d4a:	185b      	adds	r3, r3, r1
 8007d4c:	2018      	movs	r0, #24
 8007d4e:	4684      	mov	ip, r0
 8007d50:	44bc      	add	ip, r7
 8007d52:	4463      	add	r3, ip
 8007d54:	78db      	ldrb	r3, [r3, #3]
 8007d56:	041b      	lsls	r3, r3, #16
 8007d58:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8007d5a:	4b7e      	ldr	r3, [pc, #504]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d5c:	185b      	adds	r3, r3, r1
 8007d5e:	2118      	movs	r1, #24
 8007d60:	468c      	mov	ip, r1
 8007d62:	44bc      	add	ip, r7
 8007d64:	4463      	add	r3, ip
 8007d66:	791b      	ldrb	r3, [r3, #4]
 8007d68:	061b      	lsls	r3, r3, #24
 8007d6a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007d6c:	22f4      	movs	r2, #244	; 0xf4
 8007d6e:	0052      	lsls	r2, r2, #1
 8007d70:	2118      	movs	r1, #24
 8007d72:	1851      	adds	r1, r2, r1
 8007d74:	19c8      	adds	r0, r1, r7
 8007d76:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8007d78:	2318      	movs	r3, #24
 8007d7a:	18d3      	adds	r3, r2, r3
 8007d7c:	19db      	adds	r3, r3, r7
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	4976      	ldr	r1, [pc, #472]	; (8007f5c <astronode_send_cmd_rr+0x2c0>)
 8007d82:	2318      	movs	r3, #24
 8007d84:	18fb      	adds	r3, r7, r3
 8007d86:	0018      	movs	r0, r3
 8007d88:	f002 fc5e 	bl	800a648 <sprintf>
            send_debug_logs(str);
 8007d8c:	2318      	movs	r3, #24
 8007d8e:	18fb      	adds	r3, r7, r3
 8007d90:	0018      	movs	r0, r3
 8007d92:	f7fb f8bd 	bl	8002f10 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8007d96:	4b6f      	ldr	r3, [pc, #444]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007d98:	21f8      	movs	r1, #248	; 0xf8
 8007d9a:	0049      	lsls	r1, r1, #1
 8007d9c:	185b      	adds	r3, r3, r1
 8007d9e:	2218      	movs	r2, #24
 8007da0:	4694      	mov	ip, r2
 8007da2:	44bc      	add	ip, r7
 8007da4:	4463      	add	r3, ip
 8007da6:	22c4      	movs	r2, #196	; 0xc4
 8007da8:	5a9b      	ldrh	r3, [r3, r2]
 8007daa:	2b2c      	cmp	r3, #44	; 0x2c
 8007dac:	d00e      	beq.n	8007dcc <astronode_send_cmd_rr+0x130>
 8007dae:	4b69      	ldr	r3, [pc, #420]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007db0:	185b      	adds	r3, r3, r1
 8007db2:	2218      	movs	r2, #24
 8007db4:	4694      	mov	ip, r2
 8007db6:	44bc      	add	ip, r7
 8007db8:	4463      	add	r3, ip
 8007dba:	22c4      	movs	r2, #196	; 0xc4
 8007dbc:	5a9b      	ldrh	r3, [r3, r2]
 8007dbe:	2b0c      	cmp	r3, #12
 8007dc0:	d004      	beq.n	8007dcc <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8007dc2:	4b67      	ldr	r3, [pc, #412]	; (8007f60 <astronode_send_cmd_rr+0x2c4>)
 8007dc4:	0018      	movs	r0, r3
 8007dc6:	f7fb f8a3 	bl	8002f10 <send_debug_logs>
                return;
 8007dca:	e0b6      	b.n	8007f3a <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8007dcc:	4b61      	ldr	r3, [pc, #388]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007dce:	22f8      	movs	r2, #248	; 0xf8
 8007dd0:	0052      	lsls	r2, r2, #1
 8007dd2:	189b      	adds	r3, r3, r2
 8007dd4:	2218      	movs	r2, #24
 8007dd6:	4694      	mov	ip, r2
 8007dd8:	44bc      	add	ip, r7
 8007dda:	4463      	add	r3, ip
 8007ddc:	22c4      	movs	r2, #196	; 0xc4
 8007dde:	5a9b      	ldrh	r3, [r3, r2]
 8007de0:	001a      	movs	r2, r3
 8007de2:	3a01      	subs	r2, #1
 8007de4:	21f2      	movs	r1, #242	; 0xf2
 8007de6:	0049      	lsls	r1, r1, #1
 8007de8:	2018      	movs	r0, #24
 8007dea:	1809      	adds	r1, r1, r0
 8007dec:	19c9      	adds	r1, r1, r7
 8007dee:	600a      	str	r2, [r1, #0]
 8007df0:	001c      	movs	r4, r3
 8007df2:	2200      	movs	r2, #0
 8007df4:	0015      	movs	r5, r2
 8007df6:	0020      	movs	r0, r4
 8007df8:	0029      	movs	r1, r5
 8007dfa:	0004      	movs	r4, r0
 8007dfc:	0f62      	lsrs	r2, r4, #29
 8007dfe:	000c      	movs	r4, r1
 8007e00:	00e4      	lsls	r4, r4, #3
 8007e02:	617c      	str	r4, [r7, #20]
 8007e04:	697c      	ldr	r4, [r7, #20]
 8007e06:	4314      	orrs	r4, r2
 8007e08:	617c      	str	r4, [r7, #20]
 8007e0a:	0001      	movs	r1, r0
 8007e0c:	00c9      	lsls	r1, r1, #3
 8007e0e:	6139      	str	r1, [r7, #16]
 8007e10:	603b      	str	r3, [r7, #0]
 8007e12:	2200      	movs	r2, #0
 8007e14:	607a      	str	r2, [r7, #4]
 8007e16:	6838      	ldr	r0, [r7, #0]
 8007e18:	6879      	ldr	r1, [r7, #4]
 8007e1a:	0004      	movs	r4, r0
 8007e1c:	0f62      	lsrs	r2, r4, #29
 8007e1e:	000c      	movs	r4, r1
 8007e20:	00e4      	lsls	r4, r4, #3
 8007e22:	60fc      	str	r4, [r7, #12]
 8007e24:	68fc      	ldr	r4, [r7, #12]
 8007e26:	4314      	orrs	r4, r2
 8007e28:	60fc      	str	r4, [r7, #12]
 8007e2a:	0001      	movs	r1, r0
 8007e2c:	00ca      	lsls	r2, r1, #3
 8007e2e:	60ba      	str	r2, [r7, #8]
 8007e30:	3307      	adds	r3, #7
 8007e32:	08db      	lsrs	r3, r3, #3
 8007e34:	00db      	lsls	r3, r3, #3
 8007e36:	4669      	mov	r1, sp
 8007e38:	1acb      	subs	r3, r1, r3
 8007e3a:	469d      	mov	sp, r3
 8007e3c:	466b      	mov	r3, sp
 8007e3e:	3300      	adds	r3, #0
 8007e40:	20f0      	movs	r0, #240	; 0xf0
 8007e42:	0040      	lsls	r0, r0, #1
 8007e44:	2218      	movs	r2, #24
 8007e46:	1882      	adds	r2, r0, r2
 8007e48:	19d1      	adds	r1, r2, r7
 8007e4a:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8007e4c:	4b41      	ldr	r3, [pc, #260]	; (8007f54 <astronode_send_cmd_rr+0x2b8>)
 8007e4e:	22f8      	movs	r2, #248	; 0xf8
 8007e50:	0052      	lsls	r2, r2, #1
 8007e52:	189b      	adds	r3, r3, r2
 8007e54:	2218      	movs	r2, #24
 8007e56:	4694      	mov	ip, r2
 8007e58:	44bc      	add	ip, r7
 8007e5a:	4463      	add	r3, ip
 8007e5c:	22c4      	movs	r2, #196	; 0xc4
 8007e5e:	5a9b      	ldrh	r3, [r3, r2]
 8007e60:	3b03      	subs	r3, #3
 8007e62:	0019      	movs	r1, r3
 8007e64:	2350      	movs	r3, #80	; 0x50
 8007e66:	2218      	movs	r2, #24
 8007e68:	189b      	adds	r3, r3, r2
 8007e6a:	19db      	adds	r3, r3, r7
 8007e6c:	3305      	adds	r3, #5
 8007e6e:	4a3d      	ldr	r2, [pc, #244]	; (8007f64 <astronode_send_cmd_rr+0x2c8>)
 8007e70:	2418      	movs	r4, #24
 8007e72:	1900      	adds	r0, r0, r4
 8007e74:	19c0      	adds	r0, r0, r7
 8007e76:	6800      	ldr	r0, [r0, #0]
 8007e78:	f002 fbb2 	bl	800a5e0 <snprintf>
 8007e7c:	0002      	movs	r2, r0
 8007e7e:	23ef      	movs	r3, #239	; 0xef
 8007e80:	005b      	lsls	r3, r3, #1
 8007e82:	2118      	movs	r1, #24
 8007e84:	185b      	adds	r3, r3, r1
 8007e86:	19db      	adds	r3, r3, r7
 8007e88:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8007e8a:	23f0      	movs	r3, #240	; 0xf0
 8007e8c:	33ff      	adds	r3, #255	; 0xff
 8007e8e:	2218      	movs	r2, #24
 8007e90:	189b      	adds	r3, r3, r2
 8007e92:	19db      	adds	r3, r3, r7
 8007e94:	2200      	movs	r2, #0
 8007e96:	701a      	strb	r2, [r3, #0]
 8007e98:	e024      	b.n	8007ee4 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8007e9a:	23f0      	movs	r3, #240	; 0xf0
 8007e9c:	33ff      	adds	r3, #255	; 0xff
 8007e9e:	2218      	movs	r2, #24
 8007ea0:	189b      	adds	r3, r3, r2
 8007ea2:	19db      	adds	r3, r3, r7
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	22f0      	movs	r2, #240	; 0xf0
 8007ea8:	0052      	lsls	r2, r2, #1
 8007eaa:	2118      	movs	r1, #24
 8007eac:	1852      	adds	r2, r2, r1
 8007eae:	19d2      	adds	r2, r2, r7
 8007eb0:	6812      	ldr	r2, [r2, #0]
 8007eb2:	5cd3      	ldrb	r3, [r2, r3]
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	4b2c      	ldr	r3, [pc, #176]	; (8007f68 <astronode_send_cmd_rr+0x2cc>)
 8007eb8:	18d3      	adds	r3, r2, r3
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	001a      	movs	r2, r3
 8007ebe:	2397      	movs	r3, #151	; 0x97
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	d104      	bne.n	8007ece <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 8007ec4:	4b29      	ldr	r3, [pc, #164]	; (8007f6c <astronode_send_cmd_rr+0x2d0>)
 8007ec6:	0018      	movs	r0, r3
 8007ec8:	f7fb f822 	bl	8002f10 <send_debug_logs>
                    return;
 8007ecc:	e035      	b.n	8007f3a <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 8007ece:	21f0      	movs	r1, #240	; 0xf0
 8007ed0:	31ff      	adds	r1, #255	; 0xff
 8007ed2:	2318      	movs	r3, #24
 8007ed4:	18cb      	adds	r3, r1, r3
 8007ed6:	19db      	adds	r3, r3, r7
 8007ed8:	781a      	ldrb	r2, [r3, #0]
 8007eda:	2318      	movs	r3, #24
 8007edc:	18cb      	adds	r3, r1, r3
 8007ede:	19db      	adds	r3, r3, r7
 8007ee0:	3201      	adds	r2, #1
 8007ee2:	701a      	strb	r2, [r3, #0]
 8007ee4:	23f0      	movs	r3, #240	; 0xf0
 8007ee6:	33ff      	adds	r3, #255	; 0xff
 8007ee8:	2218      	movs	r2, #24
 8007eea:	189b      	adds	r3, r3, r2
 8007eec:	19db      	adds	r3, r3, r7
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	22ef      	movs	r2, #239	; 0xef
 8007ef4:	0052      	lsls	r2, r2, #1
 8007ef6:	2118      	movs	r1, #24
 8007ef8:	1852      	adds	r2, r2, r1
 8007efa:	19d2      	adds	r2, r2, r7
 8007efc:	8812      	ldrh	r2, [r2, #0]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d8cb      	bhi.n	8007e9a <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8007f02:	4b1b      	ldr	r3, [pc, #108]	; (8007f70 <astronode_send_cmd_rr+0x2d4>)
 8007f04:	0018      	movs	r0, r3
 8007f06:	f7fb f803 	bl	8002f10 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8007f0a:	2350      	movs	r3, #80	; 0x50
 8007f0c:	2218      	movs	r2, #24
 8007f0e:	189b      	adds	r3, r3, r2
 8007f10:	19db      	adds	r3, r3, r7
 8007f12:	1d5a      	adds	r2, r3, #5
 8007f14:	4917      	ldr	r1, [pc, #92]	; (8007f74 <astronode_send_cmd_rr+0x2d8>)
 8007f16:	24f0      	movs	r4, #240	; 0xf0
 8007f18:	0064      	lsls	r4, r4, #1
 8007f1a:	2318      	movs	r3, #24
 8007f1c:	18e3      	adds	r3, r4, r3
 8007f1e:	19db      	adds	r3, r3, r7
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	0018      	movs	r0, r3
 8007f24:	f002 fb90 	bl	800a648 <sprintf>
            send_debug_logs(command_content);
 8007f28:	2318      	movs	r3, #24
 8007f2a:	18e3      	adds	r3, r4, r3
 8007f2c:	19db      	adds	r3, r3, r7
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	0018      	movs	r0, r3
 8007f32:	f7fa ffed 	bl	8002f10 <send_debug_logs>
 8007f36:	46b5      	mov	sp, r6
 8007f38:	e005      	b.n	8007f46 <astronode_send_cmd_rr+0x2aa>
                return;
 8007f3a:	46b5      	mov	sp, r6
 8007f3c:	e003      	b.n	8007f46 <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8007f3e:	4b0e      	ldr	r3, [pc, #56]	; (8007f78 <astronode_send_cmd_rr+0x2dc>)
 8007f40:	0018      	movs	r0, r3
 8007f42:	f7fa ffe5 	bl	8002f10 <send_debug_logs>
        }
    }
}
 8007f46:	46bd      	mov	sp, r7
 8007f48:	2383      	movs	r3, #131	; 0x83
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	449d      	add	sp, r3
 8007f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f50:	fffffdf4 	.word	0xfffffdf4
 8007f54:	fffffe60 	.word	0xfffffe60
 8007f58:	08012180 	.word	0x08012180
 8007f5c:	0801219c 	.word	0x0801219c
 8007f60:	080121ec 	.word	0x080121ec
 8007f64:	080118d0 	.word	0x080118d0
 8007f68:	08012b38 	.word	0x08012b38
 8007f6c:	08012200 	.word	0x08012200
 8007f70:	0801222c 	.word	0x0801222c
 8007f74:	08012244 	.word	0x08012244
 8007f78:	08012248 	.word	0x08012248

08007f7c <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8007f80:	4b02      	ldr	r3, [pc, #8]	; (8007f8c <is_sak_available+0x10>)
 8007f82:	781b      	ldrb	r3, [r3, #0]
}
 8007f84:	0018      	movs	r0, r3
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	46c0      	nop			; (mov r8, r8)
 8007f8c:	20000bcc 	.word	0x20000bcc

08007f90 <is_astronode_reset>:

bool is_astronode_reset()
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8007f94:	4b02      	ldr	r3, [pc, #8]	; (8007fa0 <is_astronode_reset+0x10>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
}
 8007f98:	0018      	movs	r0, r3
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	46c0      	nop			; (mov r8, r8)
 8007fa0:	20000bcd 	.word	0x20000bcd

08007fa4 <is_command_available>:

bool is_command_available()
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8007fa8:	4b02      	ldr	r3, [pc, #8]	; (8007fb4 <is_command_available+0x10>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
}
 8007fac:	0018      	movs	r0, r3
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	46c0      	nop			; (mov r8, r8)
 8007fb4:	20000bce 	.word	0x20000bce

08007fb8 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	0002      	movs	r2, r0
 8007fc0:	6039      	str	r1, [r7, #0]
 8007fc2:	1dfb      	adds	r3, r7, #7
 8007fc4:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8007fc6:	1dfb      	adds	r3, r7, #7
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	2b2f      	cmp	r3, #47	; 0x2f
 8007fcc:	d90b      	bls.n	8007fe6 <ascii_to_value+0x2e>
 8007fce:	1dfb      	adds	r3, r7, #7
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	2b39      	cmp	r3, #57	; 0x39
 8007fd4:	d807      	bhi.n	8007fe6 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8007fd6:	1dfb      	adds	r3, r7, #7
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	3b30      	subs	r3, #48	; 0x30
 8007fdc:	b2da      	uxtb	r2, r3
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	701a      	strb	r2, [r3, #0]
        return true;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e010      	b.n	8008008 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8007fe6:	1dfb      	adds	r3, r7, #7
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	2b40      	cmp	r3, #64	; 0x40
 8007fec:	d90b      	bls.n	8008006 <ascii_to_value+0x4e>
 8007fee:	1dfb      	adds	r3, r7, #7
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	2b46      	cmp	r3, #70	; 0x46
 8007ff4:	d807      	bhi.n	8008006 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8007ff6:	1dfb      	adds	r3, r7, #7
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	3b37      	subs	r3, #55	; 0x37
 8007ffc:	b2da      	uxtb	r2, r3
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	701a      	strb	r2, [r3, #0]
        return true;
 8008002:	2301      	movs	r3, #1
 8008004:	e000      	b.n	8008008 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008006:	2300      	movs	r3, #0
    }
}
 8008008:	0018      	movs	r0, r3
 800800a:	46bd      	mov	sp, r7
 800800c:	b002      	add	sp, #8
 800800e:	bd80      	pop	{r7, pc}

08008010 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008012:	b085      	sub	sp, #20
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 800801a:	250e      	movs	r5, #14
 800801c:	197b      	adds	r3, r7, r5
 800801e:	2200      	movs	r2, #0
 8008020:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008022:	197b      	adds	r3, r7, r5
 8008024:	881b      	ldrh	r3, [r3, #0]
 8008026:	197a      	adds	r2, r7, r5
 8008028:	1c59      	adds	r1, r3, #1
 800802a:	8011      	strh	r1, [r2, #0]
 800802c:	001a      	movs	r2, r3
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	189b      	adds	r3, r3, r2
 8008032:	2202      	movs	r2, #2
 8008034:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	260a      	movs	r6, #10
 800803a:	19bc      	adds	r4, r7, r6
 800803c:	4a44      	ldr	r2, [pc, #272]	; (8008150 <astronode_create_request_transport+0x140>)
 800803e:	2101      	movs	r1, #1
 8008040:	0018      	movs	r0, r3
 8008042:	f000 fa7d 	bl	8008540 <calculate_crc>
 8008046:	0003      	movs	r3, r0
 8008048:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	1c58      	adds	r0, r3, #1
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	22c4      	movs	r2, #196	; 0xc4
 8008052:	5a99      	ldrh	r1, [r3, r2]
 8008054:	19bc      	adds	r4, r7, r6
 8008056:	19bb      	adds	r3, r7, r6
 8008058:	881b      	ldrh	r3, [r3, #0]
 800805a:	001a      	movs	r2, r3
 800805c:	f000 fa70 	bl	8008540 <calculate_crc>
 8008060:	0003      	movs	r3, r0
 8008062:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008064:	19bb      	adds	r3, r7, r6
 8008066:	881b      	ldrh	r3, [r3, #0]
 8008068:	021b      	lsls	r3, r3, #8
 800806a:	b21a      	sxth	r2, r3
 800806c:	0031      	movs	r1, r6
 800806e:	19bb      	adds	r3, r7, r6
 8008070:	881b      	ldrh	r3, [r3, #0]
 8008072:	0a1b      	lsrs	r3, r3, #8
 8008074:	b29b      	uxth	r3, r3
 8008076:	b21b      	sxth	r3, r3
 8008078:	4313      	orrs	r3, r2
 800807a:	b21a      	sxth	r2, r3
 800807c:	187b      	adds	r3, r7, r1
 800807e:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	7818      	ldrb	r0, [r3, #0]
 8008084:	197b      	adds	r3, r7, r5
 8008086:	881b      	ldrh	r3, [r3, #0]
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	18d3      	adds	r3, r2, r3
 800808c:	0019      	movs	r1, r3
 800808e:	f000 fbeb 	bl	8008868 <uint8_to_ascii_buffer>
    index += 2;
 8008092:	197b      	adds	r3, r7, r5
 8008094:	197a      	adds	r2, r7, r5
 8008096:	8812      	ldrh	r2, [r2, #0]
 8008098:	3202      	adds	r2, #2
 800809a:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800809c:	230c      	movs	r3, #12
 800809e:	18fb      	adds	r3, r7, r3
 80080a0:	2200      	movs	r2, #0
 80080a2:	801a      	strh	r2, [r3, #0]
 80080a4:	e017      	b.n	80080d6 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 80080a6:	240c      	movs	r4, #12
 80080a8:	193b      	adds	r3, r7, r4
 80080aa:	881b      	ldrh	r3, [r3, #0]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	18d3      	adds	r3, r2, r3
 80080b0:	7858      	ldrb	r0, [r3, #1]
 80080b2:	250e      	movs	r5, #14
 80080b4:	197b      	adds	r3, r7, r5
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	18d3      	adds	r3, r2, r3
 80080bc:	0019      	movs	r1, r3
 80080be:	f000 fbd3 	bl	8008868 <uint8_to_ascii_buffer>
        index += 2;
 80080c2:	197b      	adds	r3, r7, r5
 80080c4:	197a      	adds	r2, r7, r5
 80080c6:	8812      	ldrh	r2, [r2, #0]
 80080c8:	3202      	adds	r2, #2
 80080ca:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80080cc:	193b      	adds	r3, r7, r4
 80080ce:	881a      	ldrh	r2, [r3, #0]
 80080d0:	193b      	adds	r3, r7, r4
 80080d2:	3201      	adds	r2, #1
 80080d4:	801a      	strh	r2, [r3, #0]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	22c4      	movs	r2, #196	; 0xc4
 80080da:	5a9b      	ldrh	r3, [r3, r2]
 80080dc:	220c      	movs	r2, #12
 80080de:	18ba      	adds	r2, r7, r2
 80080e0:	8812      	ldrh	r2, [r2, #0]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d3df      	bcc.n	80080a6 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 80080e6:	250a      	movs	r5, #10
 80080e8:	197b      	adds	r3, r7, r5
 80080ea:	881b      	ldrh	r3, [r3, #0]
 80080ec:	0a1b      	lsrs	r3, r3, #8
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	b2d8      	uxtb	r0, r3
 80080f2:	240e      	movs	r4, #14
 80080f4:	193b      	adds	r3, r7, r4
 80080f6:	881b      	ldrh	r3, [r3, #0]
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	18d3      	adds	r3, r2, r3
 80080fc:	0019      	movs	r1, r3
 80080fe:	f000 fbb3 	bl	8008868 <uint8_to_ascii_buffer>
    index += 2;
 8008102:	0021      	movs	r1, r4
 8008104:	187b      	adds	r3, r7, r1
 8008106:	187a      	adds	r2, r7, r1
 8008108:	8812      	ldrh	r2, [r2, #0]
 800810a:	3202      	adds	r2, #2
 800810c:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800810e:	197b      	adds	r3, r7, r5
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	b2d8      	uxtb	r0, r3
 8008114:	000c      	movs	r4, r1
 8008116:	187b      	adds	r3, r7, r1
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	18d3      	adds	r3, r2, r3
 800811e:	0019      	movs	r1, r3
 8008120:	f000 fba2 	bl	8008868 <uint8_to_ascii_buffer>
    index += 2;
 8008124:	0020      	movs	r0, r4
 8008126:	183b      	adds	r3, r7, r0
 8008128:	183a      	adds	r2, r7, r0
 800812a:	8812      	ldrh	r2, [r2, #0]
 800812c:	3202      	adds	r2, #2
 800812e:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008130:	183b      	adds	r3, r7, r0
 8008132:	881b      	ldrh	r3, [r3, #0]
 8008134:	183a      	adds	r2, r7, r0
 8008136:	1c59      	adds	r1, r3, #1
 8008138:	8011      	strh	r1, [r2, #0]
 800813a:	001a      	movs	r2, r3
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	189b      	adds	r3, r3, r2
 8008140:	2203      	movs	r2, #3
 8008142:	701a      	strb	r2, [r3, #0]

    return index;
 8008144:	183b      	adds	r3, r7, r0
 8008146:	881b      	ldrh	r3, [r3, #0]
}
 8008148:	0018      	movs	r0, r3
 800814a:	46bd      	mov	sp, r7
 800814c:	b005      	add	sp, #20
 800814e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008150:	0000ffff 	.word	0x0000ffff

08008154 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008156:	b089      	sub	sp, #36	; 0x24
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	607a      	str	r2, [r7, #4]
 800815e:	230a      	movs	r3, #10
 8008160:	18fb      	adds	r3, r7, r3
 8008162:	1c0a      	adds	r2, r1, #0
 8008164:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	2b02      	cmp	r3, #2
 800816c:	d005      	beq.n	800817a <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800816e:	4bbd      	ldr	r3, [pc, #756]	; (8008464 <astronode_decode_answer_transport+0x310>)
 8008170:	0018      	movs	r0, r3
 8008172:	f7fa fecd 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 8008176:	2300      	movs	r3, #0
 8008178:	e170      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800817a:	210a      	movs	r1, #10
 800817c:	187b      	adds	r3, r7, r1
 800817e:	881b      	ldrh	r3, [r3, #0]
 8008180:	2201      	movs	r2, #1
 8008182:	4013      	ands	r3, r2
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d103      	bne.n	8008192 <astronode_decode_answer_transport+0x3e>
 800818a:	187b      	adds	r3, r7, r1
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	2b07      	cmp	r3, #7
 8008190:	d805      	bhi.n	800819e <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008192:	4bb5      	ldr	r3, [pc, #724]	; (8008468 <astronode_decode_answer_transport+0x314>)
 8008194:	0018      	movs	r0, r3
 8008196:	f7fa febb 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 800819a:	2300      	movs	r3, #0
 800819c:	e15e      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800819e:	230a      	movs	r3, #10
 80081a0:	18fb      	adds	r3, r7, r3
 80081a2:	881b      	ldrh	r3, [r3, #0]
 80081a4:	3b08      	subs	r3, #8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	da00      	bge.n	80081ac <astronode_decode_answer_transport+0x58>
 80081aa:	3301      	adds	r3, #1
 80081ac:	105b      	asrs	r3, r3, #1
 80081ae:	b299      	uxth	r1, r3
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	22c4      	movs	r2, #196	; 0xc4
 80081b4:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80081b6:	230a      	movs	r3, #10
 80081b8:	18fb      	adds	r3, r7, r3
 80081ba:	881b      	ldrh	r3, [r3, #0]
 80081bc:	3b01      	subs	r3, #1
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	18d3      	adds	r3, r2, r3
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	2b03      	cmp	r3, #3
 80081c6:	d005      	beq.n	80081d4 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80081c8:	4ba8      	ldr	r3, [pc, #672]	; (800846c <astronode_decode_answer_transport+0x318>)
 80081ca:	0018      	movs	r0, r3
 80081cc:	f7fa fea0 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 80081d0:	2300      	movs	r3, #0
 80081d2:	e143      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80081d4:	2117      	movs	r1, #23
 80081d6:	187b      	adds	r3, r7, r1
 80081d8:	2200      	movs	r2, #0
 80081da:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80081dc:	2416      	movs	r4, #22
 80081de:	193b      	adds	r3, r7, r4
 80081e0:	2200      	movs	r2, #0
 80081e2:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	3301      	adds	r3, #1
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	187a      	adds	r2, r7, r1
 80081ec:	0011      	movs	r1, r2
 80081ee:	0018      	movs	r0, r3
 80081f0:	f7ff fee2 	bl	8007fb8 <ascii_to_value>
 80081f4:	0003      	movs	r3, r0
 80081f6:	001a      	movs	r2, r3
 80081f8:	2301      	movs	r3, #1
 80081fa:	4053      	eors	r3, r2
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10e      	bne.n	8008220 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3302      	adds	r3, #2
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	193a      	adds	r2, r7, r4
 800820a:	0011      	movs	r1, r2
 800820c:	0018      	movs	r0, r3
 800820e:	f7ff fed3 	bl	8007fb8 <ascii_to_value>
 8008212:	0003      	movs	r3, r0
 8008214:	001a      	movs	r2, r3
 8008216:	2301      	movs	r3, #1
 8008218:	4053      	eors	r3, r2
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b00      	cmp	r3, #0
 800821e:	d005      	beq.n	800822c <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008220:	4b93      	ldr	r3, [pc, #588]	; (8008470 <astronode_decode_answer_transport+0x31c>)
 8008222:	0018      	movs	r0, r3
 8008224:	f7fa fe74 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 8008228:	2300      	movs	r3, #0
 800822a:	e117      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800822c:	2317      	movs	r3, #23
 800822e:	18fb      	adds	r3, r7, r3
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	011b      	lsls	r3, r3, #4
 8008234:	b2da      	uxtb	r2, r3
 8008236:	2316      	movs	r3, #22
 8008238:	18fb      	adds	r3, r7, r3
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	18d3      	adds	r3, r2, r3
 800823e:	b2da      	uxtb	r2, r3
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008244:	231e      	movs	r3, #30
 8008246:	18fb      	adds	r3, r7, r3
 8008248:	2203      	movs	r2, #3
 800824a:	801a      	strh	r2, [r3, #0]
 800824c:	231c      	movs	r3, #28
 800824e:	18fb      	adds	r3, r7, r3
 8008250:	2200      	movs	r2, #0
 8008252:	801a      	strh	r2, [r3, #0]
 8008254:	e045      	b.n	80082e2 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008256:	241e      	movs	r4, #30
 8008258:	193b      	adds	r3, r7, r4
 800825a:	881b      	ldrh	r3, [r3, #0]
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	18d3      	adds	r3, r2, r3
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	2217      	movs	r2, #23
 8008264:	18ba      	adds	r2, r7, r2
 8008266:	0011      	movs	r1, r2
 8008268:	0018      	movs	r0, r3
 800826a:	f7ff fea5 	bl	8007fb8 <ascii_to_value>
 800826e:	0003      	movs	r3, r0
 8008270:	001a      	movs	r2, r3
 8008272:	2301      	movs	r3, #1
 8008274:	4053      	eors	r3, r2
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b00      	cmp	r3, #0
 800827a:	d112      	bne.n	80082a2 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 800827c:	193b      	adds	r3, r7, r4
 800827e:	881b      	ldrh	r3, [r3, #0]
 8008280:	3301      	adds	r3, #1
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	18d3      	adds	r3, r2, r3
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	2216      	movs	r2, #22
 800828a:	18ba      	adds	r2, r7, r2
 800828c:	0011      	movs	r1, r2
 800828e:	0018      	movs	r0, r3
 8008290:	f7ff fe92 	bl	8007fb8 <ascii_to_value>
 8008294:	0003      	movs	r3, r0
 8008296:	001a      	movs	r2, r3
 8008298:	2301      	movs	r3, #1
 800829a:	4053      	eors	r3, r2
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d005      	beq.n	80082ae <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80082a2:	4b73      	ldr	r3, [pc, #460]	; (8008470 <astronode_decode_answer_transport+0x31c>)
 80082a4:	0018      	movs	r0, r3
 80082a6:	f7fa fe33 	bl	8002f10 <send_debug_logs>
            return RS_FAILURE;
 80082aa:	2300      	movs	r3, #0
 80082ac:	e0d6      	b.n	800845c <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80082ae:	2317      	movs	r3, #23
 80082b0:	18fb      	adds	r3, r7, r3
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	b2d9      	uxtb	r1, r3
 80082b8:	2316      	movs	r3, #22
 80082ba:	18fb      	adds	r3, r7, r3
 80082bc:	781a      	ldrb	r2, [r3, #0]
 80082be:	201c      	movs	r0, #28
 80082c0:	183b      	adds	r3, r7, r0
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	1838      	adds	r0, r7, r0
 80082c6:	1c5c      	adds	r4, r3, #1
 80082c8:	8004      	strh	r4, [r0, #0]
 80082ca:	0018      	movs	r0, r3
 80082cc:	188b      	adds	r3, r1, r2
 80082ce:	b2da      	uxtb	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	181b      	adds	r3, r3, r0
 80082d4:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80082d6:	221e      	movs	r2, #30
 80082d8:	18bb      	adds	r3, r7, r2
 80082da:	18ba      	adds	r2, r7, r2
 80082dc:	8812      	ldrh	r2, [r2, #0]
 80082de:	3202      	adds	r2, #2
 80082e0:	801a      	strh	r2, [r3, #0]
 80082e2:	231e      	movs	r3, #30
 80082e4:	18fb      	adds	r3, r7, r3
 80082e6:	881a      	ldrh	r2, [r3, #0]
 80082e8:	260a      	movs	r6, #10
 80082ea:	19bb      	adds	r3, r7, r6
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	3b05      	subs	r3, #5
 80082f0:	429a      	cmp	r2, r3
 80082f2:	dbb0      	blt.n	8008256 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	251a      	movs	r5, #26
 80082f8:	197c      	adds	r4, r7, r5
 80082fa:	4a5e      	ldr	r2, [pc, #376]	; (8008474 <astronode_decode_answer_transport+0x320>)
 80082fc:	2101      	movs	r1, #1
 80082fe:	0018      	movs	r0, r3
 8008300:	f000 f91e 	bl	8008540 <calculate_crc>
 8008304:	0003      	movs	r3, r0
 8008306:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	1c58      	adds	r0, r3, #1
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	22c4      	movs	r2, #196	; 0xc4
 8008310:	5a99      	ldrh	r1, [r3, r2]
 8008312:	197c      	adds	r4, r7, r5
 8008314:	197b      	adds	r3, r7, r5
 8008316:	881b      	ldrh	r3, [r3, #0]
 8008318:	001a      	movs	r2, r3
 800831a:	f000 f911 	bl	8008540 <calculate_crc>
 800831e:	0003      	movs	r3, r0
 8008320:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008322:	197b      	adds	r3, r7, r5
 8008324:	881b      	ldrh	r3, [r3, #0]
 8008326:	021b      	lsls	r3, r3, #8
 8008328:	b21a      	sxth	r2, r3
 800832a:	0029      	movs	r1, r5
 800832c:	197b      	adds	r3, r7, r5
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	0a1b      	lsrs	r3, r3, #8
 8008332:	b29b      	uxth	r3, r3
 8008334:	b21b      	sxth	r3, r3
 8008336:	4313      	orrs	r3, r2
 8008338:	b21a      	sxth	r2, r3
 800833a:	187b      	adds	r3, r7, r1
 800833c:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800833e:	19bb      	adds	r3, r7, r6
 8008340:	881b      	ldrh	r3, [r3, #0]
 8008342:	3b05      	subs	r3, #5
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	18d3      	adds	r3, r2, r3
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	2217      	movs	r2, #23
 800834c:	18ba      	adds	r2, r7, r2
 800834e:	0011      	movs	r1, r2
 8008350:	0018      	movs	r0, r3
 8008352:	f7ff fe31 	bl	8007fb8 <ascii_to_value>
 8008356:	0003      	movs	r3, r0
 8008358:	001a      	movs	r2, r3
 800835a:	2301      	movs	r3, #1
 800835c:	4053      	eors	r3, r2
 800835e:	b2db      	uxtb	r3, r3
 8008360:	2b00      	cmp	r3, #0
 8008362:	d112      	bne.n	800838a <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008364:	19bb      	adds	r3, r7, r6
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	3b04      	subs	r3, #4
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	18d3      	adds	r3, r2, r3
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2216      	movs	r2, #22
 8008372:	18ba      	adds	r2, r7, r2
 8008374:	0011      	movs	r1, r2
 8008376:	0018      	movs	r0, r3
 8008378:	f7ff fe1e 	bl	8007fb8 <ascii_to_value>
 800837c:	0003      	movs	r3, r0
 800837e:	001a      	movs	r2, r3
 8008380:	2301      	movs	r3, #1
 8008382:	4053      	eors	r3, r2
 8008384:	b2db      	uxtb	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d005      	beq.n	8008396 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800838a:	4b39      	ldr	r3, [pc, #228]	; (8008470 <astronode_decode_answer_transport+0x31c>)
 800838c:	0018      	movs	r0, r3
 800838e:	f7fa fdbf 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 8008392:	2300      	movs	r3, #0
 8008394:	e062      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008396:	2017      	movs	r0, #23
 8008398:	183b      	adds	r3, r7, r0
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	b29b      	uxth	r3, r3
 800839e:	031b      	lsls	r3, r3, #12
 80083a0:	b299      	uxth	r1, r3
 80083a2:	2416      	movs	r4, #22
 80083a4:	193b      	adds	r3, r7, r4
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	021b      	lsls	r3, r3, #8
 80083ac:	b29a      	uxth	r2, r3
 80083ae:	2318      	movs	r3, #24
 80083b0:	18fb      	adds	r3, r7, r3
 80083b2:	188a      	adds	r2, r1, r2
 80083b4:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80083b6:	250a      	movs	r5, #10
 80083b8:	197b      	adds	r3, r7, r5
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	3b03      	subs	r3, #3
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	18d3      	adds	r3, r2, r3
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	183a      	adds	r2, r7, r0
 80083c6:	0011      	movs	r1, r2
 80083c8:	0018      	movs	r0, r3
 80083ca:	f7ff fdf5 	bl	8007fb8 <ascii_to_value>
 80083ce:	0003      	movs	r3, r0
 80083d0:	001a      	movs	r2, r3
 80083d2:	2301      	movs	r3, #1
 80083d4:	4053      	eors	r3, r2
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d111      	bne.n	8008400 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80083dc:	197b      	adds	r3, r7, r5
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	3b02      	subs	r3, #2
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	18d3      	adds	r3, r2, r3
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	193a      	adds	r2, r7, r4
 80083ea:	0011      	movs	r1, r2
 80083ec:	0018      	movs	r0, r3
 80083ee:	f7ff fde3 	bl	8007fb8 <ascii_to_value>
 80083f2:	0003      	movs	r3, r0
 80083f4:	001a      	movs	r2, r3
 80083f6:	2301      	movs	r3, #1
 80083f8:	4053      	eors	r3, r2
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d005      	beq.n	800840c <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008400:	4b1b      	ldr	r3, [pc, #108]	; (8008470 <astronode_decode_answer_transport+0x31c>)
 8008402:	0018      	movs	r0, r3
 8008404:	f7fa fd84 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 8008408:	2300      	movs	r3, #0
 800840a:	e027      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 800840c:	2317      	movs	r3, #23
 800840e:	18fb      	adds	r3, r7, r3
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	b29b      	uxth	r3, r3
 8008414:	011b      	lsls	r3, r3, #4
 8008416:	b29a      	uxth	r2, r3
 8008418:	2316      	movs	r3, #22
 800841a:	18fb      	adds	r3, r7, r3
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	b29b      	uxth	r3, r3
 8008420:	18d3      	adds	r3, r2, r3
 8008422:	b299      	uxth	r1, r3
 8008424:	2018      	movs	r0, #24
 8008426:	183b      	adds	r3, r7, r0
 8008428:	183a      	adds	r2, r7, r0
 800842a:	8812      	ldrh	r2, [r2, #0]
 800842c:	188a      	adds	r2, r1, r2
 800842e:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008430:	183a      	adds	r2, r7, r0
 8008432:	231a      	movs	r3, #26
 8008434:	18fb      	adds	r3, r7, r3
 8008436:	8812      	ldrh	r2, [r2, #0]
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	429a      	cmp	r2, r3
 800843c:	d005      	beq.n	800844a <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800843e:	4b0e      	ldr	r3, [pc, #56]	; (8008478 <astronode_decode_answer_transport+0x324>)
 8008440:	0018      	movs	r0, r3
 8008442:	f7fa fd65 	bl	8002f10 <send_debug_logs>
        return RS_FAILURE;
 8008446:	2300      	movs	r3, #0
 8008448:	e008      	b.n	800845c <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	2bff      	cmp	r3, #255	; 0xff
 8008450:	d103      	bne.n	800845a <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	0018      	movs	r0, r3
 8008456:	f000 f8c3 	bl	80085e0 <check_for_error>
    }

    return RS_SUCCESS;
 800845a:	2301      	movs	r3, #1
}
 800845c:	0018      	movs	r0, r3
 800845e:	46bd      	mov	sp, r7
 8008460:	b009      	add	sp, #36	; 0x24
 8008462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008464:	080122d8 	.word	0x080122d8
 8008468:	08012328 	.word	0x08012328
 800846c:	08012378 	.word	0x08012378
 8008470:	080123c8 	.word	0x080123c8
 8008474:	0000ffff 	.word	0x0000ffff
 8008478:	08012414 	.word	0x08012414

0800847c <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 800847c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800847e:	4c2b      	ldr	r4, [pc, #172]	; (800852c <astronode_transport_send_receive+0xb0>)
 8008480:	44a5      	add	sp, r4
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
 8008486:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008488:	4b29      	ldr	r3, [pc, #164]	; (8008530 <astronode_transport_send_receive+0xb4>)
 800848a:	25ca      	movs	r5, #202	; 0xca
 800848c:	00ad      	lsls	r5, r5, #2
 800848e:	195b      	adds	r3, r3, r5
 8008490:	19db      	adds	r3, r3, r7
 8008492:	2200      	movs	r2, #0
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	3304      	adds	r3, #4
 8008498:	22c4      	movs	r2, #196	; 0xc4
 800849a:	0052      	lsls	r2, r2, #1
 800849c:	2100      	movs	r1, #0
 800849e:	0018      	movs	r0, r3
 80084a0:	f002 f968 	bl	800a774 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80084a4:	4b23      	ldr	r3, [pc, #140]	; (8008534 <astronode_transport_send_receive+0xb8>)
 80084a6:	195b      	adds	r3, r3, r5
 80084a8:	19db      	adds	r3, r3, r7
 80084aa:	2200      	movs	r2, #0
 80084ac:	601a      	str	r2, [r3, #0]
 80084ae:	3304      	adds	r3, #4
 80084b0:	22c4      	movs	r2, #196	; 0xc4
 80084b2:	0052      	lsls	r2, r2, #1
 80084b4:	2100      	movs	r1, #0
 80084b6:	0018      	movs	r0, r3
 80084b8:	f002 f95c 	bl	800a774 <memset>
    uint16_t answer_length =  0;
 80084bc:	4b1e      	ldr	r3, [pc, #120]	; (8008538 <astronode_transport_send_receive+0xbc>)
 80084be:	195b      	adds	r3, r3, r5
 80084c0:	19db      	adds	r3, r3, r7
 80084c2:	2200      	movs	r2, #0
 80084c4:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80084c6:	4e1d      	ldr	r6, [pc, #116]	; (800853c <astronode_transport_send_receive+0xc0>)
 80084c8:	19bc      	adds	r4, r7, r6
 80084ca:	23cc      	movs	r3, #204	; 0xcc
 80084cc:	005b      	lsls	r3, r3, #1
 80084ce:	18fa      	adds	r2, r7, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	0011      	movs	r1, r2
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7ff fd9b 	bl	8008010 <astronode_create_request_transport>
 80084da:	0003      	movs	r3, r0
 80084dc:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80084de:	19bb      	adds	r3, r7, r6
 80084e0:	881a      	ldrh	r2, [r3, #0]
 80084e2:	23cc      	movs	r3, #204	; 0xcc
 80084e4:	005b      	lsls	r3, r3, #1
 80084e6:	18fb      	adds	r3, r7, r3
 80084e8:	0011      	movs	r1, r2
 80084ea:	0018      	movs	r0, r3
 80084ec:	f7fa fd5a 	bl	8002fa4 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80084f0:	230a      	movs	r3, #10
 80084f2:	18fa      	adds	r2, r7, r3
 80084f4:	240c      	movs	r4, #12
 80084f6:	193b      	adds	r3, r7, r4
 80084f8:	0011      	movs	r1, r2
 80084fa:	0018      	movs	r0, r3
 80084fc:	f000 f92c 	bl	8008758 <receive_astronode_answer>
 8008500:	0003      	movs	r3, r0
 8008502:	2b01      	cmp	r3, #1
 8008504:	d10a      	bne.n	800851c <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008506:	4b0c      	ldr	r3, [pc, #48]	; (8008538 <astronode_transport_send_receive+0xbc>)
 8008508:	195b      	adds	r3, r3, r5
 800850a:	19db      	adds	r3, r3, r7
 800850c:	8819      	ldrh	r1, [r3, #0]
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	193b      	adds	r3, r7, r4
 8008512:	0018      	movs	r0, r3
 8008514:	f7ff fe1e 	bl	8008154 <astronode_decode_answer_transport>
 8008518:	0003      	movs	r3, r0
 800851a:	e000      	b.n	800851e <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 800851c:	2300      	movs	r3, #0
    }
}
 800851e:	0018      	movs	r0, r3
 8008520:	46bd      	mov	sp, r7
 8008522:	23cb      	movs	r3, #203	; 0xcb
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	449d      	add	sp, r3
 8008528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800852a:	46c0      	nop			; (mov r8, r8)
 800852c:	fffffcd4 	.word	0xfffffcd4
 8008530:	fffffe70 	.word	0xfffffe70
 8008534:	fffffce4 	.word	0xfffffce4
 8008538:	fffffce2 	.word	0xfffffce2
 800853c:	00000326 	.word	0x00000326

08008540 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008540:	b590      	push	{r4, r7, lr}
 8008542:	b085      	sub	sp, #20
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	0008      	movs	r0, r1
 800854a:	0011      	movs	r1, r2
 800854c:	1cbb      	adds	r3, r7, #2
 800854e:	1c02      	adds	r2, r0, #0
 8008550:	801a      	strh	r2, [r3, #0]
 8008552:	003b      	movs	r3, r7
 8008554:	1c0a      	adds	r2, r1, #0
 8008556:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008558:	230e      	movs	r3, #14
 800855a:	18fb      	adds	r3, r7, r3
 800855c:	003a      	movs	r2, r7
 800855e:	8812      	ldrh	r2, [r2, #0]
 8008560:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008562:	e02e      	b.n	80085c2 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008564:	240e      	movs	r4, #14
 8008566:	193b      	adds	r3, r7, r4
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	0a1b      	lsrs	r3, r3, #8
 800856c:	b299      	uxth	r1, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	1c5a      	adds	r2, r3, #1
 8008572:	607a      	str	r2, [r7, #4]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	b29a      	uxth	r2, r3
 8008578:	200c      	movs	r0, #12
 800857a:	183b      	adds	r3, r7, r0
 800857c:	404a      	eors	r2, r1
 800857e:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8008580:	183b      	adds	r3, r7, r0
 8008582:	881b      	ldrh	r3, [r3, #0]
 8008584:	091b      	lsrs	r3, r3, #4
 8008586:	b299      	uxth	r1, r3
 8008588:	183b      	adds	r3, r7, r0
 800858a:	183a      	adds	r2, r7, r0
 800858c:	8812      	ldrh	r2, [r2, #0]
 800858e:	404a      	eors	r2, r1
 8008590:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8008592:	0021      	movs	r1, r4
 8008594:	187b      	adds	r3, r7, r1
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	021b      	lsls	r3, r3, #8
 800859a:	b21a      	sxth	r2, r3
 800859c:	183b      	adds	r3, r7, r0
 800859e:	881b      	ldrh	r3, [r3, #0]
 80085a0:	031b      	lsls	r3, r3, #12
 80085a2:	b21b      	sxth	r3, r3
 80085a4:	4053      	eors	r3, r2
 80085a6:	b21a      	sxth	r2, r3
 80085a8:	183b      	adds	r3, r7, r0
 80085aa:	881b      	ldrh	r3, [r3, #0]
 80085ac:	015b      	lsls	r3, r3, #5
 80085ae:	b21b      	sxth	r3, r3
 80085b0:	4053      	eors	r3, r2
 80085b2:	b21a      	sxth	r2, r3
 80085b4:	183b      	adds	r3, r7, r0
 80085b6:	2000      	movs	r0, #0
 80085b8:	5e1b      	ldrsh	r3, [r3, r0]
 80085ba:	4053      	eors	r3, r2
 80085bc:	b21a      	sxth	r2, r3
 80085be:	187b      	adds	r3, r7, r1
 80085c0:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80085c2:	1cbb      	adds	r3, r7, #2
 80085c4:	881b      	ldrh	r3, [r3, #0]
 80085c6:	1cba      	adds	r2, r7, #2
 80085c8:	1e59      	subs	r1, r3, #1
 80085ca:	8011      	strh	r1, [r2, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1c9      	bne.n	8008564 <calculate_crc+0x24>
    }
    return crc;
 80085d0:	230e      	movs	r3, #14
 80085d2:	18fb      	adds	r3, r7, r3
 80085d4:	881b      	ldrh	r3, [r3, #0]
}
 80085d6:	0018      	movs	r0, r3
 80085d8:	46bd      	mov	sp, r7
 80085da:	b005      	add	sp, #20
 80085dc:	bd90      	pop	{r4, r7, pc}
	...

080085e0 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	785b      	ldrb	r3, [r3, #1]
 80085ec:	b299      	uxth	r1, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	789b      	ldrb	r3, [r3, #2]
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	021b      	lsls	r3, r3, #8
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	200e      	movs	r0, #14
 80085fa:	183b      	adds	r3, r7, r0
 80085fc:	188a      	adds	r2, r1, r2
 80085fe:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008600:	183b      	adds	r3, r7, r0
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	4a40      	ldr	r2, [pc, #256]	; (8008708 <check_for_error+0x128>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d100      	bne.n	800860c <check_for_error+0x2c>
 800860a:	e06f      	b.n	80086ec <check_for_error+0x10c>
 800860c:	4a3e      	ldr	r2, [pc, #248]	; (8008708 <check_for_error+0x128>)
 800860e:	4293      	cmp	r3, r2
 8008610:	dd00      	ble.n	8008614 <check_for_error+0x34>
 8008612:	e070      	b.n	80086f6 <check_for_error+0x116>
 8008614:	4a3d      	ldr	r2, [pc, #244]	; (800870c <check_for_error+0x12c>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d100      	bne.n	800861c <check_for_error+0x3c>
 800861a:	e062      	b.n	80086e2 <check_for_error+0x102>
 800861c:	4a3b      	ldr	r2, [pc, #236]	; (800870c <check_for_error+0x12c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	dd00      	ble.n	8008624 <check_for_error+0x44>
 8008622:	e068      	b.n	80086f6 <check_for_error+0x116>
 8008624:	4a3a      	ldr	r2, [pc, #232]	; (8008710 <check_for_error+0x130>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d056      	beq.n	80086d8 <check_for_error+0xf8>
 800862a:	4a39      	ldr	r2, [pc, #228]	; (8008710 <check_for_error+0x130>)
 800862c:	4293      	cmp	r3, r2
 800862e:	dd00      	ble.n	8008632 <check_for_error+0x52>
 8008630:	e061      	b.n	80086f6 <check_for_error+0x116>
 8008632:	4a38      	ldr	r2, [pc, #224]	; (8008714 <check_for_error+0x134>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d04a      	beq.n	80086ce <check_for_error+0xee>
 8008638:	4a36      	ldr	r2, [pc, #216]	; (8008714 <check_for_error+0x134>)
 800863a:	4293      	cmp	r3, r2
 800863c:	dc5b      	bgt.n	80086f6 <check_for_error+0x116>
 800863e:	4a36      	ldr	r2, [pc, #216]	; (8008718 <check_for_error+0x138>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d03f      	beq.n	80086c4 <check_for_error+0xe4>
 8008644:	4a34      	ldr	r2, [pc, #208]	; (8008718 <check_for_error+0x138>)
 8008646:	4293      	cmp	r3, r2
 8008648:	dc55      	bgt.n	80086f6 <check_for_error+0x116>
 800864a:	4a34      	ldr	r2, [pc, #208]	; (800871c <check_for_error+0x13c>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d034      	beq.n	80086ba <check_for_error+0xda>
 8008650:	4a32      	ldr	r2, [pc, #200]	; (800871c <check_for_error+0x13c>)
 8008652:	4293      	cmp	r3, r2
 8008654:	dc4f      	bgt.n	80086f6 <check_for_error+0x116>
 8008656:	4a32      	ldr	r2, [pc, #200]	; (8008720 <check_for_error+0x140>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d029      	beq.n	80086b0 <check_for_error+0xd0>
 800865c:	4a30      	ldr	r2, [pc, #192]	; (8008720 <check_for_error+0x140>)
 800865e:	4293      	cmp	r3, r2
 8008660:	dc49      	bgt.n	80086f6 <check_for_error+0x116>
 8008662:	4a30      	ldr	r2, [pc, #192]	; (8008724 <check_for_error+0x144>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d01e      	beq.n	80086a6 <check_for_error+0xc6>
 8008668:	4a2e      	ldr	r2, [pc, #184]	; (8008724 <check_for_error+0x144>)
 800866a:	4293      	cmp	r3, r2
 800866c:	dc43      	bgt.n	80086f6 <check_for_error+0x116>
 800866e:	2222      	movs	r2, #34	; 0x22
 8008670:	32ff      	adds	r2, #255	; 0xff
 8008672:	4293      	cmp	r3, r2
 8008674:	d012      	beq.n	800869c <check_for_error+0xbc>
 8008676:	2291      	movs	r2, #145	; 0x91
 8008678:	0052      	lsls	r2, r2, #1
 800867a:	4293      	cmp	r3, r2
 800867c:	da3b      	bge.n	80086f6 <check_for_error+0x116>
 800867e:	2b01      	cmp	r3, #1
 8008680:	d002      	beq.n	8008688 <check_for_error+0xa8>
 8008682:	2b11      	cmp	r3, #17
 8008684:	d005      	beq.n	8008692 <check_for_error+0xb2>
 8008686:	e036      	b.n	80086f6 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8008688:	4b27      	ldr	r3, [pc, #156]	; (8008728 <check_for_error+0x148>)
 800868a:	0018      	movs	r0, r3
 800868c:	f7fa fc40 	bl	8002f10 <send_debug_logs>
            break;
 8008690:	e036      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8008692:	4b26      	ldr	r3, [pc, #152]	; (800872c <check_for_error+0x14c>)
 8008694:	0018      	movs	r0, r3
 8008696:	f7fa fc3b 	bl	8002f10 <send_debug_logs>
            break;
 800869a:	e031      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 800869c:	4b24      	ldr	r3, [pc, #144]	; (8008730 <check_for_error+0x150>)
 800869e:	0018      	movs	r0, r3
 80086a0:	f7fa fc36 	bl	8002f10 <send_debug_logs>
            break;
 80086a4:	e02c      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 80086a6:	4b23      	ldr	r3, [pc, #140]	; (8008734 <check_for_error+0x154>)
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7fa fc31 	bl	8002f10 <send_debug_logs>
            break;
 80086ae:	e027      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80086b0:	4b21      	ldr	r3, [pc, #132]	; (8008738 <check_for_error+0x158>)
 80086b2:	0018      	movs	r0, r3
 80086b4:	f7fa fc2c 	bl	8002f10 <send_debug_logs>
            break;
 80086b8:	e022      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80086ba:	4b20      	ldr	r3, [pc, #128]	; (800873c <check_for_error+0x15c>)
 80086bc:	0018      	movs	r0, r3
 80086be:	f7fa fc27 	bl	8002f10 <send_debug_logs>
            break;
 80086c2:	e01d      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80086c4:	4b1e      	ldr	r3, [pc, #120]	; (8008740 <check_for_error+0x160>)
 80086c6:	0018      	movs	r0, r3
 80086c8:	f7fa fc22 	bl	8002f10 <send_debug_logs>
            break;
 80086cc:	e018      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80086ce:	4b1d      	ldr	r3, [pc, #116]	; (8008744 <check_for_error+0x164>)
 80086d0:	0018      	movs	r0, r3
 80086d2:	f7fa fc1d 	bl	8002f10 <send_debug_logs>
            break;
 80086d6:	e013      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80086d8:	4b1b      	ldr	r3, [pc, #108]	; (8008748 <check_for_error+0x168>)
 80086da:	0018      	movs	r0, r3
 80086dc:	f7fa fc18 	bl	8002f10 <send_debug_logs>
            break;
 80086e0:	e00e      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80086e2:	4b1a      	ldr	r3, [pc, #104]	; (800874c <check_for_error+0x16c>)
 80086e4:	0018      	movs	r0, r3
 80086e6:	f7fa fc13 	bl	8002f10 <send_debug_logs>
            break;
 80086ea:	e009      	b.n	8008700 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80086ec:	4b18      	ldr	r3, [pc, #96]	; (8008750 <check_for_error+0x170>)
 80086ee:	0018      	movs	r0, r3
 80086f0:	f7fa fc0e 	bl	8002f10 <send_debug_logs>
            break;
 80086f4:	e004      	b.n	8008700 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80086f6:	4b17      	ldr	r3, [pc, #92]	; (8008754 <check_for_error+0x174>)
 80086f8:	0018      	movs	r0, r3
 80086fa:	f7fa fc09 	bl	8002f10 <send_debug_logs>
            break;
 80086fe:	46c0      	nop			; (mov r8, r8)
    }
}
 8008700:	46c0      	nop			; (mov r8, r8)
 8008702:	46bd      	mov	sp, r7
 8008704:	b004      	add	sp, #16
 8008706:	bd80      	pop	{r7, pc}
 8008708:	00004601 	.word	0x00004601
 800870c:	00004501 	.word	0x00004501
 8008710:	00003501 	.word	0x00003501
 8008714:	00002601 	.word	0x00002601
 8008718:	00002511 	.word	0x00002511
 800871c:	00002501 	.word	0x00002501
 8008720:	00000611 	.word	0x00000611
 8008724:	00000601 	.word	0x00000601
 8008728:	08012458 	.word	0x08012458
 800872c:	080124a4 	.word	0x080124a4
 8008730:	08012508 	.word	0x08012508
 8008734:	08012540 	.word	0x08012540
 8008738:	080125e4 	.word	0x080125e4
 800873c:	0801264c 	.word	0x0801264c
 8008740:	080126ac 	.word	0x080126ac
 8008744:	08012738 	.word	0x08012738
 8008748:	08012798 	.word	0x08012798
 800874c:	08012844 	.word	0x08012844
 8008750:	08012890 	.word	0x08012890
 8008754:	080128d8 	.word	0x080128d8

08008758 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8008758:	b5b0      	push	{r4, r5, r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8008762:	230f      	movs	r3, #15
 8008764:	18fb      	adds	r3, r7, r3
 8008766:	2200      	movs	r2, #0
 8008768:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800876a:	2316      	movs	r3, #22
 800876c:	18fb      	adds	r3, r7, r3
 800876e:	2200      	movs	r2, #0
 8008770:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8008772:	f7fa fc5b 	bl	800302c <get_systick>
 8008776:	0003      	movs	r3, r0
 8008778:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800877a:	2315      	movs	r3, #21
 800877c:	18fb      	adds	r3, r7, r3
 800877e:	2200      	movs	r2, #0
 8008780:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8008782:	e054      	b.n	800882e <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8008784:	4a34      	ldr	r2, [pc, #208]	; (8008858 <receive_astronode_answer+0x100>)
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	0011      	movs	r1, r2
 800878a:	0018      	movs	r0, r3
 800878c:	f7fa fc56 	bl	800303c <is_systick_timeout_over>
 8008790:	1e03      	subs	r3, r0, #0
 8008792:	d005      	beq.n	80087a0 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8008794:	4b31      	ldr	r3, [pc, #196]	; (800885c <receive_astronode_answer+0x104>)
 8008796:	0018      	movs	r0, r3
 8008798:	f7fa fbba 	bl	8002f10 <send_debug_logs>
            return RS_FAILURE;
 800879c:	2300      	movs	r3, #0
 800879e:	e057      	b.n	8008850 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80087a0:	250f      	movs	r5, #15
 80087a2:	197b      	adds	r3, r7, r5
 80087a4:	0018      	movs	r0, r3
 80087a6:	f7fa fc1b 	bl	8002fe0 <is_astronode_character_received>
 80087aa:	0003      	movs	r3, r0
 80087ac:	0019      	movs	r1, r3
 80087ae:	2016      	movs	r0, #22
 80087b0:	183b      	adds	r3, r7, r0
 80087b2:	183a      	adds	r2, r7, r0
 80087b4:	8812      	ldrh	r2, [r2, #0]
 80087b6:	801a      	strh	r2, [r3, #0]
 80087b8:	2415      	movs	r4, #21
 80087ba:	193b      	adds	r3, r7, r4
 80087bc:	193a      	adds	r2, r7, r4
 80087be:	7812      	ldrb	r2, [r2, #0]
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	2900      	cmp	r1, #0
 80087c4:	d033      	beq.n	800882e <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80087c6:	197b      	adds	r3, r7, r5
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d105      	bne.n	80087da <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80087ce:	193b      	adds	r3, r7, r4
 80087d0:	2200      	movs	r2, #0
 80087d2:	701a      	strb	r2, [r3, #0]
                length = 0;
 80087d4:	183b      	adds	r3, r7, r0
 80087d6:	2200      	movs	r2, #0
 80087d8:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80087da:	2116      	movs	r1, #22
 80087dc:	187b      	adds	r3, r7, r1
 80087de:	881b      	ldrh	r3, [r3, #0]
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	18d3      	adds	r3, r2, r3
 80087e4:	220f      	movs	r2, #15
 80087e6:	18ba      	adds	r2, r7, r2
 80087e8:	7812      	ldrb	r2, [r2, #0]
 80087ea:	701a      	strb	r2, [r3, #0]
            length++;
 80087ec:	187b      	adds	r3, r7, r1
 80087ee:	881a      	ldrh	r2, [r3, #0]
 80087f0:	187b      	adds	r3, r7, r1
 80087f2:	3201      	adds	r2, #1
 80087f4:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80087f6:	187b      	adds	r3, r7, r1
 80087f8:	881b      	ldrh	r3, [r3, #0]
 80087fa:	2bb2      	cmp	r3, #178	; 0xb2
 80087fc:	d905      	bls.n	800880a <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80087fe:	4b18      	ldr	r3, [pc, #96]	; (8008860 <receive_astronode_answer+0x108>)
 8008800:	0018      	movs	r0, r3
 8008802:	f7fa fb85 	bl	8002f10 <send_debug_logs>
                return RS_FAILURE;
 8008806:	2300      	movs	r3, #0
 8008808:	e022      	b.n	8008850 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 800880a:	230f      	movs	r3, #15
 800880c:	18fb      	adds	r3, r7, r3
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	2b03      	cmp	r3, #3
 8008812:	d10c      	bne.n	800882e <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8008814:	2216      	movs	r2, #22
 8008816:	18bb      	adds	r3, r7, r2
 8008818:	881b      	ldrh	r3, [r3, #0]
 800881a:	2b01      	cmp	r3, #1
 800881c:	d907      	bls.n	800882e <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	18ba      	adds	r2, r7, r2
 8008822:	8812      	ldrh	r2, [r2, #0]
 8008824:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8008826:	2315      	movs	r3, #21
 8008828:	18fb      	adds	r3, r7, r3
 800882a:	2201      	movs	r2, #1
 800882c:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800882e:	2315      	movs	r3, #21
 8008830:	18fb      	adds	r3, r7, r3
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	2201      	movs	r2, #1
 8008836:	4053      	eors	r3, r2
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1a2      	bne.n	8008784 <receive_astronode_answer+0x2c>
                }
            }
        }
    }

    send_debug_logs("Message received from the Astronode <-- ");
 800883e:	4b09      	ldr	r3, [pc, #36]	; (8008864 <receive_astronode_answer+0x10c>)
 8008840:	0018      	movs	r0, r3
 8008842:	f7fa fb65 	bl	8002f10 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	0018      	movs	r0, r3
 800884a:	f7fa fb61 	bl	8002f10 <send_debug_logs>

    return RS_SUCCESS;
 800884e:	2301      	movs	r3, #1
}
 8008850:	0018      	movs	r0, r3
 8008852:	46bd      	mov	sp, r7
 8008854:	b006      	add	sp, #24
 8008856:	bdb0      	pop	{r4, r5, r7, pc}
 8008858:	000005dc 	.word	0x000005dc
 800885c:	080128fc 	.word	0x080128fc
 8008860:	08012920 	.word	0x08012920
 8008864:	0801296c 	.word	0x0801296c

08008868 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	0002      	movs	r2, r0
 8008870:	6039      	str	r1, [r7, #0]
 8008872:	1dfb      	adds	r3, r7, #7
 8008874:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8008876:	1dfb      	adds	r3, r7, #7
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	091b      	lsrs	r3, r3, #4
 800887c:	b2db      	uxtb	r3, r3
 800887e:	001a      	movs	r2, r3
 8008880:	4b08      	ldr	r3, [pc, #32]	; (80088a4 <uint8_to_ascii_buffer+0x3c>)
 8008882:	5c9a      	ldrb	r2, [r3, r2]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8008888:	1dfb      	adds	r3, r7, #7
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	220f      	movs	r2, #15
 800888e:	401a      	ands	r2, r3
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	3301      	adds	r3, #1
 8008894:	4903      	ldr	r1, [pc, #12]	; (80088a4 <uint8_to_ascii_buffer+0x3c>)
 8008896:	5c8a      	ldrb	r2, [r1, r2]
 8008898:	701a      	strb	r2, [r3, #0]
}
 800889a:	46c0      	nop			; (mov r8, r8)
 800889c:	46bd      	mov	sp, r7
 800889e:	b002      	add	sp, #8
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	46c0      	nop			; (mov r8, r8)
 80088a4:	08012ad0 	.word	0x08012ad0

080088a8 <set_my_rtc_from_nmea_rmc>:
*/

extern RTC_HandleTypeDef hrtc ;

void set_my_rtc_from_nmea_rmc ( const char* m )
{
 80088a8:	b5b0      	push	{r4, r5, r7, lr}
 80088aa:	b088      	sub	sp, #32
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;

	  get_my_nmea_rmc_date_yy ( m , &sDate.Year ) ;
 80088b0:	2508      	movs	r5, #8
 80088b2:	197b      	adds	r3, r7, r5
 80088b4:	1cda      	adds	r2, r3, #3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	0011      	movs	r1, r2
 80088ba:	0018      	movs	r0, r3
 80088bc:	f000 fb36 	bl	8008f2c <get_my_nmea_rmc_date_yy>
	  get_my_nmea_rmc_date_mm ( m , &sDate.Month ) ;
 80088c0:	197b      	adds	r3, r7, r5
 80088c2:	1c5a      	adds	r2, r3, #1
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	0011      	movs	r1, r2
 80088c8:	0018      	movs	r0, r3
 80088ca:	f000 fb69 	bl	8008fa0 <get_my_nmea_rmc_date_mm>
	  get_my_nmea_rmc_date_dd ( m , &sDate.Date ) ;
 80088ce:	197b      	adds	r3, r7, r5
 80088d0:	1c9a      	adds	r2, r3, #2
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	0011      	movs	r1, r2
 80088d6:	0018      	movs	r0, r3
 80088d8:	f000 fb9c 	bl	8009014 <get_my_nmea_rmc_date_dd>
	  get_my_nmea_rmc_utc_hh ( m , &sTime.Hours ) ;
 80088dc:	240c      	movs	r4, #12
 80088de:	193a      	adds	r2, r7, r4
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	0011      	movs	r1, r2
 80088e4:	0018      	movs	r0, r3
 80088e6:	f000 fbcf 	bl	8009088 <get_my_nmea_rmc_utc_hh>
	  get_my_nmea_rmc_utc_mm ( m , &sTime.Minutes ) ;
 80088ea:	193b      	adds	r3, r7, r4
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	0011      	movs	r1, r2
 80088f2:	0018      	movs	r0, r3
 80088f4:	f000 fc02 	bl	80090fc <get_my_nmea_rmc_utc_mm>
	  get_my_nmea_rmc_utc_ss ( m , &sTime.Seconds ) ;
 80088f8:	193b      	adds	r3, r7, r4
 80088fa:	1c9a      	adds	r2, r3, #2
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	0011      	movs	r1, r2
 8008900:	0018      	movs	r0, r3
 8008902:	f000 fc35 	bl	8009170 <get_my_nmea_rmc_utc_ss>
	  get_my_nmea_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8008906:	193b      	adds	r3, r7, r4
 8008908:	1d1a      	adds	r2, r3, #4
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	0011      	movs	r1, r2
 800890e:	0018      	movs	r0, r3
 8008910:	f000 fc68 	bl	80091e4 <get_my_nmea_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008914:	193b      	adds	r3, r7, r4
 8008916:	2200      	movs	r2, #0
 8008918:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800891a:	193b      	adds	r3, r7, r4
 800891c:	2200      	movs	r2, #0
 800891e:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8008920:	4b0b      	ldr	r3, [pc, #44]	; (8008950 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008922:	0018      	movs	r0, r3
 8008924:	f7fc ffb1 	bl	800588a <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8008928:	1939      	adds	r1, r7, r4
 800892a:	4b09      	ldr	r3, [pc, #36]	; (8008950 <set_my_rtc_from_nmea_rmc+0xa8>)
 800892c:	2200      	movs	r2, #0
 800892e:	0018      	movs	r0, r3
 8008930:	f7fc fbae 	bl	8005090 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8008934:	1979      	adds	r1, r7, r5
 8008936:	4b06      	ldr	r3, [pc, #24]	; (8008950 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008938:	2200      	movs	r2, #0
 800893a:	0018      	movs	r0, r3
 800893c:	f7fc fcac 	bl	8005298 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8008940:	4b03      	ldr	r3, [pc, #12]	; (8008950 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008942:	0018      	movs	r0, r3
 8008944:	f7fc ffd5 	bl	80058f2 <HAL_RTCEx_DisableBypassShadow>
}
 8008948:	46c0      	nop			; (mov r8, r8)
 800894a:	46bd      	mov	sp, r7
 800894c:	b008      	add	sp, #32
 800894e:	bdb0      	pop	{r4, r5, r7, pc}
 8008950:	20000758 	.word	0x20000758

08008954 <get_my_rtc_time>:
void get_my_rtc_time ( char* dt )
{
 8008954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008956:	b08d      	sub	sp, #52	; 0x34
 8008958:	af04      	add	r7, sp, #16
 800895a:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 800895c:	2508      	movs	r5, #8
 800895e:	1979      	adds	r1, r7, r5
 8008960:	4b16      	ldr	r3, [pc, #88]	; (80089bc <get_my_rtc_time+0x68>)
 8008962:	2200      	movs	r2, #0
 8008964:	0018      	movs	r0, r3
 8008966:	f7fc fc3b 	bl	80051e0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 800896a:	241c      	movs	r4, #28
 800896c:	1939      	adds	r1, r7, r4
 800896e:	4b13      	ldr	r3, [pc, #76]	; (80089bc <get_my_rtc_time+0x68>)
 8008970:	2200      	movs	r2, #0
 8008972:	0018      	movs	r0, r3
 8008974:	f7fc fd22 	bl	80053bc <HAL_RTC_GetDate>

	sprintf ( dt , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds) ;
 8008978:	0021      	movs	r1, r4
 800897a:	187b      	adds	r3, r7, r1
 800897c:	78db      	ldrb	r3, [r3, #3]
 800897e:	22fa      	movs	r2, #250	; 0xfa
 8008980:	00d2      	lsls	r2, r2, #3
 8008982:	189a      	adds	r2, r3, r2
 8008984:	187b      	adds	r3, r7, r1
 8008986:	785b      	ldrb	r3, [r3, #1]
 8008988:	469c      	mov	ip, r3
 800898a:	187b      	adds	r3, r7, r1
 800898c:	789b      	ldrb	r3, [r3, #2]
 800898e:	001c      	movs	r4, r3
 8008990:	0029      	movs	r1, r5
 8008992:	187b      	adds	r3, r7, r1
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	001d      	movs	r5, r3
 8008998:	187b      	adds	r3, r7, r1
 800899a:	785b      	ldrb	r3, [r3, #1]
 800899c:	001e      	movs	r6, r3
 800899e:	187b      	adds	r3, r7, r1
 80089a0:	789b      	ldrb	r3, [r3, #2]
 80089a2:	4907      	ldr	r1, [pc, #28]	; (80089c0 <get_my_rtc_time+0x6c>)
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	9303      	str	r3, [sp, #12]
 80089a8:	9602      	str	r6, [sp, #8]
 80089aa:	9501      	str	r5, [sp, #4]
 80089ac:	9400      	str	r4, [sp, #0]
 80089ae:	4663      	mov	r3, ip
 80089b0:	f001 fe4a 	bl	800a648 <sprintf>
}
 80089b4:	46c0      	nop			; (mov r8, r8)
 80089b6:	46bd      	mov	sp, r7
 80089b8:	b009      	add	sp, #36	; 0x24
 80089ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089bc:	20000758 	.word	0x20000758
 80089c0:	08012998 	.word	0x08012998

080089c4 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2100      	movs	r1, #0
 80089d0:	0018      	movs	r0, r3
 80089d2:	f001 fc9d 	bl	800a310 <strtod>
 80089d6:	0002      	movs	r2, r0
 80089d8:	000b      	movs	r3, r1
 80089da:	60ba      	str	r2, [r7, #8]
 80089dc:	60fb      	str	r3, [r7, #12]
    return d ;
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	68fb      	ldr	r3, [r7, #12]
}
 80089e2:	0010      	movs	r0, r2
 80089e4:	0019      	movs	r1, r3
 80089e6:	46bd      	mov	sp, r7
 80089e8:	b004      	add	sp, #16
 80089ea:	bd80      	pop	{r7, pc}

080089ec <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	0008      	movs	r0, r1
 80089f6:	0011      	movs	r1, r2
 80089f8:	1cfb      	adds	r3, r7, #3
 80089fa:	1c02      	adds	r2, r0, #0
 80089fc:	701a      	strb	r2, [r3, #0]
 80089fe:	1cbb      	adds	r3, r7, #2
 8008a00:	1c0a      	adds	r2, r1, #0
 8008a02:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8008a04:	230f      	movs	r3, #15
 8008a06:	18fb      	adds	r3, r7, r3
 8008a08:	2200      	movs	r2, #0
 8008a0a:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8008a0c:	230e      	movs	r3, #14
 8008a0e:	18fb      	adds	r3, r7, r3
 8008a10:	2200      	movs	r2, #0
 8008a12:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8008a14:	e01c      	b.n	8008a50 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8008a16:	230f      	movs	r3, #15
 8008a18:	18fb      	adds	r3, r7, r3
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	18d3      	adds	r3, r2, r3
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	1cfa      	adds	r2, r7, #3
 8008a24:	7812      	ldrb	r2, [r2, #0]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d105      	bne.n	8008a36 <my_find_char_position+0x4a>
			p++ ;
 8008a2a:	210e      	movs	r1, #14
 8008a2c:	187b      	adds	r3, r7, r1
 8008a2e:	781a      	ldrb	r2, [r3, #0]
 8008a30:	187b      	adds	r3, r7, r1
 8008a32:	3201      	adds	r2, #1
 8008a34:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8008a36:	230e      	movs	r3, #14
 8008a38:	18fa      	adds	r2, r7, r3
 8008a3a:	1cbb      	adds	r3, r7, #2
 8008a3c:	7812      	ldrb	r2, [r2, #0]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d00e      	beq.n	8008a62 <my_find_char_position+0x76>
			break ;
		i++ ;
 8008a44:	210f      	movs	r1, #15
 8008a46:	187b      	adds	r3, r7, r1
 8008a48:	781a      	ldrb	r2, [r3, #0]
 8008a4a:	187b      	adds	r3, r7, r1
 8008a4c:	3201      	adds	r2, #1
 8008a4e:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8008a50:	230f      	movs	r3, #15
 8008a52:	18fb      	adds	r3, r7, r3
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	18d3      	adds	r3, r2, r3
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1da      	bne.n	8008a16 <my_find_char_position+0x2a>
 8008a60:	e000      	b.n	8008a64 <my_find_char_position+0x78>
			break ;
 8008a62:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8008a64:	230f      	movs	r3, #15
 8008a66:	18fb      	adds	r3, r7, r3
 8008a68:	781b      	ldrb	r3, [r3, #0]
}
 8008a6a:	0018      	movs	r0, r3
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	b004      	add	sp, #16
 8008a70:	bd80      	pop	{r7, pc}

08008a72 <my_nmea_message>:
    }
    return -1 ;
}
*/
int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b084      	sub	sp, #16
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	2b24      	cmp	r3, #36	; 0x24
 8008a84:	d117      	bne.n	8008ab6 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	1c5a      	adds	r2, r3, #1
 8008a92:	b2d1      	uxtb	r1, r2
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	7011      	strb	r1, [r2, #0]
 8008a98:	001a      	movs	r2, r3
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	189b      	adds	r3, r3, r2
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	7812      	ldrb	r2, [r2, #0]
 8008aa2:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	001a      	movs	r2, r3
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	189b      	adds	r3, r3, r2
 8008aae:	2200      	movs	r2, #0
 8008ab0:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	e045      	b.n	8008b42 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	2b1f      	cmp	r3, #31
 8008abc:	d907      	bls.n	8008ace <my_nmea_message+0x5c>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	2b7e      	cmp	r3, #126	; 0x7e
 8008ac4:	d803      	bhi.n	8008ace <my_nmea_message+0x5c>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d103      	bne.n	8008ad6 <my_nmea_message+0x64>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	2b0d      	cmp	r3, #13
 8008ad4:	d114      	bne.n	8008b00 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	1c5a      	adds	r2, r3, #1
 8008adc:	b2d1      	uxtb	r1, r2
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	7011      	strb	r1, [r2, #0]
 8008ae2:	001a      	movs	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	189b      	adds	r3, r3, r2
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	7812      	ldrb	r2, [r2, #0]
 8008aec:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	001a      	movs	r2, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	189b      	adds	r3, r3, r2
 8008af8:	2200      	movs	r2, #0
 8008afa:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8008afc:	2301      	movs	r3, #1
 8008afe:	e020      	b.n	8008b42 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	2b0a      	cmp	r3, #10
 8008b06:	d11a      	bne.n	8008b3e <my_nmea_message+0xcc>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d916      	bls.n	8008b3e <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	3b01      	subs	r3, #1
 8008b16:	b2da      	uxtb	r2, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	001a      	movs	r2, r3
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	189b      	adds	r3, r3, r2
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	2b0d      	cmp	r3, #13
 8008b2a:	d108      	bne.n	8008b3e <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	001a      	movs	r2, r3
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	189b      	adds	r3, r3, r2
 8008b36:	2200      	movs	r2, #0
 8008b38:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	e001      	b.n	8008b42 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	425b      	negs	r3, r3
}
 8008b42:	0018      	movs	r0, r3
 8008b44:	46bd      	mov	sp, r7
 8008b46:	b004      	add	sp, #16
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b082      	sub	sp, #8
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	3309      	adds	r3, #9
 8008b56:	781b      	ldrb	r3, [r3, #0]
}
 8008b58:	0018      	movs	r0, r3
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	b002      	add	sp, #8
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8008b60:	b5b0      	push	{r4, r5, r7, lr}
 8008b62:	b086      	sub	sp, #24
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	220f      	movs	r2, #15
 8008b6c:	212c      	movs	r1, #44	; 0x2c
 8008b6e:	0018      	movs	r0, r3
 8008b70:	f7ff ff3c 	bl	80089ec <my_find_char_position>
 8008b74:	0003      	movs	r3, r0
 8008b76:	001a      	movs	r2, r3
 8008b78:	2517      	movs	r5, #23
 8008b7a:	197b      	adds	r3, r7, r5
 8008b7c:	3201      	adds	r2, #1
 8008b7e:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2210      	movs	r2, #16
 8008b84:	212c      	movs	r1, #44	; 0x2c
 8008b86:	0018      	movs	r0, r3
 8008b88:	f7ff ff30 	bl	80089ec <my_find_char_position>
 8008b8c:	0003      	movs	r3, r0
 8008b8e:	0019      	movs	r1, r3
 8008b90:	2416      	movs	r4, #22
 8008b92:	193b      	adds	r3, r7, r4
 8008b94:	197a      	adds	r2, r7, r5
 8008b96:	7812      	ldrb	r2, [r2, #0]
 8008b98:	1a8a      	subs	r2, r1, r2
 8008b9a:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8008b9c:	193b      	adds	r3, r7, r4
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	0018      	movs	r0, r3
 8008ba4:	f000 fb52 	bl	800924c <malloc>
 8008ba8:	0003      	movs	r3, r0
 8008baa:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8008bac:	197b      	adds	r3, r7, r5
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	18d1      	adds	r1, r2, r3
 8008bb4:	193b      	adds	r3, r7, r4
 8008bb6:	781a      	ldrb	r2, [r3, #0]
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	0018      	movs	r0, r3
 8008bbc:	f001 fdf3 	bl	800a7a6 <strncpy>
	pdop_s[pdop_length] = '\0';
 8008bc0:	193b      	adds	r3, r7, r4
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	693a      	ldr	r2, [r7, #16]
 8008bc6:	18d3      	adds	r3, r2, r3
 8008bc8:	2200      	movs	r2, #0
 8008bca:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	0018      	movs	r0, r3
 8008bd0:	f7ff fef8 	bl	80089c4 <my_string2double_conv>
 8008bd4:	0002      	movs	r2, r0
 8008bd6:	000b      	movs	r3, r1
 8008bd8:	60ba      	str	r2, [r7, #8]
 8008bda:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	0018      	movs	r0, r3
 8008be0:	f000 fb3e 	bl	8009260 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	68fb      	ldr	r3, [r7, #12]
}
 8008be8:	0010      	movs	r0, r2
 8008bea:	0019      	movs	r1, r3
 8008bec:	46bd      	mov	sp, r7
 8008bee:	b006      	add	sp, #24
 8008bf0:	bdb0      	pop	{r4, r5, r7, pc}

08008bf2 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8008bf2:	b590      	push	{r4, r7, lr}
 8008bf4:	b085      	sub	sp, #20
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8008bfa:	230f      	movs	r3, #15
 8008bfc:	18fb      	adds	r3, r7, r3
 8008bfe:	2200      	movs	r2, #0
 8008c00:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8008c02:	230e      	movs	r3, #14
 8008c04:	18fb      	adds	r3, r7, r3
 8008c06:	2201      	movs	r2, #1
 8008c08:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8008c0a:	e00f      	b.n	8008c2c <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8008c0c:	220e      	movs	r2, #14
 8008c0e:	18bb      	adds	r3, r7, r2
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	18ba      	adds	r2, r7, r2
 8008c14:	1c59      	adds	r1, r3, #1
 8008c16:	7011      	strb	r1, [r2, #0]
 8008c18:	001a      	movs	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	189b      	adds	r3, r3, r2
 8008c1e:	7819      	ldrb	r1, [r3, #0]
 8008c20:	220f      	movs	r2, #15
 8008c22:	18bb      	adds	r3, r7, r2
 8008c24:	18ba      	adds	r2, r7, r2
 8008c26:	7812      	ldrb	r2, [r2, #0]
 8008c28:	404a      	eors	r2, r1
 8008c2a:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8008c2c:	210e      	movs	r1, #14
 8008c2e:	187b      	adds	r3, r7, r1
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	18d3      	adds	r3, r2, r3
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	2b2a      	cmp	r3, #42	; 0x2a
 8008c3a:	d00a      	beq.n	8008c52 <is_my_nmea_checksum_ok+0x60>
 8008c3c:	187b      	adds	r3, r7, r1
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	18d3      	adds	r3, r2, r3
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <is_my_nmea_checksum_ok+0x60>
 8008c4a:	187b      	adds	r3, r7, r1
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d1dc      	bne.n	8008c0c <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8008c52:	230f      	movs	r3, #15
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	781c      	ldrb	r4, [r3, #0]
 8008c58:	210e      	movs	r1, #14
 8008c5a:	187b      	adds	r3, r7, r1
 8008c5c:	187a      	adds	r2, r7, r1
 8008c5e:	7812      	ldrb	r2, [r2, #0]
 8008c60:	3201      	adds	r2, #1
 8008c62:	701a      	strb	r2, [r3, #0]
 8008c64:	187b      	adds	r3, r7, r1
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	18d3      	adds	r3, r2, r3
 8008c6c:	2210      	movs	r2, #16
 8008c6e:	2100      	movs	r1, #0
 8008c70:	0018      	movs	r0, r3
 8008c72:	f001 fbe5 	bl	800a440 <strtol>
 8008c76:	0003      	movs	r3, r0
 8008c78:	1ae3      	subs	r3, r4, r3
 8008c7a:	425a      	negs	r2, r3
 8008c7c:	4153      	adcs	r3, r2
 8008c7e:	b2db      	uxtb	r3, r3
}
 8008c80:	0018      	movs	r0, r3
 8008c82:	46bd      	mov	sp, r7
 8008c84:	b005      	add	sp, #20
 8008c86:	bd90      	pop	{r4, r7, pc}

08008c88 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8008c88:	b5b0      	push	{r4, r5, r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	000a      	movs	r2, r1
 8008c92:	1cfb      	adds	r3, r7, #3
 8008c94:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8008c96:	2308      	movs	r3, #8
 8008c98:	18fa      	adds	r2, r7, r3
 8008c9a:	492f      	ldr	r1, [pc, #188]	; (8008d58 <nmea2decimal+0xd0>)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	0018      	movs	r0, r3
 8008ca0:	f001 fcf2 	bl	800a688 <sscanf>
    min = deg / 100 ;
 8008ca4:	68b8      	ldr	r0, [r7, #8]
 8008ca6:	68f9      	ldr	r1, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	4b2c      	ldr	r3, [pc, #176]	; (8008d5c <nmea2decimal+0xd4>)
 8008cac:	f7f8 f8e4 	bl	8000e78 <__aeabi_ddiv>
 8008cb0:	0002      	movs	r2, r0
 8008cb2:	000b      	movs	r3, r1
 8008cb4:	613a      	str	r2, [r7, #16]
 8008cb6:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8008cb8:	6938      	ldr	r0, [r7, #16]
 8008cba:	6979      	ldr	r1, [r7, #20]
 8008cbc:	f7f9 fb38 	bl	8002330 <__aeabi_d2iz>
 8008cc0:	0003      	movs	r3, r0
 8008cc2:	0018      	movs	r0, r3
 8008cc4:	f7f9 fb6a 	bl	800239c <__aeabi_i2d>
 8008cc8:	0002      	movs	r2, r0
 8008cca:	000b      	movs	r3, r1
 8008ccc:	60ba      	str	r2, [r7, #8]
 8008cce:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6938      	ldr	r0, [r7, #16]
 8008cd6:	6979      	ldr	r1, [r7, #20]
 8008cd8:	f7f8 ff8a 	bl	8001bf0 <__aeabi_dsub>
 8008cdc:	0002      	movs	r2, r0
 8008cde:	000b      	movs	r3, r1
 8008ce0:	0010      	movs	r0, r2
 8008ce2:	0019      	movs	r1, r3
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	4b1e      	ldr	r3, [pc, #120]	; (8008d60 <nmea2decimal+0xd8>)
 8008ce8:	f7f8 fcc0 	bl	800166c <__aeabi_dmul>
 8008cec:	0002      	movs	r2, r0
 8008cee:	000b      	movs	r3, r1
 8008cf0:	613a      	str	r2, [r7, #16]
 8008cf2:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4b1b      	ldr	r3, [pc, #108]	; (8008d64 <nmea2decimal+0xdc>)
 8008cf8:	6938      	ldr	r0, [r7, #16]
 8008cfa:	6979      	ldr	r1, [r7, #20]
 8008cfc:	f7f8 f8bc 	bl	8000e78 <__aeabi_ddiv>
 8008d00:	0002      	movs	r2, r0
 8008d02:	000b      	movs	r3, r1
 8008d04:	613a      	str	r2, [r7, #16]
 8008d06:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8008d08:	1cfb      	adds	r3, r7, #3
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	2b53      	cmp	r3, #83	; 0x53
 8008d0e:	d003      	beq.n	8008d18 <nmea2decimal+0x90>
 8008d10:	1cfb      	adds	r3, r7, #3
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	2b57      	cmp	r3, #87	; 0x57
 8008d16:	d10e      	bne.n	8008d36 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8008d18:	68b8      	ldr	r0, [r7, #8]
 8008d1a:	68f9      	ldr	r1, [r7, #12]
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f7f7 fd4a 	bl	80007b8 <__aeabi_dadd>
 8008d24:	0002      	movs	r2, r0
 8008d26:	000b      	movs	r3, r1
 8008d28:	0011      	movs	r1, r2
 8008d2a:	000c      	movs	r4, r1
 8008d2c:	2180      	movs	r1, #128	; 0x80
 8008d2e:	0609      	lsls	r1, r1, #24
 8008d30:	4059      	eors	r1, r3
 8008d32:	000d      	movs	r5, r1
 8008d34:	e009      	b.n	8008d4a <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8008d36:	68b8      	ldr	r0, [r7, #8]
 8008d38:	68f9      	ldr	r1, [r7, #12]
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	f7f7 fd3b 	bl	80007b8 <__aeabi_dadd>
 8008d42:	0002      	movs	r2, r0
 8008d44:	000b      	movs	r3, r1
 8008d46:	0014      	movs	r4, r2
 8008d48:	001d      	movs	r5, r3
}
 8008d4a:	0022      	movs	r2, r4
 8008d4c:	002b      	movs	r3, r5
 8008d4e:	0010      	movs	r0, r2
 8008d50:	0019      	movs	r1, r3
 8008d52:	46bd      	mov	sp, r7
 8008d54:	b006      	add	sp, #24
 8008d56:	bdb0      	pop	{r4, r5, r7, pc}
 8008d58:	080129b8 	.word	0x080129b8
 8008d5c:	40590000 	.word	0x40590000
 8008d60:	40240000 	.word	0x40240000
 8008d64:	40180000 	.word	0x40180000

08008d68 <get_my_nmea_gngll_coordinates_s>:
    //double c = ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
    //return ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
}
*/
void get_my_nmea_gngll_coordinates_s ( const char* m , char* latitude , char* longitude )
{
 8008d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d6a:	b091      	sub	sp, #68	; 0x44
 8008d6c:	af02      	add	r7, sp, #8
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2201      	movs	r2, #1
 8008d78:	212c      	movs	r1, #44	; 0x2c
 8008d7a:	0018      	movs	r0, r3
 8008d7c:	f7ff fe36 	bl	80089ec <my_find_char_position>
 8008d80:	0003      	movs	r3, r0
 8008d82:	001a      	movs	r2, r3
 8008d84:	2537      	movs	r5, #55	; 0x37
 8008d86:	197b      	adds	r3, r7, r5
 8008d88:	3201      	adds	r2, #1
 8008d8a:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2202      	movs	r2, #2
 8008d90:	212c      	movs	r1, #44	; 0x2c
 8008d92:	0018      	movs	r0, r3
 8008d94:	f7ff fe2a 	bl	80089ec <my_find_char_position>
 8008d98:	0003      	movs	r3, r0
 8008d9a:	0019      	movs	r1, r3
 8008d9c:	2436      	movs	r4, #54	; 0x36
 8008d9e:	193b      	adds	r3, r7, r4
 8008da0:	197a      	adds	r2, r7, r5
 8008da2:	7812      	ldrb	r2, [r2, #0]
 8008da4:	1a8a      	subs	r2, r1, r2
 8008da6:	701a      	strb	r2, [r3, #0]

	char* latitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8008da8:	193b      	adds	r3, r7, r4
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	3301      	adds	r3, #1
 8008dae:	0018      	movs	r0, r3
 8008db0:	f000 fa4c 	bl	800924c <malloc>
 8008db4:	0003      	movs	r3, r0
 8008db6:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8008db8:	197b      	adds	r3, r7, r5
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	18d1      	adds	r1, r2, r3
 8008dc0:	193b      	adds	r3, r7, r4
 8008dc2:	781a      	ldrb	r2, [r3, #0]
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	f001 fced 	bl	800a7a6 <strncpy>
	latitude_s[coordinate_length] = '\0';
 8008dcc:	193b      	adds	r3, r7, r4
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dd2:	18d3      	adds	r3, r2, r3
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8008dd8:	197b      	adds	r3, r7, r5
 8008dda:	781a      	ldrb	r2, [r3, #0]
 8008ddc:	193b      	adds	r3, r7, r4
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	18d3      	adds	r3, r2, r3
 8008de2:	3301      	adds	r3, #1
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	18d2      	adds	r2, r2, r3
 8008de8:	262f      	movs	r6, #47	; 0x2f
 8008dea:	19bb      	adds	r3, r7, r6
 8008dec:	7812      	ldrb	r2, [r2, #0]
 8008dee:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s , direction ) ;
 8008df0:	19bb      	adds	r3, r7, r6
 8008df2:	781a      	ldrb	r2, [r3, #0]
 8008df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df6:	0011      	movs	r1, r2
 8008df8:	0018      	movs	r0, r3
 8008dfa:	f7ff ff45 	bl	8008c88 <nmea2decimal>
 8008dfe:	0002      	movs	r2, r0
 8008e00:	000b      	movs	r3, r1
 8008e02:	623a      	str	r2, [r7, #32]
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s ) ;
 8008e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e08:	0018      	movs	r0, r3
 8008e0a:	f000 fa29 	bl	8009260 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 8008e0e:	2200      	movs	r2, #0
 8008e10:	4b44      	ldr	r3, [pc, #272]	; (8008f24 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8008e12:	6a38      	ldr	r0, [r7, #32]
 8008e14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008e16:	f7f8 fc29 	bl	800166c <__aeabi_dmul>
 8008e1a:	0002      	movs	r2, r0
 8008e1c:	000b      	movs	r3, r1
 8008e1e:	0010      	movs	r0, r2
 8008e20:	0019      	movs	r1, r3
 8008e22:	f008 f9dd 	bl	80111e0 <round>
 8008e26:	2200      	movs	r2, #0
 8008e28:	4b3e      	ldr	r3, [pc, #248]	; (8008f24 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8008e2a:	f7f8 f825 	bl	8000e78 <__aeabi_ddiv>
 8008e2e:	0002      	movs	r2, r0
 8008e30:	000b      	movs	r3, r1
 8008e32:	623a      	str	r2, [r7, #32]
 8008e34:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude , 12 , "%.6lf" , latitude_d ) ;
 8008e36:	493c      	ldr	r1, [pc, #240]	; (8008f28 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8008e38:	68b8      	ldr	r0, [r7, #8]
 8008e3a:	6a3a      	ldr	r2, [r7, #32]
 8008e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3e:	9200      	str	r2, [sp, #0]
 8008e40:	9301      	str	r3, [sp, #4]
 8008e42:	000a      	movs	r2, r1
 8008e44:	210c      	movs	r1, #12
 8008e46:	f001 fbcb 	bl	800a5e0 <snprintf>

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2203      	movs	r2, #3
 8008e4e:	212c      	movs	r1, #44	; 0x2c
 8008e50:	0018      	movs	r0, r3
 8008e52:	f7ff fdcb 	bl	80089ec <my_find_char_position>
 8008e56:	0003      	movs	r3, r0
 8008e58:	001a      	movs	r2, r3
 8008e5a:	197b      	adds	r3, r7, r5
 8008e5c:	3201      	adds	r2, #1
 8008e5e:	701a      	strb	r2, [r3, #0]
	//coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2204      	movs	r2, #4
 8008e64:	212c      	movs	r1, #44	; 0x2c
 8008e66:	0018      	movs	r0, r3
 8008e68:	f7ff fdc0 	bl	80089ec <my_find_char_position>
 8008e6c:	0003      	movs	r3, r0
 8008e6e:	0019      	movs	r1, r3
 8008e70:	193b      	adds	r3, r7, r4
 8008e72:	197a      	adds	r2, r7, r5
 8008e74:	7812      	ldrb	r2, [r2, #0]
 8008e76:	1a8a      	subs	r2, r1, r2
 8008e78:	701a      	strb	r2, [r3, #0]

	char* longitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8008e7a:	193b      	adds	r3, r7, r4
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	0018      	movs	r0, r3
 8008e82:	f000 f9e3 	bl	800924c <malloc>
 8008e86:	0003      	movs	r3, r0
 8008e88:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8008e8a:	197b      	adds	r3, r7, r5
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	18d1      	adds	r1, r2, r3
 8008e92:	193b      	adds	r3, r7, r4
 8008e94:	781a      	ldrb	r2, [r3, #0]
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	0018      	movs	r0, r3
 8008e9a:	f001 fc84 	bl	800a7a6 <strncpy>
	longitude_s[coordinate_length] = '\0';
 8008e9e:	193b      	adds	r3, r7, r4
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	69fa      	ldr	r2, [r7, #28]
 8008ea4:	18d3      	adds	r3, r2, r3
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8008eaa:	197b      	adds	r3, r7, r5
 8008eac:	781a      	ldrb	r2, [r3, #0]
 8008eae:	193b      	adds	r3, r7, r4
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	18d3      	adds	r3, r2, r3
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	18d2      	adds	r2, r2, r3
 8008eba:	19bb      	adds	r3, r7, r6
 8008ebc:	7812      	ldrb	r2, [r2, #0]
 8008ebe:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s , direction ) ;
 8008ec0:	19bb      	adds	r3, r7, r6
 8008ec2:	781a      	ldrb	r2, [r3, #0]
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	0011      	movs	r1, r2
 8008ec8:	0018      	movs	r0, r3
 8008eca:	f7ff fedd 	bl	8008c88 <nmea2decimal>
 8008ece:	0002      	movs	r2, r0
 8008ed0:	000b      	movs	r3, r1
 8008ed2:	613a      	str	r2, [r7, #16]
 8008ed4:	617b      	str	r3, [r7, #20]
	free ( longitude_s ) ;
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	0018      	movs	r0, r3
 8008eda:	f000 f9c1 	bl	8009260 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 8008ede:	2200      	movs	r2, #0
 8008ee0:	4b10      	ldr	r3, [pc, #64]	; (8008f24 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8008ee2:	6938      	ldr	r0, [r7, #16]
 8008ee4:	6979      	ldr	r1, [r7, #20]
 8008ee6:	f7f8 fbc1 	bl	800166c <__aeabi_dmul>
 8008eea:	0002      	movs	r2, r0
 8008eec:	000b      	movs	r3, r1
 8008eee:	0010      	movs	r0, r2
 8008ef0:	0019      	movs	r1, r3
 8008ef2:	f008 f975 	bl	80111e0 <round>
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8008efa:	f7f7 ffbd 	bl	8000e78 <__aeabi_ddiv>
 8008efe:	0002      	movs	r2, r0
 8008f00:	000b      	movs	r3, r1
 8008f02:	613a      	str	r2, [r7, #16]
 8008f04:	617b      	str	r3, [r7, #20]
	snprintf ( longitude , 12 , "%.6lf" , longitude_d ) ;
 8008f06:	4908      	ldr	r1, [pc, #32]	; (8008f28 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	9200      	str	r2, [sp, #0]
 8008f10:	9301      	str	r3, [sp, #4]
 8008f12:	000a      	movs	r2, r1
 8008f14:	210c      	movs	r1, #12
 8008f16:	f001 fb63 	bl	800a5e0 <snprintf>
}
 8008f1a:	46c0      	nop			; (mov r8, r8)
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	b00f      	add	sp, #60	; 0x3c
 8008f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f22:	46c0      	nop			; (mov r8, r8)
 8008f24:	412e8480 	.word	0x412e8480
 8008f28:	080129bc 	.word	0x080129bc

08008f2c <get_my_nmea_rmc_date_yy>:

void get_my_nmea_rmc_date_yy ( const char* m , uint8_t* yy )
{
 8008f2c:	b590      	push	{r4, r7, lr}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2209      	movs	r2, #9
 8008f3a:	212c      	movs	r1, #44	; 0x2c
 8008f3c:	0018      	movs	r0, r3
 8008f3e:	f7ff fd55 	bl	80089ec <my_find_char_position>
 8008f42:	0003      	movs	r3, r0
 8008f44:	001a      	movs	r2, r3
 8008f46:	2417      	movs	r4, #23
 8008f48:	193b      	adds	r3, r7, r4
 8008f4a:	3205      	adds	r2, #5
 8008f4c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8008f4e:	2003      	movs	r0, #3
 8008f50:	f000 f97c 	bl	800924c <malloc>
 8008f54:	0003      	movs	r3, r0
 8008f56:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8008f58:	193b      	adds	r3, r7, r4
 8008f5a:	781b      	ldrb	r3, [r3, #0]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	18d1      	adds	r1, r2, r3
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	2202      	movs	r2, #2
 8008f64:	0018      	movs	r0, r3
 8008f66:	f001 fc1e 	bl	800a7a6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	3302      	adds	r3, #2
 8008f6e:	2200      	movs	r2, #0
 8008f70:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 8008f72:	240e      	movs	r4, #14
 8008f74:	193a      	adds	r2, r7, r4
 8008f76:	4909      	ldr	r1, [pc, #36]	; (8008f9c <get_my_nmea_rmc_date_yy+0x70>)
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	f001 fb84 	bl	800a688 <sscanf>
	free ( s ) ;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	0018      	movs	r0, r3
 8008f84:	f000 f96c 	bl	8009260 <free>
	*yy = (uint8_t) temp ;
 8008f88:	193b      	adds	r3, r7, r4
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	701a      	strb	r2, [r3, #0]

}
 8008f92:	46c0      	nop			; (mov r8, r8)
 8008f94:	46bd      	mov	sp, r7
 8008f96:	b007      	add	sp, #28
 8008f98:	bd90      	pop	{r4, r7, pc}
 8008f9a:	46c0      	nop			; (mov r8, r8)
 8008f9c:	080129c4 	.word	0x080129c4

08008fa0 <get_my_nmea_rmc_date_mm>:
void get_my_nmea_rmc_date_mm ( const char* m , uint8_t* mm )
{
 8008fa0:	b590      	push	{r4, r7, lr}
 8008fa2:	b087      	sub	sp, #28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2209      	movs	r2, #9
 8008fae:	212c      	movs	r1, #44	; 0x2c
 8008fb0:	0018      	movs	r0, r3
 8008fb2:	f7ff fd1b 	bl	80089ec <my_find_char_position>
 8008fb6:	0003      	movs	r3, r0
 8008fb8:	001a      	movs	r2, r3
 8008fba:	2417      	movs	r4, #23
 8008fbc:	193b      	adds	r3, r7, r4
 8008fbe:	3203      	adds	r2, #3
 8008fc0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8008fc2:	2003      	movs	r0, #3
 8008fc4:	f000 f942 	bl	800924c <malloc>
 8008fc8:	0003      	movs	r3, r0
 8008fca:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8008fcc:	193b      	adds	r3, r7, r4
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	18d1      	adds	r1, r2, r3
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f001 fbe4 	bl	800a7a6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	3302      	adds	r3, #2
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 8008fe6:	240e      	movs	r4, #14
 8008fe8:	193a      	adds	r2, r7, r4
 8008fea:	4909      	ldr	r1, [pc, #36]	; (8009010 <get_my_nmea_rmc_date_mm+0x70>)
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	0018      	movs	r0, r3
 8008ff0:	f001 fb4a 	bl	800a688 <sscanf>
	free ( s ) ;
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	f000 f932 	bl	8009260 <free>
	*mm = (uint8_t) temp ;
 8008ffc:	193b      	adds	r3, r7, r4
 8008ffe:	881b      	ldrh	r3, [r3, #0]
 8009000:	b2da      	uxtb	r2, r3
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	701a      	strb	r2, [r3, #0]

}
 8009006:	46c0      	nop			; (mov r8, r8)
 8009008:	46bd      	mov	sp, r7
 800900a:	b007      	add	sp, #28
 800900c:	bd90      	pop	{r4, r7, pc}
 800900e:	46c0      	nop			; (mov r8, r8)
 8009010:	080129c4 	.word	0x080129c4

08009014 <get_my_nmea_rmc_date_dd>:
void get_my_nmea_rmc_date_dd ( const char* m , uint8_t* dd )
{
 8009014:	b590      	push	{r4, r7, lr}
 8009016:	b087      	sub	sp, #28
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2209      	movs	r2, #9
 8009022:	212c      	movs	r1, #44	; 0x2c
 8009024:	0018      	movs	r0, r3
 8009026:	f7ff fce1 	bl	80089ec <my_find_char_position>
 800902a:	0003      	movs	r3, r0
 800902c:	001a      	movs	r2, r3
 800902e:	2417      	movs	r4, #23
 8009030:	193b      	adds	r3, r7, r4
 8009032:	3201      	adds	r2, #1
 8009034:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8009036:	2003      	movs	r0, #3
 8009038:	f000 f908 	bl	800924c <malloc>
 800903c:	0003      	movs	r3, r0
 800903e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009040:	193b      	adds	r3, r7, r4
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	18d1      	adds	r1, r2, r3
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	2202      	movs	r2, #2
 800904c:	0018      	movs	r0, r3
 800904e:	f001 fbaa 	bl	800a7a6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	3302      	adds	r3, #2
 8009056:	2200      	movs	r2, #0
 8009058:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800905a:	240e      	movs	r4, #14
 800905c:	193a      	adds	r2, r7, r4
 800905e:	4909      	ldr	r1, [pc, #36]	; (8009084 <get_my_nmea_rmc_date_dd+0x70>)
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	0018      	movs	r0, r3
 8009064:	f001 fb10 	bl	800a688 <sscanf>
	free ( s ) ;
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	0018      	movs	r0, r3
 800906c:	f000 f8f8 	bl	8009260 <free>
	*dd = (uint8_t) temp ;
 8009070:	193b      	adds	r3, r7, r4
 8009072:	881b      	ldrh	r3, [r3, #0]
 8009074:	b2da      	uxtb	r2, r3
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	701a      	strb	r2, [r3, #0]

}
 800907a:	46c0      	nop			; (mov r8, r8)
 800907c:	46bd      	mov	sp, r7
 800907e:	b007      	add	sp, #28
 8009080:	bd90      	pop	{r4, r7, pc}
 8009082:	46c0      	nop			; (mov r8, r8)
 8009084:	080129c4 	.word	0x080129c4

08009088 <get_my_nmea_rmc_utc_hh>:
void get_my_nmea_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 8009088:	b590      	push	{r4, r7, lr}
 800908a:	b087      	sub	sp, #28
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2201      	movs	r2, #1
 8009096:	212c      	movs	r1, #44	; 0x2c
 8009098:	0018      	movs	r0, r3
 800909a:	f7ff fca7 	bl	80089ec <my_find_char_position>
 800909e:	0003      	movs	r3, r0
 80090a0:	001a      	movs	r2, r3
 80090a2:	2417      	movs	r4, #23
 80090a4:	193b      	adds	r3, r7, r4
 80090a6:	3201      	adds	r2, #1
 80090a8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80090aa:	2003      	movs	r0, #3
 80090ac:	f000 f8ce 	bl	800924c <malloc>
 80090b0:	0003      	movs	r3, r0
 80090b2:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80090b4:	193b      	adds	r3, r7, r4
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	18d1      	adds	r1, r2, r3
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	2202      	movs	r2, #2
 80090c0:	0018      	movs	r0, r3
 80090c2:	f001 fb70 	bl	800a7a6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	3302      	adds	r3, #2
 80090ca:	2200      	movs	r2, #0
 80090cc:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 80090ce:	240e      	movs	r4, #14
 80090d0:	193a      	adds	r2, r7, r4
 80090d2:	4909      	ldr	r1, [pc, #36]	; (80090f8 <get_my_nmea_rmc_utc_hh+0x70>)
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	0018      	movs	r0, r3
 80090d8:	f001 fad6 	bl	800a688 <sscanf>
	free ( s ) ;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	0018      	movs	r0, r3
 80090e0:	f000 f8be 	bl	8009260 <free>
	*hh = (uint8_t) temp ;
 80090e4:	193b      	adds	r3, r7, r4
 80090e6:	881b      	ldrh	r3, [r3, #0]
 80090e8:	b2da      	uxtb	r2, r3
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	701a      	strb	r2, [r3, #0]

}
 80090ee:	46c0      	nop			; (mov r8, r8)
 80090f0:	46bd      	mov	sp, r7
 80090f2:	b007      	add	sp, #28
 80090f4:	bd90      	pop	{r4, r7, pc}
 80090f6:	46c0      	nop			; (mov r8, r8)
 80090f8:	080129c4 	.word	0x080129c4

080090fc <get_my_nmea_rmc_utc_mm>:
void get_my_nmea_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 80090fc:	b590      	push	{r4, r7, lr}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	212c      	movs	r1, #44	; 0x2c
 800910c:	0018      	movs	r0, r3
 800910e:	f7ff fc6d 	bl	80089ec <my_find_char_position>
 8009112:	0003      	movs	r3, r0
 8009114:	001a      	movs	r2, r3
 8009116:	2417      	movs	r4, #23
 8009118:	193b      	adds	r3, r7, r4
 800911a:	3203      	adds	r2, #3
 800911c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800911e:	2003      	movs	r0, #3
 8009120:	f000 f894 	bl	800924c <malloc>
 8009124:	0003      	movs	r3, r0
 8009126:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009128:	193b      	adds	r3, r7, r4
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	18d1      	adds	r1, r2, r3
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	2202      	movs	r2, #2
 8009134:	0018      	movs	r0, r3
 8009136:	f001 fb36 	bl	800a7a6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	3302      	adds	r3, #2
 800913e:	2200      	movs	r2, #0
 8009140:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 8009142:	240e      	movs	r4, #14
 8009144:	193a      	adds	r2, r7, r4
 8009146:	4909      	ldr	r1, [pc, #36]	; (800916c <get_my_nmea_rmc_utc_mm+0x70>)
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	0018      	movs	r0, r3
 800914c:	f001 fa9c 	bl	800a688 <sscanf>
	free ( s ) ;
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	0018      	movs	r0, r3
 8009154:	f000 f884 	bl	8009260 <free>
	*mm = (uint8_t) temp ;
 8009158:	193b      	adds	r3, r7, r4
 800915a:	881b      	ldrh	r3, [r3, #0]
 800915c:	b2da      	uxtb	r2, r3
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	701a      	strb	r2, [r3, #0]

}
 8009162:	46c0      	nop			; (mov r8, r8)
 8009164:	46bd      	mov	sp, r7
 8009166:	b007      	add	sp, #28
 8009168:	bd90      	pop	{r4, r7, pc}
 800916a:	46c0      	nop			; (mov r8, r8)
 800916c:	080129c4 	.word	0x080129c4

08009170 <get_my_nmea_rmc_utc_ss>:
void get_my_nmea_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 8009170:	b590      	push	{r4, r7, lr}
 8009172:	b087      	sub	sp, #28
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2201      	movs	r2, #1
 800917e:	212c      	movs	r1, #44	; 0x2c
 8009180:	0018      	movs	r0, r3
 8009182:	f7ff fc33 	bl	80089ec <my_find_char_position>
 8009186:	0003      	movs	r3, r0
 8009188:	001a      	movs	r2, r3
 800918a:	2417      	movs	r4, #23
 800918c:	193b      	adds	r3, r7, r4
 800918e:	3205      	adds	r2, #5
 8009190:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8009192:	2003      	movs	r0, #3
 8009194:	f000 f85a 	bl	800924c <malloc>
 8009198:	0003      	movs	r3, r0
 800919a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800919c:	193b      	adds	r3, r7, r4
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	18d1      	adds	r1, r2, r3
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	2202      	movs	r2, #2
 80091a8:	0018      	movs	r0, r3
 80091aa:	f001 fafc 	bl	800a7a6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	3302      	adds	r3, #2
 80091b2:	2200      	movs	r2, #0
 80091b4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 80091b6:	240e      	movs	r4, #14
 80091b8:	193a      	adds	r2, r7, r4
 80091ba:	4909      	ldr	r1, [pc, #36]	; (80091e0 <get_my_nmea_rmc_utc_ss+0x70>)
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	0018      	movs	r0, r3
 80091c0:	f001 fa62 	bl	800a688 <sscanf>
	free ( s ) ;
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	0018      	movs	r0, r3
 80091c8:	f000 f84a 	bl	8009260 <free>
	*ss = (uint8_t) temp ;
 80091cc:	193b      	adds	r3, r7, r4
 80091ce:	881b      	ldrh	r3, [r3, #0]
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	701a      	strb	r2, [r3, #0]

}
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	46bd      	mov	sp, r7
 80091da:	b007      	add	sp, #28
 80091dc:	bd90      	pop	{r4, r7, pc}
 80091de:	46c0      	nop			; (mov r8, r8)
 80091e0:	080129c4 	.word	0x080129c4

080091e4 <get_my_nmea_rmc_utc_sss>:
void get_my_nmea_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 80091e4:	b590      	push	{r4, r7, lr}
 80091e6:	b085      	sub	sp, #20
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2201      	movs	r2, #1
 80091f2:	212c      	movs	r1, #44	; 0x2c
 80091f4:	0018      	movs	r0, r3
 80091f6:	f7ff fbf9 	bl	80089ec <my_find_char_position>
 80091fa:	0003      	movs	r3, r0
 80091fc:	001a      	movs	r2, r3
 80091fe:	240f      	movs	r4, #15
 8009200:	193b      	adds	r3, r7, r4
 8009202:	3208      	adds	r2, #8
 8009204:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8009206:	2004      	movs	r0, #4
 8009208:	f000 f820 	bl	800924c <malloc>
 800920c:	0003      	movs	r3, r0
 800920e:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009210:	193b      	adds	r3, r7, r4
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	18d1      	adds	r1, r2, r3
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2203      	movs	r2, #3
 800921c:	0018      	movs	r0, r3
 800921e:	f001 fac2 	bl	800a7a6 <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	3303      	adds	r3, #3
 8009226:	2200      	movs	r2, #0
 8009228:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	4906      	ldr	r1, [pc, #24]	; (8009248 <get_my_nmea_rmc_utc_sss+0x64>)
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	0018      	movs	r0, r3
 8009232:	f001 fa29 	bl	800a688 <sscanf>
	free ( s ) ;
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	0018      	movs	r0, r3
 800923a:	f000 f811 	bl	8009260 <free>
}
 800923e:	46c0      	nop			; (mov r8, r8)
 8009240:	46bd      	mov	sp, r7
 8009242:	b005      	add	sp, #20
 8009244:	bd90      	pop	{r4, r7, pc}
 8009246:	46c0      	nop			; (mov r8, r8)
 8009248:	080129c8 	.word	0x080129c8

0800924c <malloc>:
 800924c:	b510      	push	{r4, lr}
 800924e:	4b03      	ldr	r3, [pc, #12]	; (800925c <malloc+0x10>)
 8009250:	0001      	movs	r1, r0
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	f000 f80e 	bl	8009274 <_malloc_r>
 8009258:	bd10      	pop	{r4, pc}
 800925a:	46c0      	nop			; (mov r8, r8)
 800925c:	200006e0 	.word	0x200006e0

08009260 <free>:
 8009260:	b510      	push	{r4, lr}
 8009262:	4b03      	ldr	r3, [pc, #12]	; (8009270 <free+0x10>)
 8009264:	0001      	movs	r1, r0
 8009266:	6818      	ldr	r0, [r3, #0]
 8009268:	f001 fbe4 	bl	800aa34 <_free_r>
 800926c:	bd10      	pop	{r4, pc}
 800926e:	46c0      	nop			; (mov r8, r8)
 8009270:	200006e0 	.word	0x200006e0

08009274 <_malloc_r>:
 8009274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009276:	000d      	movs	r5, r1
 8009278:	b087      	sub	sp, #28
 800927a:	350b      	adds	r5, #11
 800927c:	9001      	str	r0, [sp, #4]
 800927e:	2d16      	cmp	r5, #22
 8009280:	d908      	bls.n	8009294 <_malloc_r+0x20>
 8009282:	2207      	movs	r2, #7
 8009284:	4395      	bics	r5, r2
 8009286:	d506      	bpl.n	8009296 <_malloc_r+0x22>
 8009288:	230c      	movs	r3, #12
 800928a:	9a01      	ldr	r2, [sp, #4]
 800928c:	6013      	str	r3, [r2, #0]
 800928e:	2000      	movs	r0, #0
 8009290:	b007      	add	sp, #28
 8009292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009294:	2510      	movs	r5, #16
 8009296:	42a9      	cmp	r1, r5
 8009298:	d8f6      	bhi.n	8009288 <_malloc_r+0x14>
 800929a:	9801      	ldr	r0, [sp, #4]
 800929c:	f000 f9fe 	bl	800969c <__malloc_lock>
 80092a0:	23fc      	movs	r3, #252	; 0xfc
 80092a2:	4ebe      	ldr	r6, [pc, #760]	; (800959c <_malloc_r+0x328>)
 80092a4:	005b      	lsls	r3, r3, #1
 80092a6:	429d      	cmp	r5, r3
 80092a8:	d219      	bcs.n	80092de <_malloc_r+0x6a>
 80092aa:	002a      	movs	r2, r5
 80092ac:	3208      	adds	r2, #8
 80092ae:	18b2      	adds	r2, r6, r2
 80092b0:	0011      	movs	r1, r2
 80092b2:	6854      	ldr	r4, [r2, #4]
 80092b4:	3908      	subs	r1, #8
 80092b6:	08eb      	lsrs	r3, r5, #3
 80092b8:	428c      	cmp	r4, r1
 80092ba:	d103      	bne.n	80092c4 <_malloc_r+0x50>
 80092bc:	68d4      	ldr	r4, [r2, #12]
 80092be:	3302      	adds	r3, #2
 80092c0:	42a2      	cmp	r2, r4
 80092c2:	d022      	beq.n	800930a <_malloc_r+0x96>
 80092c4:	2203      	movs	r2, #3
 80092c6:	6863      	ldr	r3, [r4, #4]
 80092c8:	68a1      	ldr	r1, [r4, #8]
 80092ca:	4393      	bics	r3, r2
 80092cc:	68e2      	ldr	r2, [r4, #12]
 80092ce:	18e3      	adds	r3, r4, r3
 80092d0:	60ca      	str	r2, [r1, #12]
 80092d2:	6091      	str	r1, [r2, #8]
 80092d4:	2201      	movs	r2, #1
 80092d6:	6859      	ldr	r1, [r3, #4]
 80092d8:	430a      	orrs	r2, r1
 80092da:	605a      	str	r2, [r3, #4]
 80092dc:	e02a      	b.n	8009334 <_malloc_r+0xc0>
 80092de:	233f      	movs	r3, #63	; 0x3f
 80092e0:	0a6a      	lsrs	r2, r5, #9
 80092e2:	d003      	beq.n	80092ec <_malloc_r+0x78>
 80092e4:	2a04      	cmp	r2, #4
 80092e6:	d82b      	bhi.n	8009340 <_malloc_r+0xcc>
 80092e8:	09ab      	lsrs	r3, r5, #6
 80092ea:	3338      	adds	r3, #56	; 0x38
 80092ec:	2203      	movs	r2, #3
 80092ee:	4694      	mov	ip, r2
 80092f0:	00d9      	lsls	r1, r3, #3
 80092f2:	1989      	adds	r1, r1, r6
 80092f4:	68cc      	ldr	r4, [r1, #12]
 80092f6:	428c      	cmp	r4, r1
 80092f8:	d006      	beq.n	8009308 <_malloc_r+0x94>
 80092fa:	4660      	mov	r0, ip
 80092fc:	6862      	ldr	r2, [r4, #4]
 80092fe:	4382      	bics	r2, r0
 8009300:	1b57      	subs	r7, r2, r5
 8009302:	2f0f      	cmp	r7, #15
 8009304:	dd34      	ble.n	8009370 <_malloc_r+0xfc>
 8009306:	3b01      	subs	r3, #1
 8009308:	3301      	adds	r3, #1
 800930a:	6934      	ldr	r4, [r6, #16]
 800930c:	49a4      	ldr	r1, [pc, #656]	; (80095a0 <_malloc_r+0x32c>)
 800930e:	428c      	cmp	r4, r1
 8009310:	d055      	beq.n	80093be <_malloc_r+0x14a>
 8009312:	2003      	movs	r0, #3
 8009314:	6862      	ldr	r2, [r4, #4]
 8009316:	4382      	bics	r2, r0
 8009318:	1b50      	subs	r0, r2, r5
 800931a:	280f      	cmp	r0, #15
 800931c:	dd36      	ble.n	800938c <_malloc_r+0x118>
 800931e:	2301      	movs	r3, #1
 8009320:	1967      	adds	r7, r4, r5
 8009322:	431d      	orrs	r5, r3
 8009324:	4303      	orrs	r3, r0
 8009326:	6065      	str	r5, [r4, #4]
 8009328:	6177      	str	r7, [r6, #20]
 800932a:	6137      	str	r7, [r6, #16]
 800932c:	60f9      	str	r1, [r7, #12]
 800932e:	60b9      	str	r1, [r7, #8]
 8009330:	607b      	str	r3, [r7, #4]
 8009332:	50a0      	str	r0, [r4, r2]
 8009334:	9801      	ldr	r0, [sp, #4]
 8009336:	f000 f9b9 	bl	80096ac <__malloc_unlock>
 800933a:	0020      	movs	r0, r4
 800933c:	3008      	adds	r0, #8
 800933e:	e7a7      	b.n	8009290 <_malloc_r+0x1c>
 8009340:	2a14      	cmp	r2, #20
 8009342:	d802      	bhi.n	800934a <_malloc_r+0xd6>
 8009344:	0013      	movs	r3, r2
 8009346:	335b      	adds	r3, #91	; 0x5b
 8009348:	e7d0      	b.n	80092ec <_malloc_r+0x78>
 800934a:	2a54      	cmp	r2, #84	; 0x54
 800934c:	d802      	bhi.n	8009354 <_malloc_r+0xe0>
 800934e:	0b2b      	lsrs	r3, r5, #12
 8009350:	336e      	adds	r3, #110	; 0x6e
 8009352:	e7cb      	b.n	80092ec <_malloc_r+0x78>
 8009354:	23aa      	movs	r3, #170	; 0xaa
 8009356:	005b      	lsls	r3, r3, #1
 8009358:	429a      	cmp	r2, r3
 800935a:	d802      	bhi.n	8009362 <_malloc_r+0xee>
 800935c:	0beb      	lsrs	r3, r5, #15
 800935e:	3377      	adds	r3, #119	; 0x77
 8009360:	e7c4      	b.n	80092ec <_malloc_r+0x78>
 8009362:	4990      	ldr	r1, [pc, #576]	; (80095a4 <_malloc_r+0x330>)
 8009364:	237e      	movs	r3, #126	; 0x7e
 8009366:	428a      	cmp	r2, r1
 8009368:	d8c0      	bhi.n	80092ec <_malloc_r+0x78>
 800936a:	0cab      	lsrs	r3, r5, #18
 800936c:	337c      	adds	r3, #124	; 0x7c
 800936e:	e7bd      	b.n	80092ec <_malloc_r+0x78>
 8009370:	68e0      	ldr	r0, [r4, #12]
 8009372:	2f00      	cmp	r7, #0
 8009374:	db08      	blt.n	8009388 <_malloc_r+0x114>
 8009376:	68a3      	ldr	r3, [r4, #8]
 8009378:	60d8      	str	r0, [r3, #12]
 800937a:	6083      	str	r3, [r0, #8]
 800937c:	2301      	movs	r3, #1
 800937e:	18a2      	adds	r2, r4, r2
 8009380:	6851      	ldr	r1, [r2, #4]
 8009382:	430b      	orrs	r3, r1
 8009384:	6053      	str	r3, [r2, #4]
 8009386:	e7d5      	b.n	8009334 <_malloc_r+0xc0>
 8009388:	0004      	movs	r4, r0
 800938a:	e7b4      	b.n	80092f6 <_malloc_r+0x82>
 800938c:	6171      	str	r1, [r6, #20]
 800938e:	6131      	str	r1, [r6, #16]
 8009390:	2800      	cmp	r0, #0
 8009392:	daf3      	bge.n	800937c <_malloc_r+0x108>
 8009394:	6871      	ldr	r1, [r6, #4]
 8009396:	468c      	mov	ip, r1
 8009398:	2180      	movs	r1, #128	; 0x80
 800939a:	0089      	lsls	r1, r1, #2
 800939c:	428a      	cmp	r2, r1
 800939e:	d300      	bcc.n	80093a2 <_malloc_r+0x12e>
 80093a0:	e08c      	b.n	80094bc <_malloc_r+0x248>
 80093a2:	08d1      	lsrs	r1, r2, #3
 80093a4:	0950      	lsrs	r0, r2, #5
 80093a6:	2201      	movs	r2, #1
 80093a8:	4082      	lsls	r2, r0
 80093aa:	4660      	mov	r0, ip
 80093ac:	4302      	orrs	r2, r0
 80093ae:	6072      	str	r2, [r6, #4]
 80093b0:	00ca      	lsls	r2, r1, #3
 80093b2:	1992      	adds	r2, r2, r6
 80093b4:	6891      	ldr	r1, [r2, #8]
 80093b6:	60e2      	str	r2, [r4, #12]
 80093b8:	60a1      	str	r1, [r4, #8]
 80093ba:	6094      	str	r4, [r2, #8]
 80093bc:	60cc      	str	r4, [r1, #12]
 80093be:	2201      	movs	r2, #1
 80093c0:	4876      	ldr	r0, [pc, #472]	; (800959c <_malloc_r+0x328>)
 80093c2:	1099      	asrs	r1, r3, #2
 80093c4:	408a      	lsls	r2, r1
 80093c6:	6841      	ldr	r1, [r0, #4]
 80093c8:	4291      	cmp	r1, r2
 80093ca:	d328      	bcc.n	800941e <_malloc_r+0x1aa>
 80093cc:	420a      	tst	r2, r1
 80093ce:	d105      	bne.n	80093dc <_malloc_r+0x168>
 80093d0:	2403      	movs	r4, #3
 80093d2:	43a3      	bics	r3, r4
 80093d4:	0052      	lsls	r2, r2, #1
 80093d6:	3304      	adds	r3, #4
 80093d8:	420a      	tst	r2, r1
 80093da:	d0fb      	beq.n	80093d4 <_malloc_r+0x160>
 80093dc:	496f      	ldr	r1, [pc, #444]	; (800959c <_malloc_r+0x328>)
 80093de:	9104      	str	r1, [sp, #16]
 80093e0:	00d9      	lsls	r1, r3, #3
 80093e2:	1841      	adds	r1, r0, r1
 80093e4:	468c      	mov	ip, r1
 80093e6:	000f      	movs	r7, r1
 80093e8:	9302      	str	r3, [sp, #8]
 80093ea:	68fc      	ldr	r4, [r7, #12]
 80093ec:	42bc      	cmp	r4, r7
 80093ee:	d000      	beq.n	80093f2 <_malloc_r+0x17e>
 80093f0:	e09b      	b.n	800952a <_malloc_r+0x2b6>
 80093f2:	2403      	movs	r4, #3
 80093f4:	9902      	ldr	r1, [sp, #8]
 80093f6:	3708      	adds	r7, #8
 80093f8:	3101      	adds	r1, #1
 80093fa:	9102      	str	r1, [sp, #8]
 80093fc:	4221      	tst	r1, r4
 80093fe:	d1f4      	bne.n	80093ea <_malloc_r+0x176>
 8009400:	2103      	movs	r1, #3
 8009402:	420b      	tst	r3, r1
 8009404:	d000      	beq.n	8009408 <_malloc_r+0x194>
 8009406:	e0b7      	b.n	8009578 <_malloc_r+0x304>
 8009408:	6843      	ldr	r3, [r0, #4]
 800940a:	4393      	bics	r3, r2
 800940c:	6043      	str	r3, [r0, #4]
 800940e:	9b04      	ldr	r3, [sp, #16]
 8009410:	0052      	lsls	r2, r2, #1
 8009412:	6859      	ldr	r1, [r3, #4]
 8009414:	4291      	cmp	r1, r2
 8009416:	d302      	bcc.n	800941e <_malloc_r+0x1aa>
 8009418:	2a00      	cmp	r2, #0
 800941a:	d000      	beq.n	800941e <_malloc_r+0x1aa>
 800941c:	e0bb      	b.n	8009596 <_malloc_r+0x322>
 800941e:	2203      	movs	r2, #3
 8009420:	6883      	ldr	r3, [r0, #8]
 8009422:	9302      	str	r3, [sp, #8]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	4393      	bics	r3, r2
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	42ab      	cmp	r3, r5
 800942c:	d303      	bcc.n	8009436 <_malloc_r+0x1c2>
 800942e:	1b59      	subs	r1, r3, r5
 8009430:	290f      	cmp	r1, #15
 8009432:	dd00      	ble.n	8009436 <_malloc_r+0x1c2>
 8009434:	e123      	b.n	800967e <_malloc_r+0x40a>
 8009436:	9b02      	ldr	r3, [sp, #8]
 8009438:	9a03      	ldr	r2, [sp, #12]
 800943a:	2008      	movs	r0, #8
 800943c:	189e      	adds	r6, r3, r2
 800943e:	4b5a      	ldr	r3, [pc, #360]	; (80095a8 <_malloc_r+0x334>)
 8009440:	681f      	ldr	r7, [r3, #0]
 8009442:	f001 fa71 	bl	800a928 <sysconf>
 8009446:	4b59      	ldr	r3, [pc, #356]	; (80095ac <_malloc_r+0x338>)
 8009448:	3710      	adds	r7, #16
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	197f      	adds	r7, r7, r5
 800944e:	9004      	str	r0, [sp, #16]
 8009450:	3301      	adds	r3, #1
 8009452:	d003      	beq.n	800945c <_malloc_r+0x1e8>
 8009454:	1e7b      	subs	r3, r7, #1
 8009456:	181b      	adds	r3, r3, r0
 8009458:	4247      	negs	r7, r0
 800945a:	401f      	ands	r7, r3
 800945c:	0039      	movs	r1, r7
 800945e:	9801      	ldr	r0, [sp, #4]
 8009460:	f001 fa0e 	bl	800a880 <_sbrk_r>
 8009464:	0004      	movs	r4, r0
 8009466:	1c43      	adds	r3, r0, #1
 8009468:	d100      	bne.n	800946c <_malloc_r+0x1f8>
 800946a:	e0de      	b.n	800962a <_malloc_r+0x3b6>
 800946c:	4286      	cmp	r6, r0
 800946e:	d904      	bls.n	800947a <_malloc_r+0x206>
 8009470:	4b4a      	ldr	r3, [pc, #296]	; (800959c <_malloc_r+0x328>)
 8009472:	9a02      	ldr	r2, [sp, #8]
 8009474:	429a      	cmp	r2, r3
 8009476:	d000      	beq.n	800947a <_malloc_r+0x206>
 8009478:	e0d7      	b.n	800962a <_malloc_r+0x3b6>
 800947a:	4a4d      	ldr	r2, [pc, #308]	; (80095b0 <_malloc_r+0x33c>)
 800947c:	6813      	ldr	r3, [r2, #0]
 800947e:	18fb      	adds	r3, r7, r3
 8009480:	6013      	str	r3, [r2, #0]
 8009482:	9a04      	ldr	r2, [sp, #16]
 8009484:	3a01      	subs	r2, #1
 8009486:	42a6      	cmp	r6, r4
 8009488:	d000      	beq.n	800948c <_malloc_r+0x218>
 800948a:	e097      	b.n	80095bc <_malloc_r+0x348>
 800948c:	4216      	tst	r6, r2
 800948e:	d000      	beq.n	8009492 <_malloc_r+0x21e>
 8009490:	e094      	b.n	80095bc <_malloc_r+0x348>
 8009492:	4b42      	ldr	r3, [pc, #264]	; (800959c <_malloc_r+0x328>)
 8009494:	689a      	ldr	r2, [r3, #8]
 8009496:	9b03      	ldr	r3, [sp, #12]
 8009498:	19df      	adds	r7, r3, r7
 800949a:	2301      	movs	r3, #1
 800949c:	433b      	orrs	r3, r7
 800949e:	6053      	str	r3, [r2, #4]
 80094a0:	4b43      	ldr	r3, [pc, #268]	; (80095b0 <_malloc_r+0x33c>)
 80094a2:	4a44      	ldr	r2, [pc, #272]	; (80095b4 <_malloc_r+0x340>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	6811      	ldr	r1, [r2, #0]
 80094a8:	428b      	cmp	r3, r1
 80094aa:	d900      	bls.n	80094ae <_malloc_r+0x23a>
 80094ac:	6013      	str	r3, [r2, #0]
 80094ae:	4a42      	ldr	r2, [pc, #264]	; (80095b8 <_malloc_r+0x344>)
 80094b0:	6811      	ldr	r1, [r2, #0]
 80094b2:	428b      	cmp	r3, r1
 80094b4:	d800      	bhi.n	80094b8 <_malloc_r+0x244>
 80094b6:	e0b8      	b.n	800962a <_malloc_r+0x3b6>
 80094b8:	6013      	str	r3, [r2, #0]
 80094ba:	e0b6      	b.n	800962a <_malloc_r+0x3b6>
 80094bc:	0a50      	lsrs	r0, r2, #9
 80094be:	2804      	cmp	r0, #4
 80094c0:	d811      	bhi.n	80094e6 <_malloc_r+0x272>
 80094c2:	0991      	lsrs	r1, r2, #6
 80094c4:	3138      	adds	r1, #56	; 0x38
 80094c6:	00cf      	lsls	r7, r1, #3
 80094c8:	19bf      	adds	r7, r7, r6
 80094ca:	68b8      	ldr	r0, [r7, #8]
 80094cc:	4287      	cmp	r7, r0
 80094ce:	d125      	bne.n	800951c <_malloc_r+0x2a8>
 80094d0:	2201      	movs	r2, #1
 80094d2:	1089      	asrs	r1, r1, #2
 80094d4:	408a      	lsls	r2, r1
 80094d6:	4661      	mov	r1, ip
 80094d8:	430a      	orrs	r2, r1
 80094da:	6072      	str	r2, [r6, #4]
 80094dc:	60e7      	str	r7, [r4, #12]
 80094de:	60a0      	str	r0, [r4, #8]
 80094e0:	60bc      	str	r4, [r7, #8]
 80094e2:	60c4      	str	r4, [r0, #12]
 80094e4:	e76b      	b.n	80093be <_malloc_r+0x14a>
 80094e6:	2814      	cmp	r0, #20
 80094e8:	d802      	bhi.n	80094f0 <_malloc_r+0x27c>
 80094ea:	0001      	movs	r1, r0
 80094ec:	315b      	adds	r1, #91	; 0x5b
 80094ee:	e7ea      	b.n	80094c6 <_malloc_r+0x252>
 80094f0:	2854      	cmp	r0, #84	; 0x54
 80094f2:	d802      	bhi.n	80094fa <_malloc_r+0x286>
 80094f4:	0b11      	lsrs	r1, r2, #12
 80094f6:	316e      	adds	r1, #110	; 0x6e
 80094f8:	e7e5      	b.n	80094c6 <_malloc_r+0x252>
 80094fa:	21aa      	movs	r1, #170	; 0xaa
 80094fc:	0049      	lsls	r1, r1, #1
 80094fe:	4288      	cmp	r0, r1
 8009500:	d802      	bhi.n	8009508 <_malloc_r+0x294>
 8009502:	0bd1      	lsrs	r1, r2, #15
 8009504:	3177      	adds	r1, #119	; 0x77
 8009506:	e7de      	b.n	80094c6 <_malloc_r+0x252>
 8009508:	4f26      	ldr	r7, [pc, #152]	; (80095a4 <_malloc_r+0x330>)
 800950a:	217e      	movs	r1, #126	; 0x7e
 800950c:	42b8      	cmp	r0, r7
 800950e:	d8da      	bhi.n	80094c6 <_malloc_r+0x252>
 8009510:	0c91      	lsrs	r1, r2, #18
 8009512:	317c      	adds	r1, #124	; 0x7c
 8009514:	e7d7      	b.n	80094c6 <_malloc_r+0x252>
 8009516:	6880      	ldr	r0, [r0, #8]
 8009518:	4287      	cmp	r7, r0
 800951a:	d004      	beq.n	8009526 <_malloc_r+0x2b2>
 800951c:	2603      	movs	r6, #3
 800951e:	6841      	ldr	r1, [r0, #4]
 8009520:	43b1      	bics	r1, r6
 8009522:	4291      	cmp	r1, r2
 8009524:	d8f7      	bhi.n	8009516 <_malloc_r+0x2a2>
 8009526:	68c7      	ldr	r7, [r0, #12]
 8009528:	e7d8      	b.n	80094dc <_malloc_r+0x268>
 800952a:	2603      	movs	r6, #3
 800952c:	6861      	ldr	r1, [r4, #4]
 800952e:	43b1      	bics	r1, r6
 8009530:	9103      	str	r1, [sp, #12]
 8009532:	68e6      	ldr	r6, [r4, #12]
 8009534:	1b49      	subs	r1, r1, r5
 8009536:	290f      	cmp	r1, #15
 8009538:	dd10      	ble.n	800955c <_malloc_r+0x2e8>
 800953a:	2201      	movs	r2, #1
 800953c:	1963      	adds	r3, r4, r5
 800953e:	4315      	orrs	r5, r2
 8009540:	6065      	str	r5, [r4, #4]
 8009542:	68a5      	ldr	r5, [r4, #8]
 8009544:	430a      	orrs	r2, r1
 8009546:	60ee      	str	r6, [r5, #12]
 8009548:	60b5      	str	r5, [r6, #8]
 800954a:	6143      	str	r3, [r0, #20]
 800954c:	6103      	str	r3, [r0, #16]
 800954e:	4814      	ldr	r0, [pc, #80]	; (80095a0 <_malloc_r+0x32c>)
 8009550:	605a      	str	r2, [r3, #4]
 8009552:	60d8      	str	r0, [r3, #12]
 8009554:	6098      	str	r0, [r3, #8]
 8009556:	9b03      	ldr	r3, [sp, #12]
 8009558:	50e1      	str	r1, [r4, r3]
 800955a:	e6eb      	b.n	8009334 <_malloc_r+0xc0>
 800955c:	2900      	cmp	r1, #0
 800955e:	db09      	blt.n	8009574 <_malloc_r+0x300>
 8009560:	9b03      	ldr	r3, [sp, #12]
 8009562:	18e1      	adds	r1, r4, r3
 8009564:	2301      	movs	r3, #1
 8009566:	684a      	ldr	r2, [r1, #4]
 8009568:	4313      	orrs	r3, r2
 800956a:	604b      	str	r3, [r1, #4]
 800956c:	68a3      	ldr	r3, [r4, #8]
 800956e:	60de      	str	r6, [r3, #12]
 8009570:	60b3      	str	r3, [r6, #8]
 8009572:	e6df      	b.n	8009334 <_malloc_r+0xc0>
 8009574:	0034      	movs	r4, r6
 8009576:	e739      	b.n	80093ec <_malloc_r+0x178>
 8009578:	2108      	movs	r1, #8
 800957a:	4249      	negs	r1, r1
 800957c:	448c      	add	ip, r1
 800957e:	4661      	mov	r1, ip
 8009580:	6889      	ldr	r1, [r1, #8]
 8009582:	3b01      	subs	r3, #1
 8009584:	4561      	cmp	r1, ip
 8009586:	d100      	bne.n	800958a <_malloc_r+0x316>
 8009588:	e73a      	b.n	8009400 <_malloc_r+0x18c>
 800958a:	e740      	b.n	800940e <_malloc_r+0x19a>
 800958c:	3304      	adds	r3, #4
 800958e:	0052      	lsls	r2, r2, #1
 8009590:	420a      	tst	r2, r1
 8009592:	d0fb      	beq.n	800958c <_malloc_r+0x318>
 8009594:	e724      	b.n	80093e0 <_malloc_r+0x16c>
 8009596:	9b02      	ldr	r3, [sp, #8]
 8009598:	e7fa      	b.n	8009590 <_malloc_r+0x31c>
 800959a:	46c0      	nop			; (mov r8, r8)
 800959c:	20000038 	.word	0x20000038
 80095a0:	20000040 	.word	0x20000040
 80095a4:	00000554 	.word	0x00000554
 80095a8:	20000c00 	.word	0x20000c00
 80095ac:	20000440 	.word	0x20000440
 80095b0:	20000bd0 	.word	0x20000bd0
 80095b4:	20000bf8 	.word	0x20000bf8
 80095b8:	20000bfc 	.word	0x20000bfc
 80095bc:	4934      	ldr	r1, [pc, #208]	; (8009690 <_malloc_r+0x41c>)
 80095be:	6808      	ldr	r0, [r1, #0]
 80095c0:	3001      	adds	r0, #1
 80095c2:	d140      	bne.n	8009646 <_malloc_r+0x3d2>
 80095c4:	600c      	str	r4, [r1, #0]
 80095c6:	2107      	movs	r1, #7
 80095c8:	0026      	movs	r6, r4
 80095ca:	2300      	movs	r3, #0
 80095cc:	400e      	ands	r6, r1
 80095ce:	420c      	tst	r4, r1
 80095d0:	d002      	beq.n	80095d8 <_malloc_r+0x364>
 80095d2:	3308      	adds	r3, #8
 80095d4:	1b9b      	subs	r3, r3, r6
 80095d6:	18e4      	adds	r4, r4, r3
 80095d8:	19e1      	adds	r1, r4, r7
 80095da:	9105      	str	r1, [sp, #20]
 80095dc:	9f05      	ldr	r7, [sp, #20]
 80095de:	9904      	ldr	r1, [sp, #16]
 80095e0:	4017      	ands	r7, r2
 80095e2:	18cb      	adds	r3, r1, r3
 80095e4:	1bdf      	subs	r7, r3, r7
 80095e6:	4017      	ands	r7, r2
 80095e8:	0039      	movs	r1, r7
 80095ea:	9801      	ldr	r0, [sp, #4]
 80095ec:	f001 f948 	bl	800a880 <_sbrk_r>
 80095f0:	1c43      	adds	r3, r0, #1
 80095f2:	d107      	bne.n	8009604 <_malloc_r+0x390>
 80095f4:	1e37      	subs	r7, r6, #0
 80095f6:	9805      	ldr	r0, [sp, #20]
 80095f8:	d004      	beq.n	8009604 <_malloc_r+0x390>
 80095fa:	0030      	movs	r0, r6
 80095fc:	2700      	movs	r7, #0
 80095fe:	9b05      	ldr	r3, [sp, #20]
 8009600:	3808      	subs	r0, #8
 8009602:	1818      	adds	r0, r3, r0
 8009604:	4a23      	ldr	r2, [pc, #140]	; (8009694 <_malloc_r+0x420>)
 8009606:	1b00      	subs	r0, r0, r4
 8009608:	6813      	ldr	r3, [r2, #0]
 800960a:	19c0      	adds	r0, r0, r7
 800960c:	19db      	adds	r3, r3, r7
 800960e:	6013      	str	r3, [r2, #0]
 8009610:	2201      	movs	r2, #1
 8009612:	4b21      	ldr	r3, [pc, #132]	; (8009698 <_malloc_r+0x424>)
 8009614:	9902      	ldr	r1, [sp, #8]
 8009616:	4310      	orrs	r0, r2
 8009618:	609c      	str	r4, [r3, #8]
 800961a:	6060      	str	r0, [r4, #4]
 800961c:	4299      	cmp	r1, r3
 800961e:	d100      	bne.n	8009622 <_malloc_r+0x3ae>
 8009620:	e73e      	b.n	80094a0 <_malloc_r+0x22c>
 8009622:	9b03      	ldr	r3, [sp, #12]
 8009624:	2b0f      	cmp	r3, #15
 8009626:	d813      	bhi.n	8009650 <_malloc_r+0x3dc>
 8009628:	6062      	str	r2, [r4, #4]
 800962a:	2203      	movs	r2, #3
 800962c:	4b1a      	ldr	r3, [pc, #104]	; (8009698 <_malloc_r+0x424>)
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	4393      	bics	r3, r2
 8009634:	1b59      	subs	r1, r3, r5
 8009636:	42ab      	cmp	r3, r5
 8009638:	d301      	bcc.n	800963e <_malloc_r+0x3ca>
 800963a:	290f      	cmp	r1, #15
 800963c:	dc1f      	bgt.n	800967e <_malloc_r+0x40a>
 800963e:	9801      	ldr	r0, [sp, #4]
 8009640:	f000 f834 	bl	80096ac <__malloc_unlock>
 8009644:	e623      	b.n	800928e <_malloc_r+0x1a>
 8009646:	4913      	ldr	r1, [pc, #76]	; (8009694 <_malloc_r+0x420>)
 8009648:	1ba6      	subs	r6, r4, r6
 800964a:	18f6      	adds	r6, r6, r3
 800964c:	600e      	str	r6, [r1, #0]
 800964e:	e7ba      	b.n	80095c6 <_malloc_r+0x352>
 8009650:	2107      	movs	r1, #7
 8009652:	9b03      	ldr	r3, [sp, #12]
 8009654:	3b0c      	subs	r3, #12
 8009656:	438b      	bics	r3, r1
 8009658:	9902      	ldr	r1, [sp, #8]
 800965a:	6849      	ldr	r1, [r1, #4]
 800965c:	400a      	ands	r2, r1
 800965e:	9902      	ldr	r1, [sp, #8]
 8009660:	431a      	orrs	r2, r3
 8009662:	604a      	str	r2, [r1, #4]
 8009664:	18ca      	adds	r2, r1, r3
 8009666:	2105      	movs	r1, #5
 8009668:	6051      	str	r1, [r2, #4]
 800966a:	6091      	str	r1, [r2, #8]
 800966c:	2b0f      	cmp	r3, #15
 800966e:	d800      	bhi.n	8009672 <_malloc_r+0x3fe>
 8009670:	e716      	b.n	80094a0 <_malloc_r+0x22c>
 8009672:	9902      	ldr	r1, [sp, #8]
 8009674:	9801      	ldr	r0, [sp, #4]
 8009676:	3108      	adds	r1, #8
 8009678:	f001 f9dc 	bl	800aa34 <_free_r>
 800967c:	e710      	b.n	80094a0 <_malloc_r+0x22c>
 800967e:	2201      	movs	r2, #1
 8009680:	0013      	movs	r3, r2
 8009682:	4805      	ldr	r0, [pc, #20]	; (8009698 <_malloc_r+0x424>)
 8009684:	432b      	orrs	r3, r5
 8009686:	6884      	ldr	r4, [r0, #8]
 8009688:	6063      	str	r3, [r4, #4]
 800968a:	1963      	adds	r3, r4, r5
 800968c:	6083      	str	r3, [r0, #8]
 800968e:	e623      	b.n	80092d8 <_malloc_r+0x64>
 8009690:	20000440 	.word	0x20000440
 8009694:	20000bd0 	.word	0x20000bd0
 8009698:	20000038 	.word	0x20000038

0800969c <__malloc_lock>:
 800969c:	b510      	push	{r4, lr}
 800969e:	4802      	ldr	r0, [pc, #8]	; (80096a8 <__malloc_lock+0xc>)
 80096a0:	f001 f940 	bl	800a924 <__retarget_lock_acquire_recursive>
 80096a4:	bd10      	pop	{r4, pc}
 80096a6:	46c0      	nop			; (mov r8, r8)
 80096a8:	20000d45 	.word	0x20000d45

080096ac <__malloc_unlock>:
 80096ac:	b510      	push	{r4, lr}
 80096ae:	4802      	ldr	r0, [pc, #8]	; (80096b8 <__malloc_unlock+0xc>)
 80096b0:	f001 f939 	bl	800a926 <__retarget_lock_release_recursive>
 80096b4:	bd10      	pop	{r4, pc}
 80096b6:	46c0      	nop			; (mov r8, r8)
 80096b8:	20000d45 	.word	0x20000d45

080096bc <sulp>:
 80096bc:	b570      	push	{r4, r5, r6, lr}
 80096be:	0016      	movs	r6, r2
 80096c0:	000d      	movs	r5, r1
 80096c2:	f002 f90d 	bl	800b8e0 <__ulp>
 80096c6:	2e00      	cmp	r6, #0
 80096c8:	d00d      	beq.n	80096e6 <sulp+0x2a>
 80096ca:	236b      	movs	r3, #107	; 0x6b
 80096cc:	006a      	lsls	r2, r5, #1
 80096ce:	0d52      	lsrs	r2, r2, #21
 80096d0:	1a9b      	subs	r3, r3, r2
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	dd07      	ble.n	80096e6 <sulp+0x2a>
 80096d6:	2400      	movs	r4, #0
 80096d8:	4a03      	ldr	r2, [pc, #12]	; (80096e8 <sulp+0x2c>)
 80096da:	051b      	lsls	r3, r3, #20
 80096dc:	189d      	adds	r5, r3, r2
 80096de:	002b      	movs	r3, r5
 80096e0:	0022      	movs	r2, r4
 80096e2:	f7f7 ffc3 	bl	800166c <__aeabi_dmul>
 80096e6:	bd70      	pop	{r4, r5, r6, pc}
 80096e8:	3ff00000 	.word	0x3ff00000

080096ec <_strtod_l>:
 80096ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ee:	b0a1      	sub	sp, #132	; 0x84
 80096f0:	9219      	str	r2, [sp, #100]	; 0x64
 80096f2:	2200      	movs	r2, #0
 80096f4:	2600      	movs	r6, #0
 80096f6:	2700      	movs	r7, #0
 80096f8:	9004      	str	r0, [sp, #16]
 80096fa:	9107      	str	r1, [sp, #28]
 80096fc:	921c      	str	r2, [sp, #112]	; 0x70
 80096fe:	911b      	str	r1, [sp, #108]	; 0x6c
 8009700:	780a      	ldrb	r2, [r1, #0]
 8009702:	2a2b      	cmp	r2, #43	; 0x2b
 8009704:	d055      	beq.n	80097b2 <_strtod_l+0xc6>
 8009706:	d841      	bhi.n	800978c <_strtod_l+0xa0>
 8009708:	2a0d      	cmp	r2, #13
 800970a:	d83b      	bhi.n	8009784 <_strtod_l+0x98>
 800970c:	2a08      	cmp	r2, #8
 800970e:	d83b      	bhi.n	8009788 <_strtod_l+0x9c>
 8009710:	2a00      	cmp	r2, #0
 8009712:	d044      	beq.n	800979e <_strtod_l+0xb2>
 8009714:	2200      	movs	r2, #0
 8009716:	920f      	str	r2, [sp, #60]	; 0x3c
 8009718:	2100      	movs	r1, #0
 800971a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800971c:	9109      	str	r1, [sp, #36]	; 0x24
 800971e:	782a      	ldrb	r2, [r5, #0]
 8009720:	2a30      	cmp	r2, #48	; 0x30
 8009722:	d000      	beq.n	8009726 <_strtod_l+0x3a>
 8009724:	e085      	b.n	8009832 <_strtod_l+0x146>
 8009726:	786a      	ldrb	r2, [r5, #1]
 8009728:	3120      	adds	r1, #32
 800972a:	438a      	bics	r2, r1
 800972c:	2a58      	cmp	r2, #88	; 0x58
 800972e:	d000      	beq.n	8009732 <_strtod_l+0x46>
 8009730:	e075      	b.n	800981e <_strtod_l+0x132>
 8009732:	9302      	str	r3, [sp, #8]
 8009734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009736:	4a97      	ldr	r2, [pc, #604]	; (8009994 <_strtod_l+0x2a8>)
 8009738:	9301      	str	r3, [sp, #4]
 800973a:	ab1c      	add	r3, sp, #112	; 0x70
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	9804      	ldr	r0, [sp, #16]
 8009740:	ab1d      	add	r3, sp, #116	; 0x74
 8009742:	a91b      	add	r1, sp, #108	; 0x6c
 8009744:	f001 fa92 	bl	800ac6c <__gethex>
 8009748:	230f      	movs	r3, #15
 800974a:	0002      	movs	r2, r0
 800974c:	401a      	ands	r2, r3
 800974e:	0004      	movs	r4, r0
 8009750:	9205      	str	r2, [sp, #20]
 8009752:	4218      	tst	r0, r3
 8009754:	d005      	beq.n	8009762 <_strtod_l+0x76>
 8009756:	2a06      	cmp	r2, #6
 8009758:	d12d      	bne.n	80097b6 <_strtod_l+0xca>
 800975a:	1c6b      	adds	r3, r5, #1
 800975c:	931b      	str	r3, [sp, #108]	; 0x6c
 800975e:	2300      	movs	r3, #0
 8009760:	930f      	str	r3, [sp, #60]	; 0x3c
 8009762:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <_strtod_l+0x82>
 8009768:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800976a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009770:	2b00      	cmp	r3, #0
 8009772:	d01b      	beq.n	80097ac <_strtod_l+0xc0>
 8009774:	2380      	movs	r3, #128	; 0x80
 8009776:	0032      	movs	r2, r6
 8009778:	061b      	lsls	r3, r3, #24
 800977a:	18fb      	adds	r3, r7, r3
 800977c:	0010      	movs	r0, r2
 800977e:	0019      	movs	r1, r3
 8009780:	b021      	add	sp, #132	; 0x84
 8009782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009784:	2a20      	cmp	r2, #32
 8009786:	d1c5      	bne.n	8009714 <_strtod_l+0x28>
 8009788:	3101      	adds	r1, #1
 800978a:	e7b8      	b.n	80096fe <_strtod_l+0x12>
 800978c:	2a2d      	cmp	r2, #45	; 0x2d
 800978e:	d1c1      	bne.n	8009714 <_strtod_l+0x28>
 8009790:	3a2c      	subs	r2, #44	; 0x2c
 8009792:	920f      	str	r2, [sp, #60]	; 0x3c
 8009794:	1c4a      	adds	r2, r1, #1
 8009796:	921b      	str	r2, [sp, #108]	; 0x6c
 8009798:	784a      	ldrb	r2, [r1, #1]
 800979a:	2a00      	cmp	r2, #0
 800979c:	d1bc      	bne.n	8009718 <_strtod_l+0x2c>
 800979e:	9b07      	ldr	r3, [sp, #28]
 80097a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80097a2:	2300      	movs	r3, #0
 80097a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80097a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1dd      	bne.n	8009768 <_strtod_l+0x7c>
 80097ac:	0032      	movs	r2, r6
 80097ae:	003b      	movs	r3, r7
 80097b0:	e7e4      	b.n	800977c <_strtod_l+0x90>
 80097b2:	2200      	movs	r2, #0
 80097b4:	e7ed      	b.n	8009792 <_strtod_l+0xa6>
 80097b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80097b8:	2a00      	cmp	r2, #0
 80097ba:	d007      	beq.n	80097cc <_strtod_l+0xe0>
 80097bc:	2135      	movs	r1, #53	; 0x35
 80097be:	a81e      	add	r0, sp, #120	; 0x78
 80097c0:	f002 f97f 	bl	800bac2 <__copybits>
 80097c4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80097c6:	9804      	ldr	r0, [sp, #16]
 80097c8:	f001 fd7c 	bl	800b2c4 <_Bfree>
 80097cc:	9805      	ldr	r0, [sp, #20]
 80097ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097d0:	3801      	subs	r0, #1
 80097d2:	2804      	cmp	r0, #4
 80097d4:	d806      	bhi.n	80097e4 <_strtod_l+0xf8>
 80097d6:	f7f6 fc9d 	bl	8000114 <__gnu_thumb1_case_uqi>
 80097da:	0312      	.short	0x0312
 80097dc:	1e1c      	.short	0x1e1c
 80097de:	12          	.byte	0x12
 80097df:	00          	.byte	0x00
 80097e0:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80097e2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80097e4:	05e4      	lsls	r4, r4, #23
 80097e6:	d502      	bpl.n	80097ee <_strtod_l+0x102>
 80097e8:	2380      	movs	r3, #128	; 0x80
 80097ea:	061b      	lsls	r3, r3, #24
 80097ec:	431f      	orrs	r7, r3
 80097ee:	4b6a      	ldr	r3, [pc, #424]	; (8009998 <_strtod_l+0x2ac>)
 80097f0:	423b      	tst	r3, r7
 80097f2:	d1b6      	bne.n	8009762 <_strtod_l+0x76>
 80097f4:	f001 f86a 	bl	800a8cc <__errno>
 80097f8:	2322      	movs	r3, #34	; 0x22
 80097fa:	6003      	str	r3, [r0, #0]
 80097fc:	e7b1      	b.n	8009762 <_strtod_l+0x76>
 80097fe:	4967      	ldr	r1, [pc, #412]	; (800999c <_strtod_l+0x2b0>)
 8009800:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009802:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009804:	400a      	ands	r2, r1
 8009806:	4966      	ldr	r1, [pc, #408]	; (80099a0 <_strtod_l+0x2b4>)
 8009808:	185b      	adds	r3, r3, r1
 800980a:	051b      	lsls	r3, r3, #20
 800980c:	431a      	orrs	r2, r3
 800980e:	0017      	movs	r7, r2
 8009810:	e7e8      	b.n	80097e4 <_strtod_l+0xf8>
 8009812:	4f61      	ldr	r7, [pc, #388]	; (8009998 <_strtod_l+0x2ac>)
 8009814:	e7e6      	b.n	80097e4 <_strtod_l+0xf8>
 8009816:	2601      	movs	r6, #1
 8009818:	4f62      	ldr	r7, [pc, #392]	; (80099a4 <_strtod_l+0x2b8>)
 800981a:	4276      	negs	r6, r6
 800981c:	e7e2      	b.n	80097e4 <_strtod_l+0xf8>
 800981e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009820:	1c5a      	adds	r2, r3, #1
 8009822:	921b      	str	r2, [sp, #108]	; 0x6c
 8009824:	785b      	ldrb	r3, [r3, #1]
 8009826:	2b30      	cmp	r3, #48	; 0x30
 8009828:	d0f9      	beq.n	800981e <_strtod_l+0x132>
 800982a:	2b00      	cmp	r3, #0
 800982c:	d099      	beq.n	8009762 <_strtod_l+0x76>
 800982e:	2301      	movs	r3, #1
 8009830:	9309      	str	r3, [sp, #36]	; 0x24
 8009832:	2500      	movs	r5, #0
 8009834:	220a      	movs	r2, #10
 8009836:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009838:	950d      	str	r5, [sp, #52]	; 0x34
 800983a:	9310      	str	r3, [sp, #64]	; 0x40
 800983c:	9508      	str	r5, [sp, #32]
 800983e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009840:	7804      	ldrb	r4, [r0, #0]
 8009842:	0023      	movs	r3, r4
 8009844:	3b30      	subs	r3, #48	; 0x30
 8009846:	b2d9      	uxtb	r1, r3
 8009848:	2909      	cmp	r1, #9
 800984a:	d927      	bls.n	800989c <_strtod_l+0x1b0>
 800984c:	2201      	movs	r2, #1
 800984e:	4956      	ldr	r1, [pc, #344]	; (80099a8 <_strtod_l+0x2bc>)
 8009850:	f000 ff98 	bl	800a784 <strncmp>
 8009854:	2800      	cmp	r0, #0
 8009856:	d031      	beq.n	80098bc <_strtod_l+0x1d0>
 8009858:	2000      	movs	r0, #0
 800985a:	0023      	movs	r3, r4
 800985c:	4684      	mov	ip, r0
 800985e:	9a08      	ldr	r2, [sp, #32]
 8009860:	900c      	str	r0, [sp, #48]	; 0x30
 8009862:	9205      	str	r2, [sp, #20]
 8009864:	2220      	movs	r2, #32
 8009866:	0019      	movs	r1, r3
 8009868:	4391      	bics	r1, r2
 800986a:	000a      	movs	r2, r1
 800986c:	2100      	movs	r1, #0
 800986e:	9106      	str	r1, [sp, #24]
 8009870:	2a45      	cmp	r2, #69	; 0x45
 8009872:	d000      	beq.n	8009876 <_strtod_l+0x18a>
 8009874:	e0c2      	b.n	80099fc <_strtod_l+0x310>
 8009876:	9b05      	ldr	r3, [sp, #20]
 8009878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800987a:	4303      	orrs	r3, r0
 800987c:	4313      	orrs	r3, r2
 800987e:	428b      	cmp	r3, r1
 8009880:	d08d      	beq.n	800979e <_strtod_l+0xb2>
 8009882:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009884:	9307      	str	r3, [sp, #28]
 8009886:	3301      	adds	r3, #1
 8009888:	931b      	str	r3, [sp, #108]	; 0x6c
 800988a:	9b07      	ldr	r3, [sp, #28]
 800988c:	785b      	ldrb	r3, [r3, #1]
 800988e:	2b2b      	cmp	r3, #43	; 0x2b
 8009890:	d071      	beq.n	8009976 <_strtod_l+0x28a>
 8009892:	000c      	movs	r4, r1
 8009894:	2b2d      	cmp	r3, #45	; 0x2d
 8009896:	d174      	bne.n	8009982 <_strtod_l+0x296>
 8009898:	2401      	movs	r4, #1
 800989a:	e06d      	b.n	8009978 <_strtod_l+0x28c>
 800989c:	9908      	ldr	r1, [sp, #32]
 800989e:	2908      	cmp	r1, #8
 80098a0:	dc09      	bgt.n	80098b6 <_strtod_l+0x1ca>
 80098a2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80098a4:	4351      	muls	r1, r2
 80098a6:	185b      	adds	r3, r3, r1
 80098a8:	930d      	str	r3, [sp, #52]	; 0x34
 80098aa:	9b08      	ldr	r3, [sp, #32]
 80098ac:	3001      	adds	r0, #1
 80098ae:	3301      	adds	r3, #1
 80098b0:	9308      	str	r3, [sp, #32]
 80098b2:	901b      	str	r0, [sp, #108]	; 0x6c
 80098b4:	e7c3      	b.n	800983e <_strtod_l+0x152>
 80098b6:	4355      	muls	r5, r2
 80098b8:	195d      	adds	r5, r3, r5
 80098ba:	e7f6      	b.n	80098aa <_strtod_l+0x1be>
 80098bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80098be:	1c5a      	adds	r2, r3, #1
 80098c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80098c2:	9a08      	ldr	r2, [sp, #32]
 80098c4:	785b      	ldrb	r3, [r3, #1]
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	d03a      	beq.n	8009940 <_strtod_l+0x254>
 80098ca:	900c      	str	r0, [sp, #48]	; 0x30
 80098cc:	9205      	str	r2, [sp, #20]
 80098ce:	001a      	movs	r2, r3
 80098d0:	3a30      	subs	r2, #48	; 0x30
 80098d2:	2a09      	cmp	r2, #9
 80098d4:	d912      	bls.n	80098fc <_strtod_l+0x210>
 80098d6:	2201      	movs	r2, #1
 80098d8:	4694      	mov	ip, r2
 80098da:	e7c3      	b.n	8009864 <_strtod_l+0x178>
 80098dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80098de:	3001      	adds	r0, #1
 80098e0:	1c5a      	adds	r2, r3, #1
 80098e2:	921b      	str	r2, [sp, #108]	; 0x6c
 80098e4:	785b      	ldrb	r3, [r3, #1]
 80098e6:	2b30      	cmp	r3, #48	; 0x30
 80098e8:	d0f8      	beq.n	80098dc <_strtod_l+0x1f0>
 80098ea:	001a      	movs	r2, r3
 80098ec:	3a31      	subs	r2, #49	; 0x31
 80098ee:	2a08      	cmp	r2, #8
 80098f0:	d83c      	bhi.n	800996c <_strtod_l+0x280>
 80098f2:	900c      	str	r0, [sp, #48]	; 0x30
 80098f4:	2000      	movs	r0, #0
 80098f6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80098f8:	9005      	str	r0, [sp, #20]
 80098fa:	9210      	str	r2, [sp, #64]	; 0x40
 80098fc:	001a      	movs	r2, r3
 80098fe:	1c41      	adds	r1, r0, #1
 8009900:	3a30      	subs	r2, #48	; 0x30
 8009902:	2b30      	cmp	r3, #48	; 0x30
 8009904:	d016      	beq.n	8009934 <_strtod_l+0x248>
 8009906:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009908:	185b      	adds	r3, r3, r1
 800990a:	930c      	str	r3, [sp, #48]	; 0x30
 800990c:	9b05      	ldr	r3, [sp, #20]
 800990e:	210a      	movs	r1, #10
 8009910:	469c      	mov	ip, r3
 8009912:	4484      	add	ip, r0
 8009914:	4563      	cmp	r3, ip
 8009916:	d115      	bne.n	8009944 <_strtod_l+0x258>
 8009918:	9905      	ldr	r1, [sp, #20]
 800991a:	9b05      	ldr	r3, [sp, #20]
 800991c:	3101      	adds	r1, #1
 800991e:	1809      	adds	r1, r1, r0
 8009920:	181b      	adds	r3, r3, r0
 8009922:	9105      	str	r1, [sp, #20]
 8009924:	2b08      	cmp	r3, #8
 8009926:	dc19      	bgt.n	800995c <_strtod_l+0x270>
 8009928:	230a      	movs	r3, #10
 800992a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800992c:	434b      	muls	r3, r1
 800992e:	2100      	movs	r1, #0
 8009930:	18d3      	adds	r3, r2, r3
 8009932:	930d      	str	r3, [sp, #52]	; 0x34
 8009934:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009936:	0008      	movs	r0, r1
 8009938:	1c5a      	adds	r2, r3, #1
 800993a:	921b      	str	r2, [sp, #108]	; 0x6c
 800993c:	785b      	ldrb	r3, [r3, #1]
 800993e:	e7c6      	b.n	80098ce <_strtod_l+0x1e2>
 8009940:	9808      	ldr	r0, [sp, #32]
 8009942:	e7d0      	b.n	80098e6 <_strtod_l+0x1fa>
 8009944:	1c5c      	adds	r4, r3, #1
 8009946:	2b08      	cmp	r3, #8
 8009948:	dc04      	bgt.n	8009954 <_strtod_l+0x268>
 800994a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800994c:	434b      	muls	r3, r1
 800994e:	930d      	str	r3, [sp, #52]	; 0x34
 8009950:	0023      	movs	r3, r4
 8009952:	e7df      	b.n	8009914 <_strtod_l+0x228>
 8009954:	2c10      	cmp	r4, #16
 8009956:	dcfb      	bgt.n	8009950 <_strtod_l+0x264>
 8009958:	434d      	muls	r5, r1
 800995a:	e7f9      	b.n	8009950 <_strtod_l+0x264>
 800995c:	9b05      	ldr	r3, [sp, #20]
 800995e:	2100      	movs	r1, #0
 8009960:	2b10      	cmp	r3, #16
 8009962:	dce7      	bgt.n	8009934 <_strtod_l+0x248>
 8009964:	230a      	movs	r3, #10
 8009966:	435d      	muls	r5, r3
 8009968:	1955      	adds	r5, r2, r5
 800996a:	e7e3      	b.n	8009934 <_strtod_l+0x248>
 800996c:	2200      	movs	r2, #0
 800996e:	920c      	str	r2, [sp, #48]	; 0x30
 8009970:	9205      	str	r2, [sp, #20]
 8009972:	3201      	adds	r2, #1
 8009974:	e7b0      	b.n	80098d8 <_strtod_l+0x1ec>
 8009976:	2400      	movs	r4, #0
 8009978:	9b07      	ldr	r3, [sp, #28]
 800997a:	3302      	adds	r3, #2
 800997c:	931b      	str	r3, [sp, #108]	; 0x6c
 800997e:	9b07      	ldr	r3, [sp, #28]
 8009980:	789b      	ldrb	r3, [r3, #2]
 8009982:	001a      	movs	r2, r3
 8009984:	3a30      	subs	r2, #48	; 0x30
 8009986:	2a09      	cmp	r2, #9
 8009988:	d914      	bls.n	80099b4 <_strtod_l+0x2c8>
 800998a:	9a07      	ldr	r2, [sp, #28]
 800998c:	921b      	str	r2, [sp, #108]	; 0x6c
 800998e:	2200      	movs	r2, #0
 8009990:	e033      	b.n	80099fa <_strtod_l+0x30e>
 8009992:	46c0      	nop			; (mov r8, r8)
 8009994:	08012ae4 	.word	0x08012ae4
 8009998:	7ff00000 	.word	0x7ff00000
 800999c:	ffefffff 	.word	0xffefffff
 80099a0:	00000433 	.word	0x00000433
 80099a4:	7fffffff 	.word	0x7fffffff
 80099a8:	08012ae0 	.word	0x08012ae0
 80099ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099ae:	1c5a      	adds	r2, r3, #1
 80099b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80099b2:	785b      	ldrb	r3, [r3, #1]
 80099b4:	2b30      	cmp	r3, #48	; 0x30
 80099b6:	d0f9      	beq.n	80099ac <_strtod_l+0x2c0>
 80099b8:	2200      	movs	r2, #0
 80099ba:	9206      	str	r2, [sp, #24]
 80099bc:	001a      	movs	r2, r3
 80099be:	3a31      	subs	r2, #49	; 0x31
 80099c0:	2a08      	cmp	r2, #8
 80099c2:	d81b      	bhi.n	80099fc <_strtod_l+0x310>
 80099c4:	3b30      	subs	r3, #48	; 0x30
 80099c6:	930e      	str	r3, [sp, #56]	; 0x38
 80099c8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099ca:	9306      	str	r3, [sp, #24]
 80099cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099ce:	1c59      	adds	r1, r3, #1
 80099d0:	911b      	str	r1, [sp, #108]	; 0x6c
 80099d2:	785b      	ldrb	r3, [r3, #1]
 80099d4:	001a      	movs	r2, r3
 80099d6:	3a30      	subs	r2, #48	; 0x30
 80099d8:	2a09      	cmp	r2, #9
 80099da:	d93a      	bls.n	8009a52 <_strtod_l+0x366>
 80099dc:	9a06      	ldr	r2, [sp, #24]
 80099de:	1a8a      	subs	r2, r1, r2
 80099e0:	49b2      	ldr	r1, [pc, #712]	; (8009cac <_strtod_l+0x5c0>)
 80099e2:	9106      	str	r1, [sp, #24]
 80099e4:	2a08      	cmp	r2, #8
 80099e6:	dc04      	bgt.n	80099f2 <_strtod_l+0x306>
 80099e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099ea:	9206      	str	r2, [sp, #24]
 80099ec:	428a      	cmp	r2, r1
 80099ee:	dd00      	ble.n	80099f2 <_strtod_l+0x306>
 80099f0:	9106      	str	r1, [sp, #24]
 80099f2:	2c00      	cmp	r4, #0
 80099f4:	d002      	beq.n	80099fc <_strtod_l+0x310>
 80099f6:	9a06      	ldr	r2, [sp, #24]
 80099f8:	4252      	negs	r2, r2
 80099fa:	9206      	str	r2, [sp, #24]
 80099fc:	9a05      	ldr	r2, [sp, #20]
 80099fe:	2a00      	cmp	r2, #0
 8009a00:	d14d      	bne.n	8009a9e <_strtod_l+0x3b2>
 8009a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a04:	4310      	orrs	r0, r2
 8009a06:	d000      	beq.n	8009a0a <_strtod_l+0x31e>
 8009a08:	e6ab      	b.n	8009762 <_strtod_l+0x76>
 8009a0a:	4662      	mov	r2, ip
 8009a0c:	2a00      	cmp	r2, #0
 8009a0e:	d000      	beq.n	8009a12 <_strtod_l+0x326>
 8009a10:	e6c5      	b.n	800979e <_strtod_l+0xb2>
 8009a12:	2b69      	cmp	r3, #105	; 0x69
 8009a14:	d027      	beq.n	8009a66 <_strtod_l+0x37a>
 8009a16:	dc23      	bgt.n	8009a60 <_strtod_l+0x374>
 8009a18:	2b49      	cmp	r3, #73	; 0x49
 8009a1a:	d024      	beq.n	8009a66 <_strtod_l+0x37a>
 8009a1c:	2b4e      	cmp	r3, #78	; 0x4e
 8009a1e:	d000      	beq.n	8009a22 <_strtod_l+0x336>
 8009a20:	e6bd      	b.n	800979e <_strtod_l+0xb2>
 8009a22:	49a3      	ldr	r1, [pc, #652]	; (8009cb0 <_strtod_l+0x5c4>)
 8009a24:	a81b      	add	r0, sp, #108	; 0x6c
 8009a26:	f001 fb57 	bl	800b0d8 <__match>
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	d100      	bne.n	8009a30 <_strtod_l+0x344>
 8009a2e:	e6b6      	b.n	800979e <_strtod_l+0xb2>
 8009a30:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b28      	cmp	r3, #40	; 0x28
 8009a36:	d12c      	bne.n	8009a92 <_strtod_l+0x3a6>
 8009a38:	499e      	ldr	r1, [pc, #632]	; (8009cb4 <_strtod_l+0x5c8>)
 8009a3a:	aa1e      	add	r2, sp, #120	; 0x78
 8009a3c:	a81b      	add	r0, sp, #108	; 0x6c
 8009a3e:	f001 fb5f 	bl	800b100 <__hexnan>
 8009a42:	2805      	cmp	r0, #5
 8009a44:	d125      	bne.n	8009a92 <_strtod_l+0x3a6>
 8009a46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a48:	4a9b      	ldr	r2, [pc, #620]	; (8009cb8 <_strtod_l+0x5cc>)
 8009a4a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009a4c:	431a      	orrs	r2, r3
 8009a4e:	0017      	movs	r7, r2
 8009a50:	e687      	b.n	8009762 <_strtod_l+0x76>
 8009a52:	220a      	movs	r2, #10
 8009a54:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009a56:	434a      	muls	r2, r1
 8009a58:	18d2      	adds	r2, r2, r3
 8009a5a:	3a30      	subs	r2, #48	; 0x30
 8009a5c:	920e      	str	r2, [sp, #56]	; 0x38
 8009a5e:	e7b5      	b.n	80099cc <_strtod_l+0x2e0>
 8009a60:	2b6e      	cmp	r3, #110	; 0x6e
 8009a62:	d0de      	beq.n	8009a22 <_strtod_l+0x336>
 8009a64:	e69b      	b.n	800979e <_strtod_l+0xb2>
 8009a66:	4995      	ldr	r1, [pc, #596]	; (8009cbc <_strtod_l+0x5d0>)
 8009a68:	a81b      	add	r0, sp, #108	; 0x6c
 8009a6a:	f001 fb35 	bl	800b0d8 <__match>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d100      	bne.n	8009a74 <_strtod_l+0x388>
 8009a72:	e694      	b.n	800979e <_strtod_l+0xb2>
 8009a74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a76:	4992      	ldr	r1, [pc, #584]	; (8009cc0 <_strtod_l+0x5d4>)
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	a81b      	add	r0, sp, #108	; 0x6c
 8009a7c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009a7e:	f001 fb2b 	bl	800b0d8 <__match>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d102      	bne.n	8009a8c <_strtod_l+0x3a0>
 8009a86:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a88:	3301      	adds	r3, #1
 8009a8a:	931b      	str	r3, [sp, #108]	; 0x6c
 8009a8c:	2600      	movs	r6, #0
 8009a8e:	4f8a      	ldr	r7, [pc, #552]	; (8009cb8 <_strtod_l+0x5cc>)
 8009a90:	e667      	b.n	8009762 <_strtod_l+0x76>
 8009a92:	488c      	ldr	r0, [pc, #560]	; (8009cc4 <_strtod_l+0x5d8>)
 8009a94:	f000 ff5c 	bl	800a950 <nan>
 8009a98:	0006      	movs	r6, r0
 8009a9a:	000f      	movs	r7, r1
 8009a9c:	e661      	b.n	8009762 <_strtod_l+0x76>
 8009a9e:	9b06      	ldr	r3, [sp, #24]
 8009aa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009aa2:	1a9b      	subs	r3, r3, r2
 8009aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8009aa6:	9b08      	ldr	r3, [sp, #32]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d101      	bne.n	8009ab0 <_strtod_l+0x3c4>
 8009aac:	9b05      	ldr	r3, [sp, #20]
 8009aae:	9308      	str	r3, [sp, #32]
 8009ab0:	9c05      	ldr	r4, [sp, #20]
 8009ab2:	2c10      	cmp	r4, #16
 8009ab4:	dd00      	ble.n	8009ab8 <_strtod_l+0x3cc>
 8009ab6:	2410      	movs	r4, #16
 8009ab8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009aba:	f7f8 fc9f 	bl	80023fc <__aeabi_ui2d>
 8009abe:	9b05      	ldr	r3, [sp, #20]
 8009ac0:	0006      	movs	r6, r0
 8009ac2:	000f      	movs	r7, r1
 8009ac4:	2b09      	cmp	r3, #9
 8009ac6:	dd15      	ble.n	8009af4 <_strtod_l+0x408>
 8009ac8:	0022      	movs	r2, r4
 8009aca:	4b7f      	ldr	r3, [pc, #508]	; (8009cc8 <_strtod_l+0x5dc>)
 8009acc:	3a09      	subs	r2, #9
 8009ace:	00d2      	lsls	r2, r2, #3
 8009ad0:	189b      	adds	r3, r3, r2
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	f7f7 fdc9 	bl	800166c <__aeabi_dmul>
 8009ada:	0006      	movs	r6, r0
 8009adc:	0028      	movs	r0, r5
 8009ade:	000f      	movs	r7, r1
 8009ae0:	f7f8 fc8c 	bl	80023fc <__aeabi_ui2d>
 8009ae4:	0002      	movs	r2, r0
 8009ae6:	000b      	movs	r3, r1
 8009ae8:	0030      	movs	r0, r6
 8009aea:	0039      	movs	r1, r7
 8009aec:	f7f6 fe64 	bl	80007b8 <__aeabi_dadd>
 8009af0:	0006      	movs	r6, r0
 8009af2:	000f      	movs	r7, r1
 8009af4:	9b05      	ldr	r3, [sp, #20]
 8009af6:	2b0f      	cmp	r3, #15
 8009af8:	dc39      	bgt.n	8009b6e <_strtod_l+0x482>
 8009afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d100      	bne.n	8009b02 <_strtod_l+0x416>
 8009b00:	e62f      	b.n	8009762 <_strtod_l+0x76>
 8009b02:	dd24      	ble.n	8009b4e <_strtod_l+0x462>
 8009b04:	2b16      	cmp	r3, #22
 8009b06:	dc09      	bgt.n	8009b1c <_strtod_l+0x430>
 8009b08:	496f      	ldr	r1, [pc, #444]	; (8009cc8 <_strtod_l+0x5dc>)
 8009b0a:	00db      	lsls	r3, r3, #3
 8009b0c:	18c9      	adds	r1, r1, r3
 8009b0e:	0032      	movs	r2, r6
 8009b10:	6808      	ldr	r0, [r1, #0]
 8009b12:	6849      	ldr	r1, [r1, #4]
 8009b14:	003b      	movs	r3, r7
 8009b16:	f7f7 fda9 	bl	800166c <__aeabi_dmul>
 8009b1a:	e7bd      	b.n	8009a98 <_strtod_l+0x3ac>
 8009b1c:	2325      	movs	r3, #37	; 0x25
 8009b1e:	9a05      	ldr	r2, [sp, #20]
 8009b20:	1a9b      	subs	r3, r3, r2
 8009b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b24:	4293      	cmp	r3, r2
 8009b26:	db22      	blt.n	8009b6e <_strtod_l+0x482>
 8009b28:	240f      	movs	r4, #15
 8009b2a:	9b05      	ldr	r3, [sp, #20]
 8009b2c:	4d66      	ldr	r5, [pc, #408]	; (8009cc8 <_strtod_l+0x5dc>)
 8009b2e:	1ae4      	subs	r4, r4, r3
 8009b30:	00e1      	lsls	r1, r4, #3
 8009b32:	1869      	adds	r1, r5, r1
 8009b34:	0032      	movs	r2, r6
 8009b36:	6808      	ldr	r0, [r1, #0]
 8009b38:	6849      	ldr	r1, [r1, #4]
 8009b3a:	003b      	movs	r3, r7
 8009b3c:	f7f7 fd96 	bl	800166c <__aeabi_dmul>
 8009b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b42:	1b1c      	subs	r4, r3, r4
 8009b44:	00e4      	lsls	r4, r4, #3
 8009b46:	192d      	adds	r5, r5, r4
 8009b48:	682a      	ldr	r2, [r5, #0]
 8009b4a:	686b      	ldr	r3, [r5, #4]
 8009b4c:	e7e3      	b.n	8009b16 <_strtod_l+0x42a>
 8009b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b50:	3316      	adds	r3, #22
 8009b52:	db0c      	blt.n	8009b6e <_strtod_l+0x482>
 8009b54:	9906      	ldr	r1, [sp, #24]
 8009b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b58:	4b5b      	ldr	r3, [pc, #364]	; (8009cc8 <_strtod_l+0x5dc>)
 8009b5a:	1a52      	subs	r2, r2, r1
 8009b5c:	00d2      	lsls	r2, r2, #3
 8009b5e:	189b      	adds	r3, r3, r2
 8009b60:	0030      	movs	r0, r6
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	0039      	movs	r1, r7
 8009b68:	f7f7 f986 	bl	8000e78 <__aeabi_ddiv>
 8009b6c:	e794      	b.n	8009a98 <_strtod_l+0x3ac>
 8009b6e:	9b05      	ldr	r3, [sp, #20]
 8009b70:	1b1c      	subs	r4, r3, r4
 8009b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b74:	18e4      	adds	r4, r4, r3
 8009b76:	2c00      	cmp	r4, #0
 8009b78:	dd72      	ble.n	8009c60 <_strtod_l+0x574>
 8009b7a:	220f      	movs	r2, #15
 8009b7c:	0023      	movs	r3, r4
 8009b7e:	4013      	ands	r3, r2
 8009b80:	4214      	tst	r4, r2
 8009b82:	d00a      	beq.n	8009b9a <_strtod_l+0x4ae>
 8009b84:	4950      	ldr	r1, [pc, #320]	; (8009cc8 <_strtod_l+0x5dc>)
 8009b86:	00db      	lsls	r3, r3, #3
 8009b88:	18c9      	adds	r1, r1, r3
 8009b8a:	0032      	movs	r2, r6
 8009b8c:	6808      	ldr	r0, [r1, #0]
 8009b8e:	6849      	ldr	r1, [r1, #4]
 8009b90:	003b      	movs	r3, r7
 8009b92:	f7f7 fd6b 	bl	800166c <__aeabi_dmul>
 8009b96:	0006      	movs	r6, r0
 8009b98:	000f      	movs	r7, r1
 8009b9a:	230f      	movs	r3, #15
 8009b9c:	439c      	bics	r4, r3
 8009b9e:	d04a      	beq.n	8009c36 <_strtod_l+0x54a>
 8009ba0:	3326      	adds	r3, #38	; 0x26
 8009ba2:	33ff      	adds	r3, #255	; 0xff
 8009ba4:	429c      	cmp	r4, r3
 8009ba6:	dd22      	ble.n	8009bee <_strtod_l+0x502>
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9305      	str	r3, [sp, #20]
 8009bac:	9306      	str	r3, [sp, #24]
 8009bae:	930d      	str	r3, [sp, #52]	; 0x34
 8009bb0:	9308      	str	r3, [sp, #32]
 8009bb2:	2322      	movs	r3, #34	; 0x22
 8009bb4:	2600      	movs	r6, #0
 8009bb6:	9a04      	ldr	r2, [sp, #16]
 8009bb8:	4f3f      	ldr	r7, [pc, #252]	; (8009cb8 <_strtod_l+0x5cc>)
 8009bba:	6013      	str	r3, [r2, #0]
 8009bbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bbe:	42b3      	cmp	r3, r6
 8009bc0:	d100      	bne.n	8009bc4 <_strtod_l+0x4d8>
 8009bc2:	e5ce      	b.n	8009762 <_strtod_l+0x76>
 8009bc4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009bc6:	9804      	ldr	r0, [sp, #16]
 8009bc8:	f001 fb7c 	bl	800b2c4 <_Bfree>
 8009bcc:	9908      	ldr	r1, [sp, #32]
 8009bce:	9804      	ldr	r0, [sp, #16]
 8009bd0:	f001 fb78 	bl	800b2c4 <_Bfree>
 8009bd4:	9906      	ldr	r1, [sp, #24]
 8009bd6:	9804      	ldr	r0, [sp, #16]
 8009bd8:	f001 fb74 	bl	800b2c4 <_Bfree>
 8009bdc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009bde:	9804      	ldr	r0, [sp, #16]
 8009be0:	f001 fb70 	bl	800b2c4 <_Bfree>
 8009be4:	9905      	ldr	r1, [sp, #20]
 8009be6:	9804      	ldr	r0, [sp, #16]
 8009be8:	f001 fb6c 	bl	800b2c4 <_Bfree>
 8009bec:	e5b9      	b.n	8009762 <_strtod_l+0x76>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	0030      	movs	r0, r6
 8009bf2:	0039      	movs	r1, r7
 8009bf4:	4d35      	ldr	r5, [pc, #212]	; (8009ccc <_strtod_l+0x5e0>)
 8009bf6:	1124      	asrs	r4, r4, #4
 8009bf8:	9307      	str	r3, [sp, #28]
 8009bfa:	2c01      	cmp	r4, #1
 8009bfc:	dc1e      	bgt.n	8009c3c <_strtod_l+0x550>
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d001      	beq.n	8009c06 <_strtod_l+0x51a>
 8009c02:	0006      	movs	r6, r0
 8009c04:	000f      	movs	r7, r1
 8009c06:	4b32      	ldr	r3, [pc, #200]	; (8009cd0 <_strtod_l+0x5e4>)
 8009c08:	9a07      	ldr	r2, [sp, #28]
 8009c0a:	18ff      	adds	r7, r7, r3
 8009c0c:	4b2f      	ldr	r3, [pc, #188]	; (8009ccc <_strtod_l+0x5e0>)
 8009c0e:	00d2      	lsls	r2, r2, #3
 8009c10:	189d      	adds	r5, r3, r2
 8009c12:	6828      	ldr	r0, [r5, #0]
 8009c14:	6869      	ldr	r1, [r5, #4]
 8009c16:	0032      	movs	r2, r6
 8009c18:	003b      	movs	r3, r7
 8009c1a:	f7f7 fd27 	bl	800166c <__aeabi_dmul>
 8009c1e:	4b26      	ldr	r3, [pc, #152]	; (8009cb8 <_strtod_l+0x5cc>)
 8009c20:	4a2c      	ldr	r2, [pc, #176]	; (8009cd4 <_strtod_l+0x5e8>)
 8009c22:	0006      	movs	r6, r0
 8009c24:	400b      	ands	r3, r1
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d8be      	bhi.n	8009ba8 <_strtod_l+0x4bc>
 8009c2a:	4a2b      	ldr	r2, [pc, #172]	; (8009cd8 <_strtod_l+0x5ec>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d913      	bls.n	8009c58 <_strtod_l+0x56c>
 8009c30:	2601      	movs	r6, #1
 8009c32:	4f2a      	ldr	r7, [pc, #168]	; (8009cdc <_strtod_l+0x5f0>)
 8009c34:	4276      	negs	r6, r6
 8009c36:	2300      	movs	r3, #0
 8009c38:	9307      	str	r3, [sp, #28]
 8009c3a:	e088      	b.n	8009d4e <_strtod_l+0x662>
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	4214      	tst	r4, r2
 8009c40:	d004      	beq.n	8009c4c <_strtod_l+0x560>
 8009c42:	682a      	ldr	r2, [r5, #0]
 8009c44:	686b      	ldr	r3, [r5, #4]
 8009c46:	f7f7 fd11 	bl	800166c <__aeabi_dmul>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	9a07      	ldr	r2, [sp, #28]
 8009c4e:	1064      	asrs	r4, r4, #1
 8009c50:	3201      	adds	r2, #1
 8009c52:	9207      	str	r2, [sp, #28]
 8009c54:	3508      	adds	r5, #8
 8009c56:	e7d0      	b.n	8009bfa <_strtod_l+0x50e>
 8009c58:	23d4      	movs	r3, #212	; 0xd4
 8009c5a:	049b      	lsls	r3, r3, #18
 8009c5c:	18cf      	adds	r7, r1, r3
 8009c5e:	e7ea      	b.n	8009c36 <_strtod_l+0x54a>
 8009c60:	2c00      	cmp	r4, #0
 8009c62:	d0e8      	beq.n	8009c36 <_strtod_l+0x54a>
 8009c64:	4264      	negs	r4, r4
 8009c66:	230f      	movs	r3, #15
 8009c68:	0022      	movs	r2, r4
 8009c6a:	401a      	ands	r2, r3
 8009c6c:	421c      	tst	r4, r3
 8009c6e:	d00a      	beq.n	8009c86 <_strtod_l+0x59a>
 8009c70:	4b15      	ldr	r3, [pc, #84]	; (8009cc8 <_strtod_l+0x5dc>)
 8009c72:	00d2      	lsls	r2, r2, #3
 8009c74:	189b      	adds	r3, r3, r2
 8009c76:	0030      	movs	r0, r6
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	0039      	movs	r1, r7
 8009c7e:	f7f7 f8fb 	bl	8000e78 <__aeabi_ddiv>
 8009c82:	0006      	movs	r6, r0
 8009c84:	000f      	movs	r7, r1
 8009c86:	1124      	asrs	r4, r4, #4
 8009c88:	d0d5      	beq.n	8009c36 <_strtod_l+0x54a>
 8009c8a:	2c1f      	cmp	r4, #31
 8009c8c:	dd28      	ble.n	8009ce0 <_strtod_l+0x5f4>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	9305      	str	r3, [sp, #20]
 8009c92:	9306      	str	r3, [sp, #24]
 8009c94:	930d      	str	r3, [sp, #52]	; 0x34
 8009c96:	9308      	str	r3, [sp, #32]
 8009c98:	2322      	movs	r3, #34	; 0x22
 8009c9a:	9a04      	ldr	r2, [sp, #16]
 8009c9c:	2600      	movs	r6, #0
 8009c9e:	6013      	str	r3, [r2, #0]
 8009ca0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ca2:	2700      	movs	r7, #0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d18d      	bne.n	8009bc4 <_strtod_l+0x4d8>
 8009ca8:	e55b      	b.n	8009762 <_strtod_l+0x76>
 8009caa:	46c0      	nop			; (mov r8, r8)
 8009cac:	00004e1f 	.word	0x00004e1f
 8009cb0:	08012e19 	.word	0x08012e19
 8009cb4:	08012af8 	.word	0x08012af8
 8009cb8:	7ff00000 	.word	0x7ff00000
 8009cbc:	08012e11 	.word	0x08012e11
 8009cc0:	08012ec7 	.word	0x08012ec7
 8009cc4:	08012ec3 	.word	0x08012ec3
 8009cc8:	08012d38 	.word	0x08012d38
 8009ccc:	08012d10 	.word	0x08012d10
 8009cd0:	fcb00000 	.word	0xfcb00000
 8009cd4:	7ca00000 	.word	0x7ca00000
 8009cd8:	7c900000 	.word	0x7c900000
 8009cdc:	7fefffff 	.word	0x7fefffff
 8009ce0:	2310      	movs	r3, #16
 8009ce2:	0022      	movs	r2, r4
 8009ce4:	401a      	ands	r2, r3
 8009ce6:	9207      	str	r2, [sp, #28]
 8009ce8:	421c      	tst	r4, r3
 8009cea:	d001      	beq.n	8009cf0 <_strtod_l+0x604>
 8009cec:	335a      	adds	r3, #90	; 0x5a
 8009cee:	9307      	str	r3, [sp, #28]
 8009cf0:	0030      	movs	r0, r6
 8009cf2:	0039      	movs	r1, r7
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4dc4      	ldr	r5, [pc, #784]	; (800a008 <_strtod_l+0x91c>)
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	4214      	tst	r4, r2
 8009cfc:	d004      	beq.n	8009d08 <_strtod_l+0x61c>
 8009cfe:	682a      	ldr	r2, [r5, #0]
 8009d00:	686b      	ldr	r3, [r5, #4]
 8009d02:	f7f7 fcb3 	bl	800166c <__aeabi_dmul>
 8009d06:	2301      	movs	r3, #1
 8009d08:	1064      	asrs	r4, r4, #1
 8009d0a:	3508      	adds	r5, #8
 8009d0c:	2c00      	cmp	r4, #0
 8009d0e:	d1f3      	bne.n	8009cf8 <_strtod_l+0x60c>
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d001      	beq.n	8009d18 <_strtod_l+0x62c>
 8009d14:	0006      	movs	r6, r0
 8009d16:	000f      	movs	r7, r1
 8009d18:	9b07      	ldr	r3, [sp, #28]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00f      	beq.n	8009d3e <_strtod_l+0x652>
 8009d1e:	236b      	movs	r3, #107	; 0x6b
 8009d20:	007a      	lsls	r2, r7, #1
 8009d22:	0d52      	lsrs	r2, r2, #21
 8009d24:	0039      	movs	r1, r7
 8009d26:	1a9b      	subs	r3, r3, r2
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dd08      	ble.n	8009d3e <_strtod_l+0x652>
 8009d2c:	2b1f      	cmp	r3, #31
 8009d2e:	dc00      	bgt.n	8009d32 <_strtod_l+0x646>
 8009d30:	e121      	b.n	8009f76 <_strtod_l+0x88a>
 8009d32:	2600      	movs	r6, #0
 8009d34:	2b34      	cmp	r3, #52	; 0x34
 8009d36:	dc00      	bgt.n	8009d3a <_strtod_l+0x64e>
 8009d38:	e116      	b.n	8009f68 <_strtod_l+0x87c>
 8009d3a:	27dc      	movs	r7, #220	; 0xdc
 8009d3c:	04bf      	lsls	r7, r7, #18
 8009d3e:	2200      	movs	r2, #0
 8009d40:	2300      	movs	r3, #0
 8009d42:	0030      	movs	r0, r6
 8009d44:	0039      	movs	r1, r7
 8009d46:	f7f6 fb7f 	bl	8000448 <__aeabi_dcmpeq>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	d19f      	bne.n	8009c8e <_strtod_l+0x5a2>
 8009d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d50:	9a08      	ldr	r2, [sp, #32]
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009d56:	9b05      	ldr	r3, [sp, #20]
 8009d58:	9804      	ldr	r0, [sp, #16]
 8009d5a:	f001 fb01 	bl	800b360 <__s2b>
 8009d5e:	900d      	str	r0, [sp, #52]	; 0x34
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d100      	bne.n	8009d66 <_strtod_l+0x67a>
 8009d64:	e720      	b.n	8009ba8 <_strtod_l+0x4bc>
 8009d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d68:	9906      	ldr	r1, [sp, #24]
 8009d6a:	17da      	asrs	r2, r3, #31
 8009d6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d6e:	1a5b      	subs	r3, r3, r1
 8009d70:	401a      	ands	r2, r3
 8009d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d74:	9215      	str	r2, [sp, #84]	; 0x54
 8009d76:	43db      	mvns	r3, r3
 8009d78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d7a:	17db      	asrs	r3, r3, #31
 8009d7c:	401a      	ands	r2, r3
 8009d7e:	2300      	movs	r3, #0
 8009d80:	9218      	str	r2, [sp, #96]	; 0x60
 8009d82:	9305      	str	r3, [sp, #20]
 8009d84:	9306      	str	r3, [sp, #24]
 8009d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d88:	9804      	ldr	r0, [sp, #16]
 8009d8a:	6859      	ldr	r1, [r3, #4]
 8009d8c:	f001 fa72 	bl	800b274 <_Balloc>
 8009d90:	9008      	str	r0, [sp, #32]
 8009d92:	2800      	cmp	r0, #0
 8009d94:	d100      	bne.n	8009d98 <_strtod_l+0x6ac>
 8009d96:	e70c      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009d98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d9a:	300c      	adds	r0, #12
 8009d9c:	0019      	movs	r1, r3
 8009d9e:	691a      	ldr	r2, [r3, #16]
 8009da0:	310c      	adds	r1, #12
 8009da2:	3202      	adds	r2, #2
 8009da4:	0092      	lsls	r2, r2, #2
 8009da6:	f000 fdca 	bl	800a93e <memcpy>
 8009daa:	ab1e      	add	r3, sp, #120	; 0x78
 8009dac:	9301      	str	r3, [sp, #4]
 8009dae:	ab1d      	add	r3, sp, #116	; 0x74
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	0032      	movs	r2, r6
 8009db4:	003b      	movs	r3, r7
 8009db6:	9804      	ldr	r0, [sp, #16]
 8009db8:	9610      	str	r6, [sp, #64]	; 0x40
 8009dba:	9711      	str	r7, [sp, #68]	; 0x44
 8009dbc:	f001 fdf8 	bl	800b9b0 <__d2b>
 8009dc0:	901c      	str	r0, [sp, #112]	; 0x70
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d100      	bne.n	8009dc8 <_strtod_l+0x6dc>
 8009dc6:	e6f4      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009dc8:	2101      	movs	r1, #1
 8009dca:	9804      	ldr	r0, [sp, #16]
 8009dcc:	f001 fb5c 	bl	800b488 <__i2b>
 8009dd0:	9006      	str	r0, [sp, #24]
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	d100      	bne.n	8009dd8 <_strtod_l+0x6ec>
 8009dd6:	e6ec      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009dd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009dda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009ddc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009dde:	1ad4      	subs	r4, r2, r3
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	db01      	blt.n	8009de8 <_strtod_l+0x6fc>
 8009de4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8009de6:	195d      	adds	r5, r3, r5
 8009de8:	9907      	ldr	r1, [sp, #28]
 8009dea:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009dec:	1a5b      	subs	r3, r3, r1
 8009dee:	2136      	movs	r1, #54	; 0x36
 8009df0:	189b      	adds	r3, r3, r2
 8009df2:	1a8a      	subs	r2, r1, r2
 8009df4:	4985      	ldr	r1, [pc, #532]	; (800a00c <_strtod_l+0x920>)
 8009df6:	2001      	movs	r0, #1
 8009df8:	468c      	mov	ip, r1
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	3b01      	subs	r3, #1
 8009dfe:	9114      	str	r1, [sp, #80]	; 0x50
 8009e00:	9012      	str	r0, [sp, #72]	; 0x48
 8009e02:	4563      	cmp	r3, ip
 8009e04:	da07      	bge.n	8009e16 <_strtod_l+0x72a>
 8009e06:	4661      	mov	r1, ip
 8009e08:	1ac9      	subs	r1, r1, r3
 8009e0a:	1a52      	subs	r2, r2, r1
 8009e0c:	291f      	cmp	r1, #31
 8009e0e:	dd00      	ble.n	8009e12 <_strtod_l+0x726>
 8009e10:	e0b6      	b.n	8009f80 <_strtod_l+0x894>
 8009e12:	4088      	lsls	r0, r1
 8009e14:	9012      	str	r0, [sp, #72]	; 0x48
 8009e16:	18ab      	adds	r3, r5, r2
 8009e18:	930c      	str	r3, [sp, #48]	; 0x30
 8009e1a:	18a4      	adds	r4, r4, r2
 8009e1c:	9b07      	ldr	r3, [sp, #28]
 8009e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e20:	191c      	adds	r4, r3, r4
 8009e22:	002b      	movs	r3, r5
 8009e24:	4295      	cmp	r5, r2
 8009e26:	dd00      	ble.n	8009e2a <_strtod_l+0x73e>
 8009e28:	0013      	movs	r3, r2
 8009e2a:	42a3      	cmp	r3, r4
 8009e2c:	dd00      	ble.n	8009e30 <_strtod_l+0x744>
 8009e2e:	0023      	movs	r3, r4
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	dd04      	ble.n	8009e3e <_strtod_l+0x752>
 8009e34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e36:	1ae4      	subs	r4, r4, r3
 8009e38:	1ad2      	subs	r2, r2, r3
 8009e3a:	920c      	str	r2, [sp, #48]	; 0x30
 8009e3c:	1aed      	subs	r5, r5, r3
 8009e3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	dd17      	ble.n	8009e74 <_strtod_l+0x788>
 8009e44:	001a      	movs	r2, r3
 8009e46:	9906      	ldr	r1, [sp, #24]
 8009e48:	9804      	ldr	r0, [sp, #16]
 8009e4a:	f001 fbe5 	bl	800b618 <__pow5mult>
 8009e4e:	9006      	str	r0, [sp, #24]
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d100      	bne.n	8009e56 <_strtod_l+0x76a>
 8009e54:	e6ad      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009e56:	0001      	movs	r1, r0
 8009e58:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009e5a:	9804      	ldr	r0, [sp, #16]
 8009e5c:	f001 fb2c 	bl	800b4b8 <__multiply>
 8009e60:	900e      	str	r0, [sp, #56]	; 0x38
 8009e62:	2800      	cmp	r0, #0
 8009e64:	d100      	bne.n	8009e68 <_strtod_l+0x77c>
 8009e66:	e6a4      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009e68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009e6a:	9804      	ldr	r0, [sp, #16]
 8009e6c:	f001 fa2a 	bl	800b2c4 <_Bfree>
 8009e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e72:	931c      	str	r3, [sp, #112]	; 0x70
 8009e74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	dd00      	ble.n	8009e7c <_strtod_l+0x790>
 8009e7a:	e087      	b.n	8009f8c <_strtod_l+0x8a0>
 8009e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	dd08      	ble.n	8009e94 <_strtod_l+0x7a8>
 8009e82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e84:	9908      	ldr	r1, [sp, #32]
 8009e86:	9804      	ldr	r0, [sp, #16]
 8009e88:	f001 fbc6 	bl	800b618 <__pow5mult>
 8009e8c:	9008      	str	r0, [sp, #32]
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d100      	bne.n	8009e94 <_strtod_l+0x7a8>
 8009e92:	e68e      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009e94:	2c00      	cmp	r4, #0
 8009e96:	dd08      	ble.n	8009eaa <_strtod_l+0x7be>
 8009e98:	0022      	movs	r2, r4
 8009e9a:	9908      	ldr	r1, [sp, #32]
 8009e9c:	9804      	ldr	r0, [sp, #16]
 8009e9e:	f001 fbfd 	bl	800b69c <__lshift>
 8009ea2:	9008      	str	r0, [sp, #32]
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	d100      	bne.n	8009eaa <_strtod_l+0x7be>
 8009ea8:	e683      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009eaa:	2d00      	cmp	r5, #0
 8009eac:	dd08      	ble.n	8009ec0 <_strtod_l+0x7d4>
 8009eae:	002a      	movs	r2, r5
 8009eb0:	9906      	ldr	r1, [sp, #24]
 8009eb2:	9804      	ldr	r0, [sp, #16]
 8009eb4:	f001 fbf2 	bl	800b69c <__lshift>
 8009eb8:	9006      	str	r0, [sp, #24]
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d100      	bne.n	8009ec0 <_strtod_l+0x7d4>
 8009ebe:	e678      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009ec0:	9a08      	ldr	r2, [sp, #32]
 8009ec2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009ec4:	9804      	ldr	r0, [sp, #16]
 8009ec6:	f001 fc73 	bl	800b7b0 <__mdiff>
 8009eca:	9005      	str	r0, [sp, #20]
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	d100      	bne.n	8009ed2 <_strtod_l+0x7e6>
 8009ed0:	e66f      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	68c3      	ldr	r3, [r0, #12]
 8009ed6:	9906      	ldr	r1, [sp, #24]
 8009ed8:	60c2      	str	r2, [r0, #12]
 8009eda:	930c      	str	r3, [sp, #48]	; 0x30
 8009edc:	f001 fc4c 	bl	800b778 <__mcmp>
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	da5d      	bge.n	8009fa0 <_strtod_l+0x8b4>
 8009ee4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ee6:	4333      	orrs	r3, r6
 8009ee8:	d000      	beq.n	8009eec <_strtod_l+0x800>
 8009eea:	e088      	b.n	8009ffe <_strtod_l+0x912>
 8009eec:	033b      	lsls	r3, r7, #12
 8009eee:	d000      	beq.n	8009ef2 <_strtod_l+0x806>
 8009ef0:	e085      	b.n	8009ffe <_strtod_l+0x912>
 8009ef2:	22d6      	movs	r2, #214	; 0xd6
 8009ef4:	4b46      	ldr	r3, [pc, #280]	; (800a010 <_strtod_l+0x924>)
 8009ef6:	04d2      	lsls	r2, r2, #19
 8009ef8:	403b      	ands	r3, r7
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d97f      	bls.n	8009ffe <_strtod_l+0x912>
 8009efe:	9b05      	ldr	r3, [sp, #20]
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d103      	bne.n	8009f0e <_strtod_l+0x822>
 8009f06:	9b05      	ldr	r3, [sp, #20]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	dd77      	ble.n	8009ffe <_strtod_l+0x912>
 8009f0e:	9905      	ldr	r1, [sp, #20]
 8009f10:	2201      	movs	r2, #1
 8009f12:	9804      	ldr	r0, [sp, #16]
 8009f14:	f001 fbc2 	bl	800b69c <__lshift>
 8009f18:	9906      	ldr	r1, [sp, #24]
 8009f1a:	9005      	str	r0, [sp, #20]
 8009f1c:	f001 fc2c 	bl	800b778 <__mcmp>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	dd6c      	ble.n	8009ffe <_strtod_l+0x912>
 8009f24:	9907      	ldr	r1, [sp, #28]
 8009f26:	003b      	movs	r3, r7
 8009f28:	4a39      	ldr	r2, [pc, #228]	; (800a010 <_strtod_l+0x924>)
 8009f2a:	2900      	cmp	r1, #0
 8009f2c:	d100      	bne.n	8009f30 <_strtod_l+0x844>
 8009f2e:	e094      	b.n	800a05a <_strtod_l+0x96e>
 8009f30:	0011      	movs	r1, r2
 8009f32:	20d6      	movs	r0, #214	; 0xd6
 8009f34:	4039      	ands	r1, r7
 8009f36:	04c0      	lsls	r0, r0, #19
 8009f38:	4281      	cmp	r1, r0
 8009f3a:	dd00      	ble.n	8009f3e <_strtod_l+0x852>
 8009f3c:	e08d      	b.n	800a05a <_strtod_l+0x96e>
 8009f3e:	23dc      	movs	r3, #220	; 0xdc
 8009f40:	049b      	lsls	r3, r3, #18
 8009f42:	4299      	cmp	r1, r3
 8009f44:	dc00      	bgt.n	8009f48 <_strtod_l+0x85c>
 8009f46:	e6a7      	b.n	8009c98 <_strtod_l+0x5ac>
 8009f48:	0030      	movs	r0, r6
 8009f4a:	0039      	movs	r1, r7
 8009f4c:	4b31      	ldr	r3, [pc, #196]	; (800a014 <_strtod_l+0x928>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f7f7 fb8c 	bl	800166c <__aeabi_dmul>
 8009f54:	4b2e      	ldr	r3, [pc, #184]	; (800a010 <_strtod_l+0x924>)
 8009f56:	0006      	movs	r6, r0
 8009f58:	000f      	movs	r7, r1
 8009f5a:	420b      	tst	r3, r1
 8009f5c:	d000      	beq.n	8009f60 <_strtod_l+0x874>
 8009f5e:	e631      	b.n	8009bc4 <_strtod_l+0x4d8>
 8009f60:	2322      	movs	r3, #34	; 0x22
 8009f62:	9a04      	ldr	r2, [sp, #16]
 8009f64:	6013      	str	r3, [r2, #0]
 8009f66:	e62d      	b.n	8009bc4 <_strtod_l+0x4d8>
 8009f68:	234b      	movs	r3, #75	; 0x4b
 8009f6a:	1a9a      	subs	r2, r3, r2
 8009f6c:	3b4c      	subs	r3, #76	; 0x4c
 8009f6e:	4093      	lsls	r3, r2
 8009f70:	4019      	ands	r1, r3
 8009f72:	000f      	movs	r7, r1
 8009f74:	e6e3      	b.n	8009d3e <_strtod_l+0x652>
 8009f76:	2201      	movs	r2, #1
 8009f78:	4252      	negs	r2, r2
 8009f7a:	409a      	lsls	r2, r3
 8009f7c:	4016      	ands	r6, r2
 8009f7e:	e6de      	b.n	8009d3e <_strtod_l+0x652>
 8009f80:	4925      	ldr	r1, [pc, #148]	; (800a018 <_strtod_l+0x92c>)
 8009f82:	1acb      	subs	r3, r1, r3
 8009f84:	0001      	movs	r1, r0
 8009f86:	4099      	lsls	r1, r3
 8009f88:	9114      	str	r1, [sp, #80]	; 0x50
 8009f8a:	e743      	b.n	8009e14 <_strtod_l+0x728>
 8009f8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f8e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009f90:	9804      	ldr	r0, [sp, #16]
 8009f92:	f001 fb83 	bl	800b69c <__lshift>
 8009f96:	901c      	str	r0, [sp, #112]	; 0x70
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d000      	beq.n	8009f9e <_strtod_l+0x8b2>
 8009f9c:	e76e      	b.n	8009e7c <_strtod_l+0x790>
 8009f9e:	e608      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009fa0:	970e      	str	r7, [sp, #56]	; 0x38
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d177      	bne.n	800a096 <_strtod_l+0x9aa>
 8009fa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fa8:	033b      	lsls	r3, r7, #12
 8009faa:	0b1b      	lsrs	r3, r3, #12
 8009fac:	2a00      	cmp	r2, #0
 8009fae:	d039      	beq.n	800a024 <_strtod_l+0x938>
 8009fb0:	4a1a      	ldr	r2, [pc, #104]	; (800a01c <_strtod_l+0x930>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d139      	bne.n	800a02a <_strtod_l+0x93e>
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	9b07      	ldr	r3, [sp, #28]
 8009fba:	4249      	negs	r1, r1
 8009fbc:	0032      	movs	r2, r6
 8009fbe:	0008      	movs	r0, r1
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d00b      	beq.n	8009fdc <_strtod_l+0x8f0>
 8009fc4:	24d4      	movs	r4, #212	; 0xd4
 8009fc6:	4b12      	ldr	r3, [pc, #72]	; (800a010 <_strtod_l+0x924>)
 8009fc8:	0008      	movs	r0, r1
 8009fca:	403b      	ands	r3, r7
 8009fcc:	04e4      	lsls	r4, r4, #19
 8009fce:	42a3      	cmp	r3, r4
 8009fd0:	d804      	bhi.n	8009fdc <_strtod_l+0x8f0>
 8009fd2:	306c      	adds	r0, #108	; 0x6c
 8009fd4:	0d1b      	lsrs	r3, r3, #20
 8009fd6:	1ac3      	subs	r3, r0, r3
 8009fd8:	4099      	lsls	r1, r3
 8009fda:	0008      	movs	r0, r1
 8009fdc:	4282      	cmp	r2, r0
 8009fde:	d124      	bne.n	800a02a <_strtod_l+0x93e>
 8009fe0:	4b0f      	ldr	r3, [pc, #60]	; (800a020 <_strtod_l+0x934>)
 8009fe2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009fe4:	4299      	cmp	r1, r3
 8009fe6:	d102      	bne.n	8009fee <_strtod_l+0x902>
 8009fe8:	3201      	adds	r2, #1
 8009fea:	d100      	bne.n	8009fee <_strtod_l+0x902>
 8009fec:	e5e1      	b.n	8009bb2 <_strtod_l+0x4c6>
 8009fee:	4b08      	ldr	r3, [pc, #32]	; (800a010 <_strtod_l+0x924>)
 8009ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ff2:	2600      	movs	r6, #0
 8009ff4:	401a      	ands	r2, r3
 8009ff6:	0013      	movs	r3, r2
 8009ff8:	2280      	movs	r2, #128	; 0x80
 8009ffa:	0352      	lsls	r2, r2, #13
 8009ffc:	189f      	adds	r7, r3, r2
 8009ffe:	9b07      	ldr	r3, [sp, #28]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1a1      	bne.n	8009f48 <_strtod_l+0x85c>
 800a004:	e5de      	b.n	8009bc4 <_strtod_l+0x4d8>
 800a006:	46c0      	nop			; (mov r8, r8)
 800a008:	08012b10 	.word	0x08012b10
 800a00c:	fffffc02 	.word	0xfffffc02
 800a010:	7ff00000 	.word	0x7ff00000
 800a014:	39500000 	.word	0x39500000
 800a018:	fffffbe2 	.word	0xfffffbe2
 800a01c:	000fffff 	.word	0x000fffff
 800a020:	7fefffff 	.word	0x7fefffff
 800a024:	4333      	orrs	r3, r6
 800a026:	d100      	bne.n	800a02a <_strtod_l+0x93e>
 800a028:	e77c      	b.n	8009f24 <_strtod_l+0x838>
 800a02a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d01d      	beq.n	800a06c <_strtod_l+0x980>
 800a030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a032:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a034:	4213      	tst	r3, r2
 800a036:	d0e2      	beq.n	8009ffe <_strtod_l+0x912>
 800a038:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a03a:	0030      	movs	r0, r6
 800a03c:	0039      	movs	r1, r7
 800a03e:	9a07      	ldr	r2, [sp, #28]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d017      	beq.n	800a074 <_strtod_l+0x988>
 800a044:	f7ff fb3a 	bl	80096bc <sulp>
 800a048:	0002      	movs	r2, r0
 800a04a:	000b      	movs	r3, r1
 800a04c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a04e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a050:	f7f6 fbb2 	bl	80007b8 <__aeabi_dadd>
 800a054:	0006      	movs	r6, r0
 800a056:	000f      	movs	r7, r1
 800a058:	e7d1      	b.n	8009ffe <_strtod_l+0x912>
 800a05a:	2601      	movs	r6, #1
 800a05c:	4013      	ands	r3, r2
 800a05e:	4a98      	ldr	r2, [pc, #608]	; (800a2c0 <_strtod_l+0xbd4>)
 800a060:	4276      	negs	r6, r6
 800a062:	189b      	adds	r3, r3, r2
 800a064:	4a97      	ldr	r2, [pc, #604]	; (800a2c4 <_strtod_l+0xbd8>)
 800a066:	431a      	orrs	r2, r3
 800a068:	0017      	movs	r7, r2
 800a06a:	e7c8      	b.n	8009ffe <_strtod_l+0x912>
 800a06c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a06e:	4233      	tst	r3, r6
 800a070:	d0c5      	beq.n	8009ffe <_strtod_l+0x912>
 800a072:	e7e1      	b.n	800a038 <_strtod_l+0x94c>
 800a074:	f7ff fb22 	bl	80096bc <sulp>
 800a078:	0002      	movs	r2, r0
 800a07a:	000b      	movs	r3, r1
 800a07c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a07e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a080:	f7f7 fdb6 	bl	8001bf0 <__aeabi_dsub>
 800a084:	2200      	movs	r2, #0
 800a086:	2300      	movs	r3, #0
 800a088:	0006      	movs	r6, r0
 800a08a:	000f      	movs	r7, r1
 800a08c:	f7f6 f9dc 	bl	8000448 <__aeabi_dcmpeq>
 800a090:	2800      	cmp	r0, #0
 800a092:	d0b4      	beq.n	8009ffe <_strtod_l+0x912>
 800a094:	e600      	b.n	8009c98 <_strtod_l+0x5ac>
 800a096:	9906      	ldr	r1, [sp, #24]
 800a098:	9805      	ldr	r0, [sp, #20]
 800a09a:	f001 fce9 	bl	800ba70 <__ratio>
 800a09e:	2380      	movs	r3, #128	; 0x80
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	05db      	lsls	r3, r3, #23
 800a0a4:	0004      	movs	r4, r0
 800a0a6:	000d      	movs	r5, r1
 800a0a8:	f7f6 f9de 	bl	8000468 <__aeabi_dcmple>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d06d      	beq.n	800a18c <_strtod_l+0xaa0>
 800a0b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d000      	beq.n	800a0b8 <_strtod_l+0x9cc>
 800a0b6:	e07e      	b.n	800a1b6 <_strtod_l+0xaca>
 800a0b8:	2e00      	cmp	r6, #0
 800a0ba:	d158      	bne.n	800a16e <_strtod_l+0xa82>
 800a0bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0be:	031b      	lsls	r3, r3, #12
 800a0c0:	d000      	beq.n	800a0c4 <_strtod_l+0x9d8>
 800a0c2:	e07f      	b.n	800a1c4 <_strtod_l+0xad8>
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	0020      	movs	r0, r4
 800a0c8:	0029      	movs	r1, r5
 800a0ca:	4b7f      	ldr	r3, [pc, #508]	; (800a2c8 <_strtod_l+0xbdc>)
 800a0cc:	f7f6 f9c2 	bl	8000454 <__aeabi_dcmplt>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d158      	bne.n	800a186 <_strtod_l+0xa9a>
 800a0d4:	0020      	movs	r0, r4
 800a0d6:	0029      	movs	r1, r5
 800a0d8:	2200      	movs	r2, #0
 800a0da:	4b7c      	ldr	r3, [pc, #496]	; (800a2cc <_strtod_l+0xbe0>)
 800a0dc:	f7f7 fac6 	bl	800166c <__aeabi_dmul>
 800a0e0:	0004      	movs	r4, r0
 800a0e2:	000d      	movs	r5, r1
 800a0e4:	2380      	movs	r3, #128	; 0x80
 800a0e6:	061b      	lsls	r3, r3, #24
 800a0e8:	940a      	str	r4, [sp, #40]	; 0x28
 800a0ea:	18eb      	adds	r3, r5, r3
 800a0ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f2:	9212      	str	r2, [sp, #72]	; 0x48
 800a0f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a0f6:	4a76      	ldr	r2, [pc, #472]	; (800a2d0 <_strtod_l+0xbe4>)
 800a0f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0fa:	4013      	ands	r3, r2
 800a0fc:	9314      	str	r3, [sp, #80]	; 0x50
 800a0fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a100:	4b74      	ldr	r3, [pc, #464]	; (800a2d4 <_strtod_l+0xbe8>)
 800a102:	429a      	cmp	r2, r3
 800a104:	d000      	beq.n	800a108 <_strtod_l+0xa1c>
 800a106:	e091      	b.n	800a22c <_strtod_l+0xb40>
 800a108:	4a73      	ldr	r2, [pc, #460]	; (800a2d8 <_strtod_l+0xbec>)
 800a10a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a10c:	4694      	mov	ip, r2
 800a10e:	4463      	add	r3, ip
 800a110:	001f      	movs	r7, r3
 800a112:	0030      	movs	r0, r6
 800a114:	0019      	movs	r1, r3
 800a116:	f001 fbe3 	bl	800b8e0 <__ulp>
 800a11a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a11c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a11e:	f7f7 faa5 	bl	800166c <__aeabi_dmul>
 800a122:	0032      	movs	r2, r6
 800a124:	003b      	movs	r3, r7
 800a126:	f7f6 fb47 	bl	80007b8 <__aeabi_dadd>
 800a12a:	4a69      	ldr	r2, [pc, #420]	; (800a2d0 <_strtod_l+0xbe4>)
 800a12c:	4b6b      	ldr	r3, [pc, #428]	; (800a2dc <_strtod_l+0xbf0>)
 800a12e:	0006      	movs	r6, r0
 800a130:	400a      	ands	r2, r1
 800a132:	429a      	cmp	r2, r3
 800a134:	d949      	bls.n	800a1ca <_strtod_l+0xade>
 800a136:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a138:	4b69      	ldr	r3, [pc, #420]	; (800a2e0 <_strtod_l+0xbf4>)
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d103      	bne.n	800a146 <_strtod_l+0xa5a>
 800a13e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a140:	3301      	adds	r3, #1
 800a142:	d100      	bne.n	800a146 <_strtod_l+0xa5a>
 800a144:	e535      	b.n	8009bb2 <_strtod_l+0x4c6>
 800a146:	2601      	movs	r6, #1
 800a148:	4f65      	ldr	r7, [pc, #404]	; (800a2e0 <_strtod_l+0xbf4>)
 800a14a:	4276      	negs	r6, r6
 800a14c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a14e:	9804      	ldr	r0, [sp, #16]
 800a150:	f001 f8b8 	bl	800b2c4 <_Bfree>
 800a154:	9908      	ldr	r1, [sp, #32]
 800a156:	9804      	ldr	r0, [sp, #16]
 800a158:	f001 f8b4 	bl	800b2c4 <_Bfree>
 800a15c:	9906      	ldr	r1, [sp, #24]
 800a15e:	9804      	ldr	r0, [sp, #16]
 800a160:	f001 f8b0 	bl	800b2c4 <_Bfree>
 800a164:	9905      	ldr	r1, [sp, #20]
 800a166:	9804      	ldr	r0, [sp, #16]
 800a168:	f001 f8ac 	bl	800b2c4 <_Bfree>
 800a16c:	e60b      	b.n	8009d86 <_strtod_l+0x69a>
 800a16e:	2e01      	cmp	r6, #1
 800a170:	d103      	bne.n	800a17a <_strtod_l+0xa8e>
 800a172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a174:	2b00      	cmp	r3, #0
 800a176:	d100      	bne.n	800a17a <_strtod_l+0xa8e>
 800a178:	e58e      	b.n	8009c98 <_strtod_l+0x5ac>
 800a17a:	2300      	movs	r3, #0
 800a17c:	4c59      	ldr	r4, [pc, #356]	; (800a2e4 <_strtod_l+0xbf8>)
 800a17e:	930a      	str	r3, [sp, #40]	; 0x28
 800a180:	940b      	str	r4, [sp, #44]	; 0x2c
 800a182:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a184:	e01c      	b.n	800a1c0 <_strtod_l+0xad4>
 800a186:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a188:	4d50      	ldr	r5, [pc, #320]	; (800a2cc <_strtod_l+0xbe0>)
 800a18a:	e7ab      	b.n	800a0e4 <_strtod_l+0x9f8>
 800a18c:	2200      	movs	r2, #0
 800a18e:	0020      	movs	r0, r4
 800a190:	0029      	movs	r1, r5
 800a192:	4b4e      	ldr	r3, [pc, #312]	; (800a2cc <_strtod_l+0xbe0>)
 800a194:	f7f7 fa6a 	bl	800166c <__aeabi_dmul>
 800a198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a19a:	0004      	movs	r4, r0
 800a19c:	000b      	movs	r3, r1
 800a19e:	000d      	movs	r5, r1
 800a1a0:	2a00      	cmp	r2, #0
 800a1a2:	d104      	bne.n	800a1ae <_strtod_l+0xac2>
 800a1a4:	2280      	movs	r2, #128	; 0x80
 800a1a6:	0612      	lsls	r2, r2, #24
 800a1a8:	900a      	str	r0, [sp, #40]	; 0x28
 800a1aa:	188b      	adds	r3, r1, r2
 800a1ac:	e79e      	b.n	800a0ec <_strtod_l+0xa00>
 800a1ae:	0002      	movs	r2, r0
 800a1b0:	920a      	str	r2, [sp, #40]	; 0x28
 800a1b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1b4:	e79b      	b.n	800a0ee <_strtod_l+0xa02>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	4c43      	ldr	r4, [pc, #268]	; (800a2c8 <_strtod_l+0xbdc>)
 800a1ba:	930a      	str	r3, [sp, #40]	; 0x28
 800a1bc:	940b      	str	r4, [sp, #44]	; 0x2c
 800a1be:	2400      	movs	r4, #0
 800a1c0:	4d41      	ldr	r5, [pc, #260]	; (800a2c8 <_strtod_l+0xbdc>)
 800a1c2:	e794      	b.n	800a0ee <_strtod_l+0xa02>
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	4c47      	ldr	r4, [pc, #284]	; (800a2e4 <_strtod_l+0xbf8>)
 800a1c8:	e7f7      	b.n	800a1ba <_strtod_l+0xace>
 800a1ca:	23d4      	movs	r3, #212	; 0xd4
 800a1cc:	049b      	lsls	r3, r3, #18
 800a1ce:	18cf      	adds	r7, r1, r3
 800a1d0:	9b07      	ldr	r3, [sp, #28]
 800a1d2:	970e      	str	r7, [sp, #56]	; 0x38
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d1b9      	bne.n	800a14c <_strtod_l+0xa60>
 800a1d8:	4b3d      	ldr	r3, [pc, #244]	; (800a2d0 <_strtod_l+0xbe4>)
 800a1da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a1dc:	403b      	ands	r3, r7
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d1b4      	bne.n	800a14c <_strtod_l+0xa60>
 800a1e2:	0020      	movs	r0, r4
 800a1e4:	0029      	movs	r1, r5
 800a1e6:	f7f6 f9c9 	bl	800057c <__aeabi_d2lz>
 800a1ea:	f7f6 fa03 	bl	80005f4 <__aeabi_l2d>
 800a1ee:	0002      	movs	r2, r0
 800a1f0:	000b      	movs	r3, r1
 800a1f2:	0020      	movs	r0, r4
 800a1f4:	0029      	movs	r1, r5
 800a1f6:	f7f7 fcfb 	bl	8001bf0 <__aeabi_dsub>
 800a1fa:	033b      	lsls	r3, r7, #12
 800a1fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1fe:	0b1b      	lsrs	r3, r3, #12
 800a200:	4333      	orrs	r3, r6
 800a202:	4313      	orrs	r3, r2
 800a204:	0004      	movs	r4, r0
 800a206:	000d      	movs	r5, r1
 800a208:	4a37      	ldr	r2, [pc, #220]	; (800a2e8 <_strtod_l+0xbfc>)
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d054      	beq.n	800a2b8 <_strtod_l+0xbcc>
 800a20e:	4b37      	ldr	r3, [pc, #220]	; (800a2ec <_strtod_l+0xc00>)
 800a210:	f7f6 f920 	bl	8000454 <__aeabi_dcmplt>
 800a214:	2800      	cmp	r0, #0
 800a216:	d000      	beq.n	800a21a <_strtod_l+0xb2e>
 800a218:	e4d4      	b.n	8009bc4 <_strtod_l+0x4d8>
 800a21a:	0020      	movs	r0, r4
 800a21c:	0029      	movs	r1, r5
 800a21e:	4a34      	ldr	r2, [pc, #208]	; (800a2f0 <_strtod_l+0xc04>)
 800a220:	4b2a      	ldr	r3, [pc, #168]	; (800a2cc <_strtod_l+0xbe0>)
 800a222:	f7f6 f92b 	bl	800047c <__aeabi_dcmpgt>
 800a226:	2800      	cmp	r0, #0
 800a228:	d090      	beq.n	800a14c <_strtod_l+0xa60>
 800a22a:	e4cb      	b.n	8009bc4 <_strtod_l+0x4d8>
 800a22c:	9b07      	ldr	r3, [sp, #28]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d02b      	beq.n	800a28a <_strtod_l+0xb9e>
 800a232:	23d4      	movs	r3, #212	; 0xd4
 800a234:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a236:	04db      	lsls	r3, r3, #19
 800a238:	429a      	cmp	r2, r3
 800a23a:	d826      	bhi.n	800a28a <_strtod_l+0xb9e>
 800a23c:	0020      	movs	r0, r4
 800a23e:	0029      	movs	r1, r5
 800a240:	4a2c      	ldr	r2, [pc, #176]	; (800a2f4 <_strtod_l+0xc08>)
 800a242:	4b2d      	ldr	r3, [pc, #180]	; (800a2f8 <_strtod_l+0xc0c>)
 800a244:	f7f6 f910 	bl	8000468 <__aeabi_dcmple>
 800a248:	2800      	cmp	r0, #0
 800a24a:	d017      	beq.n	800a27c <_strtod_l+0xb90>
 800a24c:	0020      	movs	r0, r4
 800a24e:	0029      	movs	r1, r5
 800a250:	f7f6 f976 	bl	8000540 <__aeabi_d2uiz>
 800a254:	2800      	cmp	r0, #0
 800a256:	d100      	bne.n	800a25a <_strtod_l+0xb6e>
 800a258:	3001      	adds	r0, #1
 800a25a:	f7f8 f8cf 	bl	80023fc <__aeabi_ui2d>
 800a25e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a260:	0004      	movs	r4, r0
 800a262:	000b      	movs	r3, r1
 800a264:	000d      	movs	r5, r1
 800a266:	2a00      	cmp	r2, #0
 800a268:	d122      	bne.n	800a2b0 <_strtod_l+0xbc4>
 800a26a:	2280      	movs	r2, #128	; 0x80
 800a26c:	0612      	lsls	r2, r2, #24
 800a26e:	188b      	adds	r3, r1, r2
 800a270:	9016      	str	r0, [sp, #88]	; 0x58
 800a272:	9317      	str	r3, [sp, #92]	; 0x5c
 800a274:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a276:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a278:	9212      	str	r2, [sp, #72]	; 0x48
 800a27a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a27c:	22d6      	movs	r2, #214	; 0xd6
 800a27e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a280:	04d2      	lsls	r2, r2, #19
 800a282:	189b      	adds	r3, r3, r2
 800a284:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a286:	1a9b      	subs	r3, r3, r2
 800a288:	9313      	str	r3, [sp, #76]	; 0x4c
 800a28a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a28c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a28e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a290:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a292:	f001 fb25 	bl	800b8e0 <__ulp>
 800a296:	0002      	movs	r2, r0
 800a298:	000b      	movs	r3, r1
 800a29a:	0030      	movs	r0, r6
 800a29c:	0039      	movs	r1, r7
 800a29e:	f7f7 f9e5 	bl	800166c <__aeabi_dmul>
 800a2a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a2a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2a6:	f7f6 fa87 	bl	80007b8 <__aeabi_dadd>
 800a2aa:	0006      	movs	r6, r0
 800a2ac:	000f      	movs	r7, r1
 800a2ae:	e78f      	b.n	800a1d0 <_strtod_l+0xae4>
 800a2b0:	0002      	movs	r2, r0
 800a2b2:	9216      	str	r2, [sp, #88]	; 0x58
 800a2b4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a2b6:	e7dd      	b.n	800a274 <_strtod_l+0xb88>
 800a2b8:	4b10      	ldr	r3, [pc, #64]	; (800a2fc <_strtod_l+0xc10>)
 800a2ba:	f7f6 f8cb 	bl	8000454 <__aeabi_dcmplt>
 800a2be:	e7b2      	b.n	800a226 <_strtod_l+0xb3a>
 800a2c0:	fff00000 	.word	0xfff00000
 800a2c4:	000fffff 	.word	0x000fffff
 800a2c8:	3ff00000 	.word	0x3ff00000
 800a2cc:	3fe00000 	.word	0x3fe00000
 800a2d0:	7ff00000 	.word	0x7ff00000
 800a2d4:	7fe00000 	.word	0x7fe00000
 800a2d8:	fcb00000 	.word	0xfcb00000
 800a2dc:	7c9fffff 	.word	0x7c9fffff
 800a2e0:	7fefffff 	.word	0x7fefffff
 800a2e4:	bff00000 	.word	0xbff00000
 800a2e8:	94a03595 	.word	0x94a03595
 800a2ec:	3fdfffff 	.word	0x3fdfffff
 800a2f0:	35afe535 	.word	0x35afe535
 800a2f4:	ffc00000 	.word	0xffc00000
 800a2f8:	41dfffff 	.word	0x41dfffff
 800a2fc:	3fcfffff 	.word	0x3fcfffff

0800a300 <_strtod_r>:
 800a300:	b510      	push	{r4, lr}
 800a302:	4b02      	ldr	r3, [pc, #8]	; (800a30c <_strtod_r+0xc>)
 800a304:	f7ff f9f2 	bl	80096ec <_strtod_l>
 800a308:	bd10      	pop	{r4, pc}
 800a30a:	46c0      	nop			; (mov r8, r8)
 800a30c:	20000454 	.word	0x20000454

0800a310 <strtod>:
 800a310:	b510      	push	{r4, lr}
 800a312:	4c04      	ldr	r4, [pc, #16]	; (800a324 <strtod+0x14>)
 800a314:	000a      	movs	r2, r1
 800a316:	0001      	movs	r1, r0
 800a318:	4b03      	ldr	r3, [pc, #12]	; (800a328 <strtod+0x18>)
 800a31a:	6820      	ldr	r0, [r4, #0]
 800a31c:	f7ff f9e6 	bl	80096ec <_strtod_l>
 800a320:	bd10      	pop	{r4, pc}
 800a322:	46c0      	nop			; (mov r8, r8)
 800a324:	200006e0 	.word	0x200006e0
 800a328:	20000454 	.word	0x20000454

0800a32c <_strtol_l.constprop.0>:
 800a32c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a32e:	b087      	sub	sp, #28
 800a330:	001e      	movs	r6, r3
 800a332:	9005      	str	r0, [sp, #20]
 800a334:	9101      	str	r1, [sp, #4]
 800a336:	9202      	str	r2, [sp, #8]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d048      	beq.n	800a3ce <_strtol_l.constprop.0+0xa2>
 800a33c:	000b      	movs	r3, r1
 800a33e:	2e24      	cmp	r6, #36	; 0x24
 800a340:	d845      	bhi.n	800a3ce <_strtol_l.constprop.0+0xa2>
 800a342:	4a3b      	ldr	r2, [pc, #236]	; (800a430 <_strtol_l.constprop.0+0x104>)
 800a344:	2108      	movs	r1, #8
 800a346:	4694      	mov	ip, r2
 800a348:	001a      	movs	r2, r3
 800a34a:	4660      	mov	r0, ip
 800a34c:	7814      	ldrb	r4, [r2, #0]
 800a34e:	3301      	adds	r3, #1
 800a350:	5d00      	ldrb	r0, [r0, r4]
 800a352:	001d      	movs	r5, r3
 800a354:	0007      	movs	r7, r0
 800a356:	400f      	ands	r7, r1
 800a358:	4208      	tst	r0, r1
 800a35a:	d1f5      	bne.n	800a348 <_strtol_l.constprop.0+0x1c>
 800a35c:	2c2d      	cmp	r4, #45	; 0x2d
 800a35e:	d13d      	bne.n	800a3dc <_strtol_l.constprop.0+0xb0>
 800a360:	2701      	movs	r7, #1
 800a362:	781c      	ldrb	r4, [r3, #0]
 800a364:	1c95      	adds	r5, r2, #2
 800a366:	2e00      	cmp	r6, #0
 800a368:	d05e      	beq.n	800a428 <_strtol_l.constprop.0+0xfc>
 800a36a:	2e10      	cmp	r6, #16
 800a36c:	d109      	bne.n	800a382 <_strtol_l.constprop.0+0x56>
 800a36e:	2c30      	cmp	r4, #48	; 0x30
 800a370:	d107      	bne.n	800a382 <_strtol_l.constprop.0+0x56>
 800a372:	2220      	movs	r2, #32
 800a374:	782b      	ldrb	r3, [r5, #0]
 800a376:	4393      	bics	r3, r2
 800a378:	2b58      	cmp	r3, #88	; 0x58
 800a37a:	d150      	bne.n	800a41e <_strtol_l.constprop.0+0xf2>
 800a37c:	2610      	movs	r6, #16
 800a37e:	786c      	ldrb	r4, [r5, #1]
 800a380:	3502      	adds	r5, #2
 800a382:	4b2c      	ldr	r3, [pc, #176]	; (800a434 <_strtol_l.constprop.0+0x108>)
 800a384:	0031      	movs	r1, r6
 800a386:	18fb      	adds	r3, r7, r3
 800a388:	0018      	movs	r0, r3
 800a38a:	9303      	str	r3, [sp, #12]
 800a38c:	f7f5 ff5c 	bl	8000248 <__aeabi_uidivmod>
 800a390:	2200      	movs	r2, #0
 800a392:	9104      	str	r1, [sp, #16]
 800a394:	2101      	movs	r1, #1
 800a396:	4684      	mov	ip, r0
 800a398:	0010      	movs	r0, r2
 800a39a:	4249      	negs	r1, r1
 800a39c:	0023      	movs	r3, r4
 800a39e:	3b30      	subs	r3, #48	; 0x30
 800a3a0:	2b09      	cmp	r3, #9
 800a3a2:	d903      	bls.n	800a3ac <_strtol_l.constprop.0+0x80>
 800a3a4:	3b11      	subs	r3, #17
 800a3a6:	2b19      	cmp	r3, #25
 800a3a8:	d81d      	bhi.n	800a3e6 <_strtol_l.constprop.0+0xba>
 800a3aa:	330a      	adds	r3, #10
 800a3ac:	429e      	cmp	r6, r3
 800a3ae:	dd1e      	ble.n	800a3ee <_strtol_l.constprop.0+0xc2>
 800a3b0:	1c54      	adds	r4, r2, #1
 800a3b2:	d009      	beq.n	800a3c8 <_strtol_l.constprop.0+0x9c>
 800a3b4:	000a      	movs	r2, r1
 800a3b6:	4584      	cmp	ip, r0
 800a3b8:	d306      	bcc.n	800a3c8 <_strtol_l.constprop.0+0x9c>
 800a3ba:	d102      	bne.n	800a3c2 <_strtol_l.constprop.0+0x96>
 800a3bc:	9c04      	ldr	r4, [sp, #16]
 800a3be:	429c      	cmp	r4, r3
 800a3c0:	db02      	blt.n	800a3c8 <_strtol_l.constprop.0+0x9c>
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	4370      	muls	r0, r6
 800a3c6:	1818      	adds	r0, r3, r0
 800a3c8:	782c      	ldrb	r4, [r5, #0]
 800a3ca:	3501      	adds	r5, #1
 800a3cc:	e7e6      	b.n	800a39c <_strtol_l.constprop.0+0x70>
 800a3ce:	f000 fa7d 	bl	800a8cc <__errno>
 800a3d2:	2316      	movs	r3, #22
 800a3d4:	6003      	str	r3, [r0, #0]
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	b007      	add	sp, #28
 800a3da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3dc:	2c2b      	cmp	r4, #43	; 0x2b
 800a3de:	d1c2      	bne.n	800a366 <_strtol_l.constprop.0+0x3a>
 800a3e0:	781c      	ldrb	r4, [r3, #0]
 800a3e2:	1c95      	adds	r5, r2, #2
 800a3e4:	e7bf      	b.n	800a366 <_strtol_l.constprop.0+0x3a>
 800a3e6:	0023      	movs	r3, r4
 800a3e8:	3b61      	subs	r3, #97	; 0x61
 800a3ea:	2b19      	cmp	r3, #25
 800a3ec:	d9dd      	bls.n	800a3aa <_strtol_l.constprop.0+0x7e>
 800a3ee:	1c53      	adds	r3, r2, #1
 800a3f0:	d109      	bne.n	800a406 <_strtol_l.constprop.0+0xda>
 800a3f2:	2322      	movs	r3, #34	; 0x22
 800a3f4:	9a05      	ldr	r2, [sp, #20]
 800a3f6:	9803      	ldr	r0, [sp, #12]
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	9b02      	ldr	r3, [sp, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d0eb      	beq.n	800a3d8 <_strtol_l.constprop.0+0xac>
 800a400:	1e6b      	subs	r3, r5, #1
 800a402:	9301      	str	r3, [sp, #4]
 800a404:	e007      	b.n	800a416 <_strtol_l.constprop.0+0xea>
 800a406:	2f00      	cmp	r7, #0
 800a408:	d000      	beq.n	800a40c <_strtol_l.constprop.0+0xe0>
 800a40a:	4240      	negs	r0, r0
 800a40c:	9b02      	ldr	r3, [sp, #8]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d0e2      	beq.n	800a3d8 <_strtol_l.constprop.0+0xac>
 800a412:	2a00      	cmp	r2, #0
 800a414:	d1f4      	bne.n	800a400 <_strtol_l.constprop.0+0xd4>
 800a416:	9b02      	ldr	r3, [sp, #8]
 800a418:	9a01      	ldr	r2, [sp, #4]
 800a41a:	601a      	str	r2, [r3, #0]
 800a41c:	e7dc      	b.n	800a3d8 <_strtol_l.constprop.0+0xac>
 800a41e:	2430      	movs	r4, #48	; 0x30
 800a420:	2e00      	cmp	r6, #0
 800a422:	d1ae      	bne.n	800a382 <_strtol_l.constprop.0+0x56>
 800a424:	3608      	adds	r6, #8
 800a426:	e7ac      	b.n	800a382 <_strtol_l.constprop.0+0x56>
 800a428:	2c30      	cmp	r4, #48	; 0x30
 800a42a:	d0a2      	beq.n	800a372 <_strtol_l.constprop.0+0x46>
 800a42c:	260a      	movs	r6, #10
 800a42e:	e7a8      	b.n	800a382 <_strtol_l.constprop.0+0x56>
 800a430:	08012b39 	.word	0x08012b39
 800a434:	7fffffff 	.word	0x7fffffff

0800a438 <_strtol_r>:
 800a438:	b510      	push	{r4, lr}
 800a43a:	f7ff ff77 	bl	800a32c <_strtol_l.constprop.0>
 800a43e:	bd10      	pop	{r4, pc}

0800a440 <strtol>:
 800a440:	b510      	push	{r4, lr}
 800a442:	4c04      	ldr	r4, [pc, #16]	; (800a454 <strtol+0x14>)
 800a444:	0013      	movs	r3, r2
 800a446:	000a      	movs	r2, r1
 800a448:	0001      	movs	r1, r0
 800a44a:	6820      	ldr	r0, [r4, #0]
 800a44c:	f7ff ff6e 	bl	800a32c <_strtol_l.constprop.0>
 800a450:	bd10      	pop	{r4, pc}
 800a452:	46c0      	nop			; (mov r8, r8)
 800a454:	200006e0 	.word	0x200006e0

0800a458 <std>:
 800a458:	2300      	movs	r3, #0
 800a45a:	b510      	push	{r4, lr}
 800a45c:	0004      	movs	r4, r0
 800a45e:	6003      	str	r3, [r0, #0]
 800a460:	6043      	str	r3, [r0, #4]
 800a462:	6083      	str	r3, [r0, #8]
 800a464:	8181      	strh	r1, [r0, #12]
 800a466:	6643      	str	r3, [r0, #100]	; 0x64
 800a468:	81c2      	strh	r2, [r0, #14]
 800a46a:	6103      	str	r3, [r0, #16]
 800a46c:	6143      	str	r3, [r0, #20]
 800a46e:	6183      	str	r3, [r0, #24]
 800a470:	0019      	movs	r1, r3
 800a472:	2208      	movs	r2, #8
 800a474:	305c      	adds	r0, #92	; 0x5c
 800a476:	f000 f97d 	bl	800a774 <memset>
 800a47a:	4b0b      	ldr	r3, [pc, #44]	; (800a4a8 <std+0x50>)
 800a47c:	61e4      	str	r4, [r4, #28]
 800a47e:	6223      	str	r3, [r4, #32]
 800a480:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <std+0x54>)
 800a482:	6263      	str	r3, [r4, #36]	; 0x24
 800a484:	4b0a      	ldr	r3, [pc, #40]	; (800a4b0 <std+0x58>)
 800a486:	62a3      	str	r3, [r4, #40]	; 0x28
 800a488:	4b0a      	ldr	r3, [pc, #40]	; (800a4b4 <std+0x5c>)
 800a48a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a48c:	4b0a      	ldr	r3, [pc, #40]	; (800a4b8 <std+0x60>)
 800a48e:	429c      	cmp	r4, r3
 800a490:	d005      	beq.n	800a49e <std+0x46>
 800a492:	4b0a      	ldr	r3, [pc, #40]	; (800a4bc <std+0x64>)
 800a494:	429c      	cmp	r4, r3
 800a496:	d002      	beq.n	800a49e <std+0x46>
 800a498:	4b09      	ldr	r3, [pc, #36]	; (800a4c0 <std+0x68>)
 800a49a:	429c      	cmp	r4, r3
 800a49c:	d103      	bne.n	800a4a6 <std+0x4e>
 800a49e:	0020      	movs	r0, r4
 800a4a0:	3058      	adds	r0, #88	; 0x58
 800a4a2:	f000 fa3d 	bl	800a920 <__retarget_lock_init_recursive>
 800a4a6:	bd10      	pop	{r4, pc}
 800a4a8:	0800a6d9 	.word	0x0800a6d9
 800a4ac:	0800a705 	.word	0x0800a705
 800a4b0:	0800a73d 	.word	0x0800a73d
 800a4b4:	0800a769 	.word	0x0800a769
 800a4b8:	20000c04 	.word	0x20000c04
 800a4bc:	20000c6c 	.word	0x20000c6c
 800a4c0:	20000cd4 	.word	0x20000cd4

0800a4c4 <stdio_exit_handler>:
 800a4c4:	b510      	push	{r4, lr}
 800a4c6:	4a03      	ldr	r2, [pc, #12]	; (800a4d4 <stdio_exit_handler+0x10>)
 800a4c8:	4903      	ldr	r1, [pc, #12]	; (800a4d8 <stdio_exit_handler+0x14>)
 800a4ca:	4804      	ldr	r0, [pc, #16]	; (800a4dc <stdio_exit_handler+0x18>)
 800a4cc:	f000 f86c 	bl	800a5a8 <_fwalk_sglue>
 800a4d0:	bd10      	pop	{r4, pc}
 800a4d2:	46c0      	nop			; (mov r8, r8)
 800a4d4:	20000448 	.word	0x20000448
 800a4d8:	0800e421 	.word	0x0800e421
 800a4dc:	200005c0 	.word	0x200005c0

0800a4e0 <cleanup_stdio>:
 800a4e0:	6841      	ldr	r1, [r0, #4]
 800a4e2:	4b0b      	ldr	r3, [pc, #44]	; (800a510 <cleanup_stdio+0x30>)
 800a4e4:	b510      	push	{r4, lr}
 800a4e6:	0004      	movs	r4, r0
 800a4e8:	4299      	cmp	r1, r3
 800a4ea:	d001      	beq.n	800a4f0 <cleanup_stdio+0x10>
 800a4ec:	f003 ff98 	bl	800e420 <_fclose_r>
 800a4f0:	68a1      	ldr	r1, [r4, #8]
 800a4f2:	4b08      	ldr	r3, [pc, #32]	; (800a514 <cleanup_stdio+0x34>)
 800a4f4:	4299      	cmp	r1, r3
 800a4f6:	d002      	beq.n	800a4fe <cleanup_stdio+0x1e>
 800a4f8:	0020      	movs	r0, r4
 800a4fa:	f003 ff91 	bl	800e420 <_fclose_r>
 800a4fe:	68e1      	ldr	r1, [r4, #12]
 800a500:	4b05      	ldr	r3, [pc, #20]	; (800a518 <cleanup_stdio+0x38>)
 800a502:	4299      	cmp	r1, r3
 800a504:	d002      	beq.n	800a50c <cleanup_stdio+0x2c>
 800a506:	0020      	movs	r0, r4
 800a508:	f003 ff8a 	bl	800e420 <_fclose_r>
 800a50c:	bd10      	pop	{r4, pc}
 800a50e:	46c0      	nop			; (mov r8, r8)
 800a510:	20000c04 	.word	0x20000c04
 800a514:	20000c6c 	.word	0x20000c6c
 800a518:	20000cd4 	.word	0x20000cd4

0800a51c <global_stdio_init.part.0>:
 800a51c:	b510      	push	{r4, lr}
 800a51e:	4b09      	ldr	r3, [pc, #36]	; (800a544 <global_stdio_init.part.0+0x28>)
 800a520:	4a09      	ldr	r2, [pc, #36]	; (800a548 <global_stdio_init.part.0+0x2c>)
 800a522:	2104      	movs	r1, #4
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	4809      	ldr	r0, [pc, #36]	; (800a54c <global_stdio_init.part.0+0x30>)
 800a528:	2200      	movs	r2, #0
 800a52a:	f7ff ff95 	bl	800a458 <std>
 800a52e:	2201      	movs	r2, #1
 800a530:	2109      	movs	r1, #9
 800a532:	4807      	ldr	r0, [pc, #28]	; (800a550 <global_stdio_init.part.0+0x34>)
 800a534:	f7ff ff90 	bl	800a458 <std>
 800a538:	2202      	movs	r2, #2
 800a53a:	2112      	movs	r1, #18
 800a53c:	4805      	ldr	r0, [pc, #20]	; (800a554 <global_stdio_init.part.0+0x38>)
 800a53e:	f7ff ff8b 	bl	800a458 <std>
 800a542:	bd10      	pop	{r4, pc}
 800a544:	20000d3c 	.word	0x20000d3c
 800a548:	0800a4c5 	.word	0x0800a4c5
 800a54c:	20000c04 	.word	0x20000c04
 800a550:	20000c6c 	.word	0x20000c6c
 800a554:	20000cd4 	.word	0x20000cd4

0800a558 <__sfp_lock_acquire>:
 800a558:	b510      	push	{r4, lr}
 800a55a:	4802      	ldr	r0, [pc, #8]	; (800a564 <__sfp_lock_acquire+0xc>)
 800a55c:	f000 f9e2 	bl	800a924 <__retarget_lock_acquire_recursive>
 800a560:	bd10      	pop	{r4, pc}
 800a562:	46c0      	nop			; (mov r8, r8)
 800a564:	20000d46 	.word	0x20000d46

0800a568 <__sfp_lock_release>:
 800a568:	b510      	push	{r4, lr}
 800a56a:	4802      	ldr	r0, [pc, #8]	; (800a574 <__sfp_lock_release+0xc>)
 800a56c:	f000 f9db 	bl	800a926 <__retarget_lock_release_recursive>
 800a570:	bd10      	pop	{r4, pc}
 800a572:	46c0      	nop			; (mov r8, r8)
 800a574:	20000d46 	.word	0x20000d46

0800a578 <__sinit>:
 800a578:	b510      	push	{r4, lr}
 800a57a:	0004      	movs	r4, r0
 800a57c:	f7ff ffec 	bl	800a558 <__sfp_lock_acquire>
 800a580:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a582:	2b00      	cmp	r3, #0
 800a584:	d002      	beq.n	800a58c <__sinit+0x14>
 800a586:	f7ff ffef 	bl	800a568 <__sfp_lock_release>
 800a58a:	bd10      	pop	{r4, pc}
 800a58c:	4b04      	ldr	r3, [pc, #16]	; (800a5a0 <__sinit+0x28>)
 800a58e:	6363      	str	r3, [r4, #52]	; 0x34
 800a590:	4b04      	ldr	r3, [pc, #16]	; (800a5a4 <__sinit+0x2c>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1f6      	bne.n	800a586 <__sinit+0xe>
 800a598:	f7ff ffc0 	bl	800a51c <global_stdio_init.part.0>
 800a59c:	e7f3      	b.n	800a586 <__sinit+0xe>
 800a59e:	46c0      	nop			; (mov r8, r8)
 800a5a0:	0800a4e1 	.word	0x0800a4e1
 800a5a4:	20000d3c 	.word	0x20000d3c

0800a5a8 <_fwalk_sglue>:
 800a5a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5aa:	0014      	movs	r4, r2
 800a5ac:	2600      	movs	r6, #0
 800a5ae:	9000      	str	r0, [sp, #0]
 800a5b0:	9101      	str	r1, [sp, #4]
 800a5b2:	68a5      	ldr	r5, [r4, #8]
 800a5b4:	6867      	ldr	r7, [r4, #4]
 800a5b6:	3f01      	subs	r7, #1
 800a5b8:	d504      	bpl.n	800a5c4 <_fwalk_sglue+0x1c>
 800a5ba:	6824      	ldr	r4, [r4, #0]
 800a5bc:	2c00      	cmp	r4, #0
 800a5be:	d1f8      	bne.n	800a5b2 <_fwalk_sglue+0xa>
 800a5c0:	0030      	movs	r0, r6
 800a5c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a5c4:	89ab      	ldrh	r3, [r5, #12]
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	d908      	bls.n	800a5dc <_fwalk_sglue+0x34>
 800a5ca:	220e      	movs	r2, #14
 800a5cc:	5eab      	ldrsh	r3, [r5, r2]
 800a5ce:	3301      	adds	r3, #1
 800a5d0:	d004      	beq.n	800a5dc <_fwalk_sglue+0x34>
 800a5d2:	0029      	movs	r1, r5
 800a5d4:	9800      	ldr	r0, [sp, #0]
 800a5d6:	9b01      	ldr	r3, [sp, #4]
 800a5d8:	4798      	blx	r3
 800a5da:	4306      	orrs	r6, r0
 800a5dc:	3568      	adds	r5, #104	; 0x68
 800a5de:	e7ea      	b.n	800a5b6 <_fwalk_sglue+0xe>

0800a5e0 <snprintf>:
 800a5e0:	b40c      	push	{r2, r3}
 800a5e2:	b530      	push	{r4, r5, lr}
 800a5e4:	4b17      	ldr	r3, [pc, #92]	; (800a644 <snprintf+0x64>)
 800a5e6:	000c      	movs	r4, r1
 800a5e8:	681d      	ldr	r5, [r3, #0]
 800a5ea:	b09d      	sub	sp, #116	; 0x74
 800a5ec:	2900      	cmp	r1, #0
 800a5ee:	da08      	bge.n	800a602 <snprintf+0x22>
 800a5f0:	238b      	movs	r3, #139	; 0x8b
 800a5f2:	2001      	movs	r0, #1
 800a5f4:	602b      	str	r3, [r5, #0]
 800a5f6:	4240      	negs	r0, r0
 800a5f8:	b01d      	add	sp, #116	; 0x74
 800a5fa:	bc30      	pop	{r4, r5}
 800a5fc:	bc08      	pop	{r3}
 800a5fe:	b002      	add	sp, #8
 800a600:	4718      	bx	r3
 800a602:	2382      	movs	r3, #130	; 0x82
 800a604:	466a      	mov	r2, sp
 800a606:	009b      	lsls	r3, r3, #2
 800a608:	8293      	strh	r3, [r2, #20]
 800a60a:	2300      	movs	r3, #0
 800a60c:	9002      	str	r0, [sp, #8]
 800a60e:	9006      	str	r0, [sp, #24]
 800a610:	4299      	cmp	r1, r3
 800a612:	d000      	beq.n	800a616 <snprintf+0x36>
 800a614:	1e4b      	subs	r3, r1, #1
 800a616:	9304      	str	r3, [sp, #16]
 800a618:	9307      	str	r3, [sp, #28]
 800a61a:	2301      	movs	r3, #1
 800a61c:	466a      	mov	r2, sp
 800a61e:	425b      	negs	r3, r3
 800a620:	82d3      	strh	r3, [r2, #22]
 800a622:	0028      	movs	r0, r5
 800a624:	ab21      	add	r3, sp, #132	; 0x84
 800a626:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a628:	a902      	add	r1, sp, #8
 800a62a:	9301      	str	r3, [sp, #4]
 800a62c:	f001 fa9a 	bl	800bb64 <_svfprintf_r>
 800a630:	1c43      	adds	r3, r0, #1
 800a632:	da01      	bge.n	800a638 <snprintf+0x58>
 800a634:	238b      	movs	r3, #139	; 0x8b
 800a636:	602b      	str	r3, [r5, #0]
 800a638:	2c00      	cmp	r4, #0
 800a63a:	d0dd      	beq.n	800a5f8 <snprintf+0x18>
 800a63c:	2200      	movs	r2, #0
 800a63e:	9b02      	ldr	r3, [sp, #8]
 800a640:	701a      	strb	r2, [r3, #0]
 800a642:	e7d9      	b.n	800a5f8 <snprintf+0x18>
 800a644:	200006e0 	.word	0x200006e0

0800a648 <sprintf>:
 800a648:	b40e      	push	{r1, r2, r3}
 800a64a:	b500      	push	{lr}
 800a64c:	490b      	ldr	r1, [pc, #44]	; (800a67c <sprintf+0x34>)
 800a64e:	b09c      	sub	sp, #112	; 0x70
 800a650:	ab1d      	add	r3, sp, #116	; 0x74
 800a652:	9002      	str	r0, [sp, #8]
 800a654:	9006      	str	r0, [sp, #24]
 800a656:	9107      	str	r1, [sp, #28]
 800a658:	9104      	str	r1, [sp, #16]
 800a65a:	4809      	ldr	r0, [pc, #36]	; (800a680 <sprintf+0x38>)
 800a65c:	4909      	ldr	r1, [pc, #36]	; (800a684 <sprintf+0x3c>)
 800a65e:	cb04      	ldmia	r3!, {r2}
 800a660:	9105      	str	r1, [sp, #20]
 800a662:	6800      	ldr	r0, [r0, #0]
 800a664:	a902      	add	r1, sp, #8
 800a666:	9301      	str	r3, [sp, #4]
 800a668:	f001 fa7c 	bl	800bb64 <_svfprintf_r>
 800a66c:	2200      	movs	r2, #0
 800a66e:	9b02      	ldr	r3, [sp, #8]
 800a670:	701a      	strb	r2, [r3, #0]
 800a672:	b01c      	add	sp, #112	; 0x70
 800a674:	bc08      	pop	{r3}
 800a676:	b003      	add	sp, #12
 800a678:	4718      	bx	r3
 800a67a:	46c0      	nop			; (mov r8, r8)
 800a67c:	7fffffff 	.word	0x7fffffff
 800a680:	200006e0 	.word	0x200006e0
 800a684:	ffff0208 	.word	0xffff0208

0800a688 <sscanf>:
 800a688:	b40e      	push	{r1, r2, r3}
 800a68a:	b530      	push	{r4, r5, lr}
 800a68c:	2381      	movs	r3, #129	; 0x81
 800a68e:	b09c      	sub	sp, #112	; 0x70
 800a690:	466a      	mov	r2, sp
 800a692:	ac1f      	add	r4, sp, #124	; 0x7c
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	cc20      	ldmia	r4!, {r5}
 800a698:	8293      	strh	r3, [r2, #20]
 800a69a:	9002      	str	r0, [sp, #8]
 800a69c:	9006      	str	r0, [sp, #24]
 800a69e:	f7f5 fd31 	bl	8000104 <strlen>
 800a6a2:	4b0b      	ldr	r3, [pc, #44]	; (800a6d0 <sscanf+0x48>)
 800a6a4:	466a      	mov	r2, sp
 800a6a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	9003      	str	r0, [sp, #12]
 800a6ac:	9007      	str	r0, [sp, #28]
 800a6ae:	4809      	ldr	r0, [pc, #36]	; (800a6d4 <sscanf+0x4c>)
 800a6b0:	930e      	str	r3, [sp, #56]	; 0x38
 800a6b2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a6b4:	3b01      	subs	r3, #1
 800a6b6:	82d3      	strh	r3, [r2, #22]
 800a6b8:	a902      	add	r1, sp, #8
 800a6ba:	0023      	movs	r3, r4
 800a6bc:	002a      	movs	r2, r5
 800a6be:	6800      	ldr	r0, [r0, #0]
 800a6c0:	9401      	str	r4, [sp, #4]
 800a6c2:	f002 fc91 	bl	800cfe8 <__ssvfscanf_r>
 800a6c6:	b01c      	add	sp, #112	; 0x70
 800a6c8:	bc30      	pop	{r4, r5}
 800a6ca:	bc08      	pop	{r3}
 800a6cc:	b003      	add	sp, #12
 800a6ce:	4718      	bx	r3
 800a6d0:	0800a701 	.word	0x0800a701
 800a6d4:	200006e0 	.word	0x200006e0

0800a6d8 <__sread>:
 800a6d8:	b570      	push	{r4, r5, r6, lr}
 800a6da:	000c      	movs	r4, r1
 800a6dc:	250e      	movs	r5, #14
 800a6de:	5f49      	ldrsh	r1, [r1, r5]
 800a6e0:	f000 f8ba 	bl	800a858 <_read_r>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	db03      	blt.n	800a6f0 <__sread+0x18>
 800a6e8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a6ea:	181b      	adds	r3, r3, r0
 800a6ec:	6523      	str	r3, [r4, #80]	; 0x50
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
 800a6f0:	89a3      	ldrh	r3, [r4, #12]
 800a6f2:	4a02      	ldr	r2, [pc, #8]	; (800a6fc <__sread+0x24>)
 800a6f4:	4013      	ands	r3, r2
 800a6f6:	81a3      	strh	r3, [r4, #12]
 800a6f8:	e7f9      	b.n	800a6ee <__sread+0x16>
 800a6fa:	46c0      	nop			; (mov r8, r8)
 800a6fc:	ffffefff 	.word	0xffffefff

0800a700 <__seofread>:
 800a700:	2000      	movs	r0, #0
 800a702:	4770      	bx	lr

0800a704 <__swrite>:
 800a704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a706:	001f      	movs	r7, r3
 800a708:	898b      	ldrh	r3, [r1, #12]
 800a70a:	0005      	movs	r5, r0
 800a70c:	000c      	movs	r4, r1
 800a70e:	0016      	movs	r6, r2
 800a710:	05db      	lsls	r3, r3, #23
 800a712:	d505      	bpl.n	800a720 <__swrite+0x1c>
 800a714:	230e      	movs	r3, #14
 800a716:	5ec9      	ldrsh	r1, [r1, r3]
 800a718:	2200      	movs	r2, #0
 800a71a:	2302      	movs	r3, #2
 800a71c:	f000 f888 	bl	800a830 <_lseek_r>
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	4a05      	ldr	r2, [pc, #20]	; (800a738 <__swrite+0x34>)
 800a724:	0028      	movs	r0, r5
 800a726:	4013      	ands	r3, r2
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	0032      	movs	r2, r6
 800a72c:	230e      	movs	r3, #14
 800a72e:	5ee1      	ldrsh	r1, [r4, r3]
 800a730:	003b      	movs	r3, r7
 800a732:	f000 f8b7 	bl	800a8a4 <_write_r>
 800a736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a738:	ffffefff 	.word	0xffffefff

0800a73c <__sseek>:
 800a73c:	b570      	push	{r4, r5, r6, lr}
 800a73e:	000c      	movs	r4, r1
 800a740:	250e      	movs	r5, #14
 800a742:	5f49      	ldrsh	r1, [r1, r5]
 800a744:	f000 f874 	bl	800a830 <_lseek_r>
 800a748:	89a3      	ldrh	r3, [r4, #12]
 800a74a:	1c42      	adds	r2, r0, #1
 800a74c:	d103      	bne.n	800a756 <__sseek+0x1a>
 800a74e:	4a05      	ldr	r2, [pc, #20]	; (800a764 <__sseek+0x28>)
 800a750:	4013      	ands	r3, r2
 800a752:	81a3      	strh	r3, [r4, #12]
 800a754:	bd70      	pop	{r4, r5, r6, pc}
 800a756:	2280      	movs	r2, #128	; 0x80
 800a758:	0152      	lsls	r2, r2, #5
 800a75a:	4313      	orrs	r3, r2
 800a75c:	81a3      	strh	r3, [r4, #12]
 800a75e:	6520      	str	r0, [r4, #80]	; 0x50
 800a760:	e7f8      	b.n	800a754 <__sseek+0x18>
 800a762:	46c0      	nop			; (mov r8, r8)
 800a764:	ffffefff 	.word	0xffffefff

0800a768 <__sclose>:
 800a768:	b510      	push	{r4, lr}
 800a76a:	230e      	movs	r3, #14
 800a76c:	5ec9      	ldrsh	r1, [r1, r3]
 800a76e:	f000 f84d 	bl	800a80c <_close_r>
 800a772:	bd10      	pop	{r4, pc}

0800a774 <memset>:
 800a774:	0003      	movs	r3, r0
 800a776:	1882      	adds	r2, r0, r2
 800a778:	4293      	cmp	r3, r2
 800a77a:	d100      	bne.n	800a77e <memset+0xa>
 800a77c:	4770      	bx	lr
 800a77e:	7019      	strb	r1, [r3, #0]
 800a780:	3301      	adds	r3, #1
 800a782:	e7f9      	b.n	800a778 <memset+0x4>

0800a784 <strncmp>:
 800a784:	b530      	push	{r4, r5, lr}
 800a786:	0005      	movs	r5, r0
 800a788:	1e10      	subs	r0, r2, #0
 800a78a:	d00b      	beq.n	800a7a4 <strncmp+0x20>
 800a78c:	2400      	movs	r4, #0
 800a78e:	3a01      	subs	r2, #1
 800a790:	5d2b      	ldrb	r3, [r5, r4]
 800a792:	5d08      	ldrb	r0, [r1, r4]
 800a794:	4283      	cmp	r3, r0
 800a796:	d104      	bne.n	800a7a2 <strncmp+0x1e>
 800a798:	42a2      	cmp	r2, r4
 800a79a:	d002      	beq.n	800a7a2 <strncmp+0x1e>
 800a79c:	3401      	adds	r4, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1f6      	bne.n	800a790 <strncmp+0xc>
 800a7a2:	1a18      	subs	r0, r3, r0
 800a7a4:	bd30      	pop	{r4, r5, pc}

0800a7a6 <strncpy>:
 800a7a6:	0003      	movs	r3, r0
 800a7a8:	b530      	push	{r4, r5, lr}
 800a7aa:	001d      	movs	r5, r3
 800a7ac:	2a00      	cmp	r2, #0
 800a7ae:	d006      	beq.n	800a7be <strncpy+0x18>
 800a7b0:	780c      	ldrb	r4, [r1, #0]
 800a7b2:	3a01      	subs	r2, #1
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	702c      	strb	r4, [r5, #0]
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	2c00      	cmp	r4, #0
 800a7bc:	d1f5      	bne.n	800a7aa <strncpy+0x4>
 800a7be:	2100      	movs	r1, #0
 800a7c0:	189a      	adds	r2, r3, r2
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d100      	bne.n	800a7c8 <strncpy+0x22>
 800a7c6:	bd30      	pop	{r4, r5, pc}
 800a7c8:	7019      	strb	r1, [r3, #0]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	e7f9      	b.n	800a7c2 <strncpy+0x1c>

0800a7ce <strstr>:
 800a7ce:	780a      	ldrb	r2, [r1, #0]
 800a7d0:	b530      	push	{r4, r5, lr}
 800a7d2:	2a00      	cmp	r2, #0
 800a7d4:	d10c      	bne.n	800a7f0 <strstr+0x22>
 800a7d6:	bd30      	pop	{r4, r5, pc}
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d108      	bne.n	800a7ee <strstr+0x20>
 800a7dc:	2301      	movs	r3, #1
 800a7de:	5ccc      	ldrb	r4, [r1, r3]
 800a7e0:	2c00      	cmp	r4, #0
 800a7e2:	d0f8      	beq.n	800a7d6 <strstr+0x8>
 800a7e4:	5cc5      	ldrb	r5, [r0, r3]
 800a7e6:	42a5      	cmp	r5, r4
 800a7e8:	d101      	bne.n	800a7ee <strstr+0x20>
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	e7f7      	b.n	800a7de <strstr+0x10>
 800a7ee:	3001      	adds	r0, #1
 800a7f0:	7803      	ldrb	r3, [r0, #0]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1f0      	bne.n	800a7d8 <strstr+0xa>
 800a7f6:	0018      	movs	r0, r3
 800a7f8:	e7ed      	b.n	800a7d6 <strstr+0x8>
	...

0800a7fc <__locale_mb_cur_max>:
 800a7fc:	2294      	movs	r2, #148	; 0x94
 800a7fe:	4b02      	ldr	r3, [pc, #8]	; (800a808 <__locale_mb_cur_max+0xc>)
 800a800:	0052      	lsls	r2, r2, #1
 800a802:	5c98      	ldrb	r0, [r3, r2]
 800a804:	4770      	bx	lr
 800a806:	46c0      	nop			; (mov r8, r8)
 800a808:	20000454 	.word	0x20000454

0800a80c <_close_r>:
 800a80c:	2300      	movs	r3, #0
 800a80e:	b570      	push	{r4, r5, r6, lr}
 800a810:	4d06      	ldr	r5, [pc, #24]	; (800a82c <_close_r+0x20>)
 800a812:	0004      	movs	r4, r0
 800a814:	0008      	movs	r0, r1
 800a816:	602b      	str	r3, [r5, #0]
 800a818:	f7f8 ff19 	bl	800364e <_close>
 800a81c:	1c43      	adds	r3, r0, #1
 800a81e:	d103      	bne.n	800a828 <_close_r+0x1c>
 800a820:	682b      	ldr	r3, [r5, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d000      	beq.n	800a828 <_close_r+0x1c>
 800a826:	6023      	str	r3, [r4, #0]
 800a828:	bd70      	pop	{r4, r5, r6, pc}
 800a82a:	46c0      	nop			; (mov r8, r8)
 800a82c:	20000d40 	.word	0x20000d40

0800a830 <_lseek_r>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	0004      	movs	r4, r0
 800a834:	0008      	movs	r0, r1
 800a836:	0011      	movs	r1, r2
 800a838:	001a      	movs	r2, r3
 800a83a:	2300      	movs	r3, #0
 800a83c:	4d05      	ldr	r5, [pc, #20]	; (800a854 <_lseek_r+0x24>)
 800a83e:	602b      	str	r3, [r5, #0]
 800a840:	f7f8 ff26 	bl	8003690 <_lseek>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d103      	bne.n	800a850 <_lseek_r+0x20>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d000      	beq.n	800a850 <_lseek_r+0x20>
 800a84e:	6023      	str	r3, [r4, #0]
 800a850:	bd70      	pop	{r4, r5, r6, pc}
 800a852:	46c0      	nop			; (mov r8, r8)
 800a854:	20000d40 	.word	0x20000d40

0800a858 <_read_r>:
 800a858:	b570      	push	{r4, r5, r6, lr}
 800a85a:	0004      	movs	r4, r0
 800a85c:	0008      	movs	r0, r1
 800a85e:	0011      	movs	r1, r2
 800a860:	001a      	movs	r2, r3
 800a862:	2300      	movs	r3, #0
 800a864:	4d05      	ldr	r5, [pc, #20]	; (800a87c <_read_r+0x24>)
 800a866:	602b      	str	r3, [r5, #0]
 800a868:	f7f8 feb8 	bl	80035dc <_read>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d103      	bne.n	800a878 <_read_r+0x20>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d000      	beq.n	800a878 <_read_r+0x20>
 800a876:	6023      	str	r3, [r4, #0]
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	46c0      	nop			; (mov r8, r8)
 800a87c:	20000d40 	.word	0x20000d40

0800a880 <_sbrk_r>:
 800a880:	2300      	movs	r3, #0
 800a882:	b570      	push	{r4, r5, r6, lr}
 800a884:	4d06      	ldr	r5, [pc, #24]	; (800a8a0 <_sbrk_r+0x20>)
 800a886:	0004      	movs	r4, r0
 800a888:	0008      	movs	r0, r1
 800a88a:	602b      	str	r3, [r5, #0]
 800a88c:	f7f8 ff0c 	bl	80036a8 <_sbrk>
 800a890:	1c43      	adds	r3, r0, #1
 800a892:	d103      	bne.n	800a89c <_sbrk_r+0x1c>
 800a894:	682b      	ldr	r3, [r5, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d000      	beq.n	800a89c <_sbrk_r+0x1c>
 800a89a:	6023      	str	r3, [r4, #0]
 800a89c:	bd70      	pop	{r4, r5, r6, pc}
 800a89e:	46c0      	nop			; (mov r8, r8)
 800a8a0:	20000d40 	.word	0x20000d40

0800a8a4 <_write_r>:
 800a8a4:	b570      	push	{r4, r5, r6, lr}
 800a8a6:	0004      	movs	r4, r0
 800a8a8:	0008      	movs	r0, r1
 800a8aa:	0011      	movs	r1, r2
 800a8ac:	001a      	movs	r2, r3
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	4d05      	ldr	r5, [pc, #20]	; (800a8c8 <_write_r+0x24>)
 800a8b2:	602b      	str	r3, [r5, #0]
 800a8b4:	f7f8 feaf 	bl	8003616 <_write>
 800a8b8:	1c43      	adds	r3, r0, #1
 800a8ba:	d103      	bne.n	800a8c4 <_write_r+0x20>
 800a8bc:	682b      	ldr	r3, [r5, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d000      	beq.n	800a8c4 <_write_r+0x20>
 800a8c2:	6023      	str	r3, [r4, #0]
 800a8c4:	bd70      	pop	{r4, r5, r6, pc}
 800a8c6:	46c0      	nop			; (mov r8, r8)
 800a8c8:	20000d40 	.word	0x20000d40

0800a8cc <__errno>:
 800a8cc:	4b01      	ldr	r3, [pc, #4]	; (800a8d4 <__errno+0x8>)
 800a8ce:	6818      	ldr	r0, [r3, #0]
 800a8d0:	4770      	bx	lr
 800a8d2:	46c0      	nop			; (mov r8, r8)
 800a8d4:	200006e0 	.word	0x200006e0

0800a8d8 <__libc_init_array>:
 800a8d8:	b570      	push	{r4, r5, r6, lr}
 800a8da:	2600      	movs	r6, #0
 800a8dc:	4c0c      	ldr	r4, [pc, #48]	; (800a910 <__libc_init_array+0x38>)
 800a8de:	4d0d      	ldr	r5, [pc, #52]	; (800a914 <__libc_init_array+0x3c>)
 800a8e0:	1b64      	subs	r4, r4, r5
 800a8e2:	10a4      	asrs	r4, r4, #2
 800a8e4:	42a6      	cmp	r6, r4
 800a8e6:	d109      	bne.n	800a8fc <__libc_init_array+0x24>
 800a8e8:	2600      	movs	r6, #0
 800a8ea:	f006 fcc5 	bl	8011278 <_init>
 800a8ee:	4c0a      	ldr	r4, [pc, #40]	; (800a918 <__libc_init_array+0x40>)
 800a8f0:	4d0a      	ldr	r5, [pc, #40]	; (800a91c <__libc_init_array+0x44>)
 800a8f2:	1b64      	subs	r4, r4, r5
 800a8f4:	10a4      	asrs	r4, r4, #2
 800a8f6:	42a6      	cmp	r6, r4
 800a8f8:	d105      	bne.n	800a906 <__libc_init_array+0x2e>
 800a8fa:	bd70      	pop	{r4, r5, r6, pc}
 800a8fc:	00b3      	lsls	r3, r6, #2
 800a8fe:	58eb      	ldr	r3, [r5, r3]
 800a900:	4798      	blx	r3
 800a902:	3601      	adds	r6, #1
 800a904:	e7ee      	b.n	800a8e4 <__libc_init_array+0xc>
 800a906:	00b3      	lsls	r3, r6, #2
 800a908:	58eb      	ldr	r3, [r5, r3]
 800a90a:	4798      	blx	r3
 800a90c:	3601      	adds	r6, #1
 800a90e:	e7f2      	b.n	800a8f6 <__libc_init_array+0x1e>
 800a910:	08012f54 	.word	0x08012f54
 800a914:	08012f54 	.word	0x08012f54
 800a918:	08012f5c 	.word	0x08012f5c
 800a91c:	08012f54 	.word	0x08012f54

0800a920 <__retarget_lock_init_recursive>:
 800a920:	4770      	bx	lr

0800a922 <__retarget_lock_close_recursive>:
 800a922:	4770      	bx	lr

0800a924 <__retarget_lock_acquire_recursive>:
 800a924:	4770      	bx	lr

0800a926 <__retarget_lock_release_recursive>:
 800a926:	4770      	bx	lr

0800a928 <sysconf>:
 800a928:	2380      	movs	r3, #128	; 0x80
 800a92a:	b510      	push	{r4, lr}
 800a92c:	2808      	cmp	r0, #8
 800a92e:	d004      	beq.n	800a93a <sysconf+0x12>
 800a930:	f7ff ffcc 	bl	800a8cc <__errno>
 800a934:	2316      	movs	r3, #22
 800a936:	6003      	str	r3, [r0, #0]
 800a938:	3b17      	subs	r3, #23
 800a93a:	0018      	movs	r0, r3
 800a93c:	bd10      	pop	{r4, pc}

0800a93e <memcpy>:
 800a93e:	2300      	movs	r3, #0
 800a940:	b510      	push	{r4, lr}
 800a942:	429a      	cmp	r2, r3
 800a944:	d100      	bne.n	800a948 <memcpy+0xa>
 800a946:	bd10      	pop	{r4, pc}
 800a948:	5ccc      	ldrb	r4, [r1, r3]
 800a94a:	54c4      	strb	r4, [r0, r3]
 800a94c:	3301      	adds	r3, #1
 800a94e:	e7f8      	b.n	800a942 <memcpy+0x4>

0800a950 <nan>:
 800a950:	2000      	movs	r0, #0
 800a952:	4901      	ldr	r1, [pc, #4]	; (800a958 <nan+0x8>)
 800a954:	4770      	bx	lr
 800a956:	46c0      	nop			; (mov r8, r8)
 800a958:	7ff80000 	.word	0x7ff80000

0800a95c <nanf>:
 800a95c:	4800      	ldr	r0, [pc, #0]	; (800a960 <nanf+0x4>)
 800a95e:	4770      	bx	lr
 800a960:	7fc00000 	.word	0x7fc00000

0800a964 <register_fini>:
 800a964:	4b03      	ldr	r3, [pc, #12]	; (800a974 <register_fini+0x10>)
 800a966:	b510      	push	{r4, lr}
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d002      	beq.n	800a972 <register_fini+0xe>
 800a96c:	4802      	ldr	r0, [pc, #8]	; (800a978 <register_fini+0x14>)
 800a96e:	f000 f805 	bl	800a97c <atexit>
 800a972:	bd10      	pop	{r4, pc}
 800a974:	00000000 	.word	0x00000000
 800a978:	0800e6d9 	.word	0x0800e6d9

0800a97c <atexit>:
 800a97c:	2300      	movs	r3, #0
 800a97e:	b510      	push	{r4, lr}
 800a980:	0001      	movs	r1, r0
 800a982:	001a      	movs	r2, r3
 800a984:	0018      	movs	r0, r3
 800a986:	f003 fef9 	bl	800e77c <__register_exitproc>
 800a98a:	bd10      	pop	{r4, pc}

0800a98c <_malloc_trim_r>:
 800a98c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a98e:	0004      	movs	r4, r0
 800a990:	2008      	movs	r0, #8
 800a992:	000d      	movs	r5, r1
 800a994:	f7ff ffc8 	bl	800a928 <sysconf>
 800a998:	0006      	movs	r6, r0
 800a99a:	0020      	movs	r0, r4
 800a99c:	f7fe fe7e 	bl	800969c <__malloc_lock>
 800a9a0:	2203      	movs	r2, #3
 800a9a2:	4f21      	ldr	r7, [pc, #132]	; (800aa28 <_malloc_trim_r+0x9c>)
 800a9a4:	0031      	movs	r1, r6
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	4393      	bics	r3, r2
 800a9ac:	1b58      	subs	r0, r3, r5
 800a9ae:	3811      	subs	r0, #17
 800a9b0:	1980      	adds	r0, r0, r6
 800a9b2:	9301      	str	r3, [sp, #4]
 800a9b4:	f7f5 fbc2 	bl	800013c <__udivsi3>
 800a9b8:	1e45      	subs	r5, r0, #1
 800a9ba:	4375      	muls	r5, r6
 800a9bc:	42ae      	cmp	r6, r5
 800a9be:	dd04      	ble.n	800a9ca <_malloc_trim_r+0x3e>
 800a9c0:	0020      	movs	r0, r4
 800a9c2:	f7fe fe73 	bl	80096ac <__malloc_unlock>
 800a9c6:	2000      	movs	r0, #0
 800a9c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	0020      	movs	r0, r4
 800a9ce:	f7ff ff57 	bl	800a880 <_sbrk_r>
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	9a01      	ldr	r2, [sp, #4]
 800a9d6:	189b      	adds	r3, r3, r2
 800a9d8:	4298      	cmp	r0, r3
 800a9da:	d1f1      	bne.n	800a9c0 <_malloc_trim_r+0x34>
 800a9dc:	0020      	movs	r0, r4
 800a9de:	4269      	negs	r1, r5
 800a9e0:	f7ff ff4e 	bl	800a880 <_sbrk_r>
 800a9e4:	3001      	adds	r0, #1
 800a9e6:	d110      	bne.n	800aa0a <_malloc_trim_r+0x7e>
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	0020      	movs	r0, r4
 800a9ec:	f7ff ff48 	bl	800a880 <_sbrk_r>
 800a9f0:	68ba      	ldr	r2, [r7, #8]
 800a9f2:	1a81      	subs	r1, r0, r2
 800a9f4:	290f      	cmp	r1, #15
 800a9f6:	dde3      	ble.n	800a9c0 <_malloc_trim_r+0x34>
 800a9f8:	4d0c      	ldr	r5, [pc, #48]	; (800aa2c <_malloc_trim_r+0xa0>)
 800a9fa:	4b0d      	ldr	r3, [pc, #52]	; (800aa30 <_malloc_trim_r+0xa4>)
 800a9fc:	682d      	ldr	r5, [r5, #0]
 800a9fe:	1b40      	subs	r0, r0, r5
 800aa00:	6018      	str	r0, [r3, #0]
 800aa02:	2301      	movs	r3, #1
 800aa04:	430b      	orrs	r3, r1
 800aa06:	6053      	str	r3, [r2, #4]
 800aa08:	e7da      	b.n	800a9c0 <_malloc_trim_r+0x34>
 800aa0a:	2601      	movs	r6, #1
 800aa0c:	9b01      	ldr	r3, [sp, #4]
 800aa0e:	68ba      	ldr	r2, [r7, #8]
 800aa10:	1b5b      	subs	r3, r3, r5
 800aa12:	4333      	orrs	r3, r6
 800aa14:	6053      	str	r3, [r2, #4]
 800aa16:	4a06      	ldr	r2, [pc, #24]	; (800aa30 <_malloc_trim_r+0xa4>)
 800aa18:	0020      	movs	r0, r4
 800aa1a:	6813      	ldr	r3, [r2, #0]
 800aa1c:	1b5b      	subs	r3, r3, r5
 800aa1e:	6013      	str	r3, [r2, #0]
 800aa20:	f7fe fe44 	bl	80096ac <__malloc_unlock>
 800aa24:	0030      	movs	r0, r6
 800aa26:	e7cf      	b.n	800a9c8 <_malloc_trim_r+0x3c>
 800aa28:	20000038 	.word	0x20000038
 800aa2c:	20000440 	.word	0x20000440
 800aa30:	20000bd0 	.word	0x20000bd0

0800aa34 <_free_r>:
 800aa34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa36:	1e0d      	subs	r5, r1, #0
 800aa38:	9001      	str	r0, [sp, #4]
 800aa3a:	d02d      	beq.n	800aa98 <_free_r+0x64>
 800aa3c:	f7fe fe2e 	bl	800969c <__malloc_lock>
 800aa40:	2301      	movs	r3, #1
 800aa42:	0029      	movs	r1, r5
 800aa44:	469c      	mov	ip, r3
 800aa46:	3908      	subs	r1, #8
 800aa48:	684f      	ldr	r7, [r1, #4]
 800aa4a:	4662      	mov	r2, ip
 800aa4c:	003b      	movs	r3, r7
 800aa4e:	4664      	mov	r4, ip
 800aa50:	4393      	bics	r3, r2
 800aa52:	18c8      	adds	r0, r1, r3
 800aa54:	6845      	ldr	r5, [r0, #4]
 800aa56:	3202      	adds	r2, #2
 800aa58:	4395      	bics	r5, r2
 800aa5a:	4a4a      	ldr	r2, [pc, #296]	; (800ab84 <_free_r+0x150>)
 800aa5c:	4027      	ands	r7, r4
 800aa5e:	6896      	ldr	r6, [r2, #8]
 800aa60:	4286      	cmp	r6, r0
 800aa62:	d11a      	bne.n	800aa9a <_free_r+0x66>
 800aa64:	195b      	adds	r3, r3, r5
 800aa66:	2f00      	cmp	r7, #0
 800aa68:	d106      	bne.n	800aa78 <_free_r+0x44>
 800aa6a:	6808      	ldr	r0, [r1, #0]
 800aa6c:	1a09      	subs	r1, r1, r0
 800aa6e:	688d      	ldr	r5, [r1, #8]
 800aa70:	181b      	adds	r3, r3, r0
 800aa72:	68c8      	ldr	r0, [r1, #12]
 800aa74:	60e8      	str	r0, [r5, #12]
 800aa76:	6085      	str	r5, [r0, #8]
 800aa78:	2001      	movs	r0, #1
 800aa7a:	4318      	orrs	r0, r3
 800aa7c:	6048      	str	r0, [r1, #4]
 800aa7e:	6091      	str	r1, [r2, #8]
 800aa80:	4a41      	ldr	r2, [pc, #260]	; (800ab88 <_free_r+0x154>)
 800aa82:	6812      	ldr	r2, [r2, #0]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d804      	bhi.n	800aa92 <_free_r+0x5e>
 800aa88:	4b40      	ldr	r3, [pc, #256]	; (800ab8c <_free_r+0x158>)
 800aa8a:	9801      	ldr	r0, [sp, #4]
 800aa8c:	6819      	ldr	r1, [r3, #0]
 800aa8e:	f7ff ff7d 	bl	800a98c <_malloc_trim_r>
 800aa92:	9801      	ldr	r0, [sp, #4]
 800aa94:	f7fe fe0a 	bl	80096ac <__malloc_unlock>
 800aa98:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800aa9a:	2600      	movs	r6, #0
 800aa9c:	6045      	str	r5, [r0, #4]
 800aa9e:	42b7      	cmp	r7, r6
 800aaa0:	d109      	bne.n	800aab6 <_free_r+0x82>
 800aaa2:	680f      	ldr	r7, [r1, #0]
 800aaa4:	4c3a      	ldr	r4, [pc, #232]	; (800ab90 <_free_r+0x15c>)
 800aaa6:	1bc9      	subs	r1, r1, r7
 800aaa8:	19db      	adds	r3, r3, r7
 800aaaa:	688f      	ldr	r7, [r1, #8]
 800aaac:	42a7      	cmp	r7, r4
 800aaae:	d02c      	beq.n	800ab0a <_free_r+0xd6>
 800aab0:	68cc      	ldr	r4, [r1, #12]
 800aab2:	60fc      	str	r4, [r7, #12]
 800aab4:	60a7      	str	r7, [r4, #8]
 800aab6:	1947      	adds	r7, r0, r5
 800aab8:	687c      	ldr	r4, [r7, #4]
 800aaba:	2701      	movs	r7, #1
 800aabc:	423c      	tst	r4, r7
 800aabe:	d10b      	bne.n	800aad8 <_free_r+0xa4>
 800aac0:	195b      	adds	r3, r3, r5
 800aac2:	6885      	ldr	r5, [r0, #8]
 800aac4:	2e00      	cmp	r6, #0
 800aac6:	d122      	bne.n	800ab0e <_free_r+0xda>
 800aac8:	4c31      	ldr	r4, [pc, #196]	; (800ab90 <_free_r+0x15c>)
 800aaca:	42a5      	cmp	r5, r4
 800aacc:	d11f      	bne.n	800ab0e <_free_r+0xda>
 800aace:	003e      	movs	r6, r7
 800aad0:	6151      	str	r1, [r2, #20]
 800aad2:	6111      	str	r1, [r2, #16]
 800aad4:	60cd      	str	r5, [r1, #12]
 800aad6:	608d      	str	r5, [r1, #8]
 800aad8:	2501      	movs	r5, #1
 800aada:	0028      	movs	r0, r5
 800aadc:	4318      	orrs	r0, r3
 800aade:	6048      	str	r0, [r1, #4]
 800aae0:	50cb      	str	r3, [r1, r3]
 800aae2:	2e00      	cmp	r6, #0
 800aae4:	d1d5      	bne.n	800aa92 <_free_r+0x5e>
 800aae6:	2080      	movs	r0, #128	; 0x80
 800aae8:	0080      	lsls	r0, r0, #2
 800aaea:	4283      	cmp	r3, r0
 800aaec:	d213      	bcs.n	800ab16 <_free_r+0xe2>
 800aaee:	08d8      	lsrs	r0, r3, #3
 800aaf0:	095b      	lsrs	r3, r3, #5
 800aaf2:	409d      	lsls	r5, r3
 800aaf4:	6853      	ldr	r3, [r2, #4]
 800aaf6:	431d      	orrs	r5, r3
 800aaf8:	00c3      	lsls	r3, r0, #3
 800aafa:	189b      	adds	r3, r3, r2
 800aafc:	6055      	str	r5, [r2, #4]
 800aafe:	689a      	ldr	r2, [r3, #8]
 800ab00:	60cb      	str	r3, [r1, #12]
 800ab02:	608a      	str	r2, [r1, #8]
 800ab04:	6099      	str	r1, [r3, #8]
 800ab06:	60d1      	str	r1, [r2, #12]
 800ab08:	e7c3      	b.n	800aa92 <_free_r+0x5e>
 800ab0a:	4666      	mov	r6, ip
 800ab0c:	e7d3      	b.n	800aab6 <_free_r+0x82>
 800ab0e:	68c0      	ldr	r0, [r0, #12]
 800ab10:	60e8      	str	r0, [r5, #12]
 800ab12:	6085      	str	r5, [r0, #8]
 800ab14:	e7e0      	b.n	800aad8 <_free_r+0xa4>
 800ab16:	0a5d      	lsrs	r5, r3, #9
 800ab18:	2d04      	cmp	r5, #4
 800ab1a:	d812      	bhi.n	800ab42 <_free_r+0x10e>
 800ab1c:	0998      	lsrs	r0, r3, #6
 800ab1e:	3038      	adds	r0, #56	; 0x38
 800ab20:	00c6      	lsls	r6, r0, #3
 800ab22:	18b6      	adds	r6, r6, r2
 800ab24:	68b5      	ldr	r5, [r6, #8]
 800ab26:	2703      	movs	r7, #3
 800ab28:	42ae      	cmp	r6, r5
 800ab2a:	d125      	bne.n	800ab78 <_free_r+0x144>
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	1080      	asrs	r0, r0, #2
 800ab30:	4083      	lsls	r3, r0
 800ab32:	6850      	ldr	r0, [r2, #4]
 800ab34:	4303      	orrs	r3, r0
 800ab36:	6053      	str	r3, [r2, #4]
 800ab38:	60ce      	str	r6, [r1, #12]
 800ab3a:	608d      	str	r5, [r1, #8]
 800ab3c:	60b1      	str	r1, [r6, #8]
 800ab3e:	60e9      	str	r1, [r5, #12]
 800ab40:	e7a7      	b.n	800aa92 <_free_r+0x5e>
 800ab42:	2d14      	cmp	r5, #20
 800ab44:	d802      	bhi.n	800ab4c <_free_r+0x118>
 800ab46:	0028      	movs	r0, r5
 800ab48:	305b      	adds	r0, #91	; 0x5b
 800ab4a:	e7e9      	b.n	800ab20 <_free_r+0xec>
 800ab4c:	2d54      	cmp	r5, #84	; 0x54
 800ab4e:	d802      	bhi.n	800ab56 <_free_r+0x122>
 800ab50:	0b18      	lsrs	r0, r3, #12
 800ab52:	306e      	adds	r0, #110	; 0x6e
 800ab54:	e7e4      	b.n	800ab20 <_free_r+0xec>
 800ab56:	20aa      	movs	r0, #170	; 0xaa
 800ab58:	0040      	lsls	r0, r0, #1
 800ab5a:	4285      	cmp	r5, r0
 800ab5c:	d802      	bhi.n	800ab64 <_free_r+0x130>
 800ab5e:	0bd8      	lsrs	r0, r3, #15
 800ab60:	3077      	adds	r0, #119	; 0x77
 800ab62:	e7dd      	b.n	800ab20 <_free_r+0xec>
 800ab64:	4e0b      	ldr	r6, [pc, #44]	; (800ab94 <_free_r+0x160>)
 800ab66:	207e      	movs	r0, #126	; 0x7e
 800ab68:	42b5      	cmp	r5, r6
 800ab6a:	d8d9      	bhi.n	800ab20 <_free_r+0xec>
 800ab6c:	0c98      	lsrs	r0, r3, #18
 800ab6e:	307c      	adds	r0, #124	; 0x7c
 800ab70:	e7d6      	b.n	800ab20 <_free_r+0xec>
 800ab72:	68ad      	ldr	r5, [r5, #8]
 800ab74:	42ae      	cmp	r6, r5
 800ab76:	d003      	beq.n	800ab80 <_free_r+0x14c>
 800ab78:	686a      	ldr	r2, [r5, #4]
 800ab7a:	43ba      	bics	r2, r7
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d8f8      	bhi.n	800ab72 <_free_r+0x13e>
 800ab80:	68ee      	ldr	r6, [r5, #12]
 800ab82:	e7d9      	b.n	800ab38 <_free_r+0x104>
 800ab84:	20000038 	.word	0x20000038
 800ab88:	20000444 	.word	0x20000444
 800ab8c:	20000c00 	.word	0x20000c00
 800ab90:	20000040 	.word	0x20000040
 800ab94:	00000554 	.word	0x00000554

0800ab98 <rshift>:
 800ab98:	0002      	movs	r2, r0
 800ab9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab9c:	6904      	ldr	r4, [r0, #16]
 800ab9e:	114b      	asrs	r3, r1, #5
 800aba0:	b085      	sub	sp, #20
 800aba2:	3214      	adds	r2, #20
 800aba4:	9302      	str	r3, [sp, #8]
 800aba6:	114d      	asrs	r5, r1, #5
 800aba8:	0013      	movs	r3, r2
 800abaa:	42ac      	cmp	r4, r5
 800abac:	dd32      	ble.n	800ac14 <rshift+0x7c>
 800abae:	261f      	movs	r6, #31
 800abb0:	000f      	movs	r7, r1
 800abb2:	114b      	asrs	r3, r1, #5
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	00a5      	lsls	r5, r4, #2
 800abb8:	18d3      	adds	r3, r2, r3
 800abba:	4037      	ands	r7, r6
 800abbc:	1955      	adds	r5, r2, r5
 800abbe:	9300      	str	r3, [sp, #0]
 800abc0:	9701      	str	r7, [sp, #4]
 800abc2:	4231      	tst	r1, r6
 800abc4:	d10d      	bne.n	800abe2 <rshift+0x4a>
 800abc6:	0016      	movs	r6, r2
 800abc8:	0019      	movs	r1, r3
 800abca:	428d      	cmp	r5, r1
 800abcc:	d836      	bhi.n	800ac3c <rshift+0xa4>
 800abce:	9900      	ldr	r1, [sp, #0]
 800abd0:	2300      	movs	r3, #0
 800abd2:	3903      	subs	r1, #3
 800abd4:	428d      	cmp	r5, r1
 800abd6:	d302      	bcc.n	800abde <rshift+0x46>
 800abd8:	9b02      	ldr	r3, [sp, #8]
 800abda:	1ae4      	subs	r4, r4, r3
 800abdc:	00a3      	lsls	r3, r4, #2
 800abde:	18d3      	adds	r3, r2, r3
 800abe0:	e018      	b.n	800ac14 <rshift+0x7c>
 800abe2:	2120      	movs	r1, #32
 800abe4:	9e01      	ldr	r6, [sp, #4]
 800abe6:	9f01      	ldr	r7, [sp, #4]
 800abe8:	1b89      	subs	r1, r1, r6
 800abea:	9e00      	ldr	r6, [sp, #0]
 800abec:	9103      	str	r1, [sp, #12]
 800abee:	ce02      	ldmia	r6!, {r1}
 800abf0:	4694      	mov	ip, r2
 800abf2:	40f9      	lsrs	r1, r7
 800abf4:	42b5      	cmp	r5, r6
 800abf6:	d816      	bhi.n	800ac26 <rshift+0x8e>
 800abf8:	9e00      	ldr	r6, [sp, #0]
 800abfa:	2300      	movs	r3, #0
 800abfc:	3601      	adds	r6, #1
 800abfe:	42b5      	cmp	r5, r6
 800ac00:	d303      	bcc.n	800ac0a <rshift+0x72>
 800ac02:	9b02      	ldr	r3, [sp, #8]
 800ac04:	1ae3      	subs	r3, r4, r3
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	3b04      	subs	r3, #4
 800ac0a:	18d3      	adds	r3, r2, r3
 800ac0c:	6019      	str	r1, [r3, #0]
 800ac0e:	2900      	cmp	r1, #0
 800ac10:	d000      	beq.n	800ac14 <rshift+0x7c>
 800ac12:	3304      	adds	r3, #4
 800ac14:	1a99      	subs	r1, r3, r2
 800ac16:	1089      	asrs	r1, r1, #2
 800ac18:	6101      	str	r1, [r0, #16]
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d101      	bne.n	800ac22 <rshift+0x8a>
 800ac1e:	2300      	movs	r3, #0
 800ac20:	6143      	str	r3, [r0, #20]
 800ac22:	b005      	add	sp, #20
 800ac24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac26:	6837      	ldr	r7, [r6, #0]
 800ac28:	9b03      	ldr	r3, [sp, #12]
 800ac2a:	409f      	lsls	r7, r3
 800ac2c:	430f      	orrs	r7, r1
 800ac2e:	4661      	mov	r1, ip
 800ac30:	c180      	stmia	r1!, {r7}
 800ac32:	468c      	mov	ip, r1
 800ac34:	9b01      	ldr	r3, [sp, #4]
 800ac36:	ce02      	ldmia	r6!, {r1}
 800ac38:	40d9      	lsrs	r1, r3
 800ac3a:	e7db      	b.n	800abf4 <rshift+0x5c>
 800ac3c:	c980      	ldmia	r1!, {r7}
 800ac3e:	c680      	stmia	r6!, {r7}
 800ac40:	e7c3      	b.n	800abca <rshift+0x32>

0800ac42 <__hexdig_fun>:
 800ac42:	0002      	movs	r2, r0
 800ac44:	3a30      	subs	r2, #48	; 0x30
 800ac46:	0003      	movs	r3, r0
 800ac48:	2a09      	cmp	r2, #9
 800ac4a:	d802      	bhi.n	800ac52 <__hexdig_fun+0x10>
 800ac4c:	3b20      	subs	r3, #32
 800ac4e:	b2d8      	uxtb	r0, r3
 800ac50:	4770      	bx	lr
 800ac52:	0002      	movs	r2, r0
 800ac54:	3a61      	subs	r2, #97	; 0x61
 800ac56:	2a05      	cmp	r2, #5
 800ac58:	d801      	bhi.n	800ac5e <__hexdig_fun+0x1c>
 800ac5a:	3b47      	subs	r3, #71	; 0x47
 800ac5c:	e7f7      	b.n	800ac4e <__hexdig_fun+0xc>
 800ac5e:	001a      	movs	r2, r3
 800ac60:	3a41      	subs	r2, #65	; 0x41
 800ac62:	2000      	movs	r0, #0
 800ac64:	2a05      	cmp	r2, #5
 800ac66:	d8f3      	bhi.n	800ac50 <__hexdig_fun+0xe>
 800ac68:	3b27      	subs	r3, #39	; 0x27
 800ac6a:	e7f0      	b.n	800ac4e <__hexdig_fun+0xc>

0800ac6c <__gethex>:
 800ac6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac6e:	b089      	sub	sp, #36	; 0x24
 800ac70:	9307      	str	r3, [sp, #28]
 800ac72:	2302      	movs	r3, #2
 800ac74:	9201      	str	r2, [sp, #4]
 800ac76:	680a      	ldr	r2, [r1, #0]
 800ac78:	425b      	negs	r3, r3
 800ac7a:	9003      	str	r0, [sp, #12]
 800ac7c:	9106      	str	r1, [sp, #24]
 800ac7e:	1c96      	adds	r6, r2, #2
 800ac80:	1a9b      	subs	r3, r3, r2
 800ac82:	199a      	adds	r2, r3, r6
 800ac84:	9600      	str	r6, [sp, #0]
 800ac86:	9205      	str	r2, [sp, #20]
 800ac88:	9a00      	ldr	r2, [sp, #0]
 800ac8a:	3601      	adds	r6, #1
 800ac8c:	7810      	ldrb	r0, [r2, #0]
 800ac8e:	2830      	cmp	r0, #48	; 0x30
 800ac90:	d0f7      	beq.n	800ac82 <__gethex+0x16>
 800ac92:	f7ff ffd6 	bl	800ac42 <__hexdig_fun>
 800ac96:	2300      	movs	r3, #0
 800ac98:	001d      	movs	r5, r3
 800ac9a:	9302      	str	r3, [sp, #8]
 800ac9c:	4298      	cmp	r0, r3
 800ac9e:	d11d      	bne.n	800acdc <__gethex+0x70>
 800aca0:	2201      	movs	r2, #1
 800aca2:	49a6      	ldr	r1, [pc, #664]	; (800af3c <__gethex+0x2d0>)
 800aca4:	9800      	ldr	r0, [sp, #0]
 800aca6:	f7ff fd6d 	bl	800a784 <strncmp>
 800acaa:	0007      	movs	r7, r0
 800acac:	42a8      	cmp	r0, r5
 800acae:	d169      	bne.n	800ad84 <__gethex+0x118>
 800acb0:	9b00      	ldr	r3, [sp, #0]
 800acb2:	0034      	movs	r4, r6
 800acb4:	7858      	ldrb	r0, [r3, #1]
 800acb6:	f7ff ffc4 	bl	800ac42 <__hexdig_fun>
 800acba:	2301      	movs	r3, #1
 800acbc:	9302      	str	r3, [sp, #8]
 800acbe:	42a8      	cmp	r0, r5
 800acc0:	d02f      	beq.n	800ad22 <__gethex+0xb6>
 800acc2:	9600      	str	r6, [sp, #0]
 800acc4:	9b00      	ldr	r3, [sp, #0]
 800acc6:	7818      	ldrb	r0, [r3, #0]
 800acc8:	2830      	cmp	r0, #48	; 0x30
 800acca:	d009      	beq.n	800ace0 <__gethex+0x74>
 800accc:	f7ff ffb9 	bl	800ac42 <__hexdig_fun>
 800acd0:	4242      	negs	r2, r0
 800acd2:	4142      	adcs	r2, r0
 800acd4:	2301      	movs	r3, #1
 800acd6:	0035      	movs	r5, r6
 800acd8:	9202      	str	r2, [sp, #8]
 800acda:	9305      	str	r3, [sp, #20]
 800acdc:	9c00      	ldr	r4, [sp, #0]
 800acde:	e004      	b.n	800acea <__gethex+0x7e>
 800ace0:	9b00      	ldr	r3, [sp, #0]
 800ace2:	3301      	adds	r3, #1
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	e7ed      	b.n	800acc4 <__gethex+0x58>
 800ace8:	3401      	adds	r4, #1
 800acea:	7820      	ldrb	r0, [r4, #0]
 800acec:	f7ff ffa9 	bl	800ac42 <__hexdig_fun>
 800acf0:	1e07      	subs	r7, r0, #0
 800acf2:	d1f9      	bne.n	800ace8 <__gethex+0x7c>
 800acf4:	2201      	movs	r2, #1
 800acf6:	0020      	movs	r0, r4
 800acf8:	4990      	ldr	r1, [pc, #576]	; (800af3c <__gethex+0x2d0>)
 800acfa:	f7ff fd43 	bl	800a784 <strncmp>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	d10d      	bne.n	800ad1e <__gethex+0xb2>
 800ad02:	2d00      	cmp	r5, #0
 800ad04:	d106      	bne.n	800ad14 <__gethex+0xa8>
 800ad06:	3401      	adds	r4, #1
 800ad08:	0025      	movs	r5, r4
 800ad0a:	7820      	ldrb	r0, [r4, #0]
 800ad0c:	f7ff ff99 	bl	800ac42 <__hexdig_fun>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	d102      	bne.n	800ad1a <__gethex+0xae>
 800ad14:	1b2d      	subs	r5, r5, r4
 800ad16:	00af      	lsls	r7, r5, #2
 800ad18:	e003      	b.n	800ad22 <__gethex+0xb6>
 800ad1a:	3401      	adds	r4, #1
 800ad1c:	e7f5      	b.n	800ad0a <__gethex+0x9e>
 800ad1e:	2d00      	cmp	r5, #0
 800ad20:	d1f8      	bne.n	800ad14 <__gethex+0xa8>
 800ad22:	2220      	movs	r2, #32
 800ad24:	7823      	ldrb	r3, [r4, #0]
 800ad26:	0026      	movs	r6, r4
 800ad28:	4393      	bics	r3, r2
 800ad2a:	2b50      	cmp	r3, #80	; 0x50
 800ad2c:	d11d      	bne.n	800ad6a <__gethex+0xfe>
 800ad2e:	7863      	ldrb	r3, [r4, #1]
 800ad30:	2b2b      	cmp	r3, #43	; 0x2b
 800ad32:	d02c      	beq.n	800ad8e <__gethex+0x122>
 800ad34:	2b2d      	cmp	r3, #45	; 0x2d
 800ad36:	d02e      	beq.n	800ad96 <__gethex+0x12a>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	1c66      	adds	r6, r4, #1
 800ad3c:	9304      	str	r3, [sp, #16]
 800ad3e:	7830      	ldrb	r0, [r6, #0]
 800ad40:	f7ff ff7f 	bl	800ac42 <__hexdig_fun>
 800ad44:	1e43      	subs	r3, r0, #1
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	2b18      	cmp	r3, #24
 800ad4a:	d82b      	bhi.n	800ada4 <__gethex+0x138>
 800ad4c:	3810      	subs	r0, #16
 800ad4e:	0005      	movs	r5, r0
 800ad50:	7870      	ldrb	r0, [r6, #1]
 800ad52:	f7ff ff76 	bl	800ac42 <__hexdig_fun>
 800ad56:	1e43      	subs	r3, r0, #1
 800ad58:	b2db      	uxtb	r3, r3
 800ad5a:	3601      	adds	r6, #1
 800ad5c:	2b18      	cmp	r3, #24
 800ad5e:	d91c      	bls.n	800ad9a <__gethex+0x12e>
 800ad60:	9b04      	ldr	r3, [sp, #16]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d000      	beq.n	800ad68 <__gethex+0xfc>
 800ad66:	426d      	negs	r5, r5
 800ad68:	197f      	adds	r7, r7, r5
 800ad6a:	9b06      	ldr	r3, [sp, #24]
 800ad6c:	601e      	str	r6, [r3, #0]
 800ad6e:	9b02      	ldr	r3, [sp, #8]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d019      	beq.n	800ada8 <__gethex+0x13c>
 800ad74:	2600      	movs	r6, #0
 800ad76:	9b05      	ldr	r3, [sp, #20]
 800ad78:	42b3      	cmp	r3, r6
 800ad7a:	d100      	bne.n	800ad7e <__gethex+0x112>
 800ad7c:	3606      	adds	r6, #6
 800ad7e:	0030      	movs	r0, r6
 800ad80:	b009      	add	sp, #36	; 0x24
 800ad82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad84:	2301      	movs	r3, #1
 800ad86:	2700      	movs	r7, #0
 800ad88:	9c00      	ldr	r4, [sp, #0]
 800ad8a:	9302      	str	r3, [sp, #8]
 800ad8c:	e7c9      	b.n	800ad22 <__gethex+0xb6>
 800ad8e:	2300      	movs	r3, #0
 800ad90:	9304      	str	r3, [sp, #16]
 800ad92:	1ca6      	adds	r6, r4, #2
 800ad94:	e7d3      	b.n	800ad3e <__gethex+0xd2>
 800ad96:	2301      	movs	r3, #1
 800ad98:	e7fa      	b.n	800ad90 <__gethex+0x124>
 800ad9a:	230a      	movs	r3, #10
 800ad9c:	435d      	muls	r5, r3
 800ad9e:	182d      	adds	r5, r5, r0
 800ada0:	3d10      	subs	r5, #16
 800ada2:	e7d5      	b.n	800ad50 <__gethex+0xe4>
 800ada4:	0026      	movs	r6, r4
 800ada6:	e7e0      	b.n	800ad6a <__gethex+0xfe>
 800ada8:	9b00      	ldr	r3, [sp, #0]
 800adaa:	9902      	ldr	r1, [sp, #8]
 800adac:	1ae3      	subs	r3, r4, r3
 800adae:	3b01      	subs	r3, #1
 800adb0:	2b07      	cmp	r3, #7
 800adb2:	dc0a      	bgt.n	800adca <__gethex+0x15e>
 800adb4:	9803      	ldr	r0, [sp, #12]
 800adb6:	f000 fa5d 	bl	800b274 <_Balloc>
 800adba:	1e05      	subs	r5, r0, #0
 800adbc:	d108      	bne.n	800add0 <__gethex+0x164>
 800adbe:	002a      	movs	r2, r5
 800adc0:	21e4      	movs	r1, #228	; 0xe4
 800adc2:	4b5f      	ldr	r3, [pc, #380]	; (800af40 <__gethex+0x2d4>)
 800adc4:	485f      	ldr	r0, [pc, #380]	; (800af44 <__gethex+0x2d8>)
 800adc6:	f003 fd19 	bl	800e7fc <__assert_func>
 800adca:	3101      	adds	r1, #1
 800adcc:	105b      	asrs	r3, r3, #1
 800adce:	e7ef      	b.n	800adb0 <__gethex+0x144>
 800add0:	0003      	movs	r3, r0
 800add2:	3314      	adds	r3, #20
 800add4:	9302      	str	r3, [sp, #8]
 800add6:	9305      	str	r3, [sp, #20]
 800add8:	2300      	movs	r3, #0
 800adda:	001e      	movs	r6, r3
 800addc:	9304      	str	r3, [sp, #16]
 800adde:	9b00      	ldr	r3, [sp, #0]
 800ade0:	42a3      	cmp	r3, r4
 800ade2:	d33f      	bcc.n	800ae64 <__gethex+0x1f8>
 800ade4:	9c05      	ldr	r4, [sp, #20]
 800ade6:	9b02      	ldr	r3, [sp, #8]
 800ade8:	c440      	stmia	r4!, {r6}
 800adea:	1ae4      	subs	r4, r4, r3
 800adec:	10a4      	asrs	r4, r4, #2
 800adee:	0030      	movs	r0, r6
 800adf0:	612c      	str	r4, [r5, #16]
 800adf2:	f000 fb01 	bl	800b3f8 <__hi0bits>
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	0164      	lsls	r4, r4, #5
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	1a26      	subs	r6, r4, r0
 800adfe:	9300      	str	r3, [sp, #0]
 800ae00:	429e      	cmp	r6, r3
 800ae02:	dd51      	ble.n	800aea8 <__gethex+0x23c>
 800ae04:	1af6      	subs	r6, r6, r3
 800ae06:	0031      	movs	r1, r6
 800ae08:	0028      	movs	r0, r5
 800ae0a:	f000 fe7b 	bl	800bb04 <__any_on>
 800ae0e:	1e04      	subs	r4, r0, #0
 800ae10:	d016      	beq.n	800ae40 <__gethex+0x1d4>
 800ae12:	2401      	movs	r4, #1
 800ae14:	231f      	movs	r3, #31
 800ae16:	0020      	movs	r0, r4
 800ae18:	1e72      	subs	r2, r6, #1
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	4098      	lsls	r0, r3
 800ae1e:	0003      	movs	r3, r0
 800ae20:	1151      	asrs	r1, r2, #5
 800ae22:	9802      	ldr	r0, [sp, #8]
 800ae24:	0089      	lsls	r1, r1, #2
 800ae26:	5809      	ldr	r1, [r1, r0]
 800ae28:	4219      	tst	r1, r3
 800ae2a:	d009      	beq.n	800ae40 <__gethex+0x1d4>
 800ae2c:	42a2      	cmp	r2, r4
 800ae2e:	dd06      	ble.n	800ae3e <__gethex+0x1d2>
 800ae30:	0028      	movs	r0, r5
 800ae32:	1eb1      	subs	r1, r6, #2
 800ae34:	f000 fe66 	bl	800bb04 <__any_on>
 800ae38:	3402      	adds	r4, #2
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	d100      	bne.n	800ae40 <__gethex+0x1d4>
 800ae3e:	2402      	movs	r4, #2
 800ae40:	0031      	movs	r1, r6
 800ae42:	0028      	movs	r0, r5
 800ae44:	f7ff fea8 	bl	800ab98 <rshift>
 800ae48:	19bf      	adds	r7, r7, r6
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	689b      	ldr	r3, [r3, #8]
 800ae4e:	42bb      	cmp	r3, r7
 800ae50:	da3a      	bge.n	800aec8 <__gethex+0x25c>
 800ae52:	0029      	movs	r1, r5
 800ae54:	9803      	ldr	r0, [sp, #12]
 800ae56:	f000 fa35 	bl	800b2c4 <_Bfree>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae5e:	26a3      	movs	r6, #163	; 0xa3
 800ae60:	6013      	str	r3, [r2, #0]
 800ae62:	e78c      	b.n	800ad7e <__gethex+0x112>
 800ae64:	3c01      	subs	r4, #1
 800ae66:	7823      	ldrb	r3, [r4, #0]
 800ae68:	2b2e      	cmp	r3, #46	; 0x2e
 800ae6a:	d012      	beq.n	800ae92 <__gethex+0x226>
 800ae6c:	9b04      	ldr	r3, [sp, #16]
 800ae6e:	2b20      	cmp	r3, #32
 800ae70:	d104      	bne.n	800ae7c <__gethex+0x210>
 800ae72:	9b05      	ldr	r3, [sp, #20]
 800ae74:	c340      	stmia	r3!, {r6}
 800ae76:	2600      	movs	r6, #0
 800ae78:	9305      	str	r3, [sp, #20]
 800ae7a:	9604      	str	r6, [sp, #16]
 800ae7c:	7820      	ldrb	r0, [r4, #0]
 800ae7e:	f7ff fee0 	bl	800ac42 <__hexdig_fun>
 800ae82:	230f      	movs	r3, #15
 800ae84:	4018      	ands	r0, r3
 800ae86:	9b04      	ldr	r3, [sp, #16]
 800ae88:	4098      	lsls	r0, r3
 800ae8a:	3304      	adds	r3, #4
 800ae8c:	4306      	orrs	r6, r0
 800ae8e:	9304      	str	r3, [sp, #16]
 800ae90:	e7a5      	b.n	800adde <__gethex+0x172>
 800ae92:	9b00      	ldr	r3, [sp, #0]
 800ae94:	42a3      	cmp	r3, r4
 800ae96:	d8e9      	bhi.n	800ae6c <__gethex+0x200>
 800ae98:	2201      	movs	r2, #1
 800ae9a:	0020      	movs	r0, r4
 800ae9c:	4927      	ldr	r1, [pc, #156]	; (800af3c <__gethex+0x2d0>)
 800ae9e:	f7ff fc71 	bl	800a784 <strncmp>
 800aea2:	2800      	cmp	r0, #0
 800aea4:	d1e2      	bne.n	800ae6c <__gethex+0x200>
 800aea6:	e79a      	b.n	800adde <__gethex+0x172>
 800aea8:	9b00      	ldr	r3, [sp, #0]
 800aeaa:	2400      	movs	r4, #0
 800aeac:	429e      	cmp	r6, r3
 800aeae:	dacc      	bge.n	800ae4a <__gethex+0x1de>
 800aeb0:	1b9e      	subs	r6, r3, r6
 800aeb2:	0029      	movs	r1, r5
 800aeb4:	0032      	movs	r2, r6
 800aeb6:	9803      	ldr	r0, [sp, #12]
 800aeb8:	f000 fbf0 	bl	800b69c <__lshift>
 800aebc:	0003      	movs	r3, r0
 800aebe:	3314      	adds	r3, #20
 800aec0:	0005      	movs	r5, r0
 800aec2:	1bbf      	subs	r7, r7, r6
 800aec4:	9302      	str	r3, [sp, #8]
 800aec6:	e7c0      	b.n	800ae4a <__gethex+0x1de>
 800aec8:	9b01      	ldr	r3, [sp, #4]
 800aeca:	685e      	ldr	r6, [r3, #4]
 800aecc:	42be      	cmp	r6, r7
 800aece:	dd70      	ble.n	800afb2 <__gethex+0x346>
 800aed0:	9b00      	ldr	r3, [sp, #0]
 800aed2:	1bf6      	subs	r6, r6, r7
 800aed4:	42b3      	cmp	r3, r6
 800aed6:	dc37      	bgt.n	800af48 <__gethex+0x2dc>
 800aed8:	9b01      	ldr	r3, [sp, #4]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	2b02      	cmp	r3, #2
 800aede:	d024      	beq.n	800af2a <__gethex+0x2be>
 800aee0:	2b03      	cmp	r3, #3
 800aee2:	d026      	beq.n	800af32 <__gethex+0x2c6>
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d117      	bne.n	800af18 <__gethex+0x2ac>
 800aee8:	9b00      	ldr	r3, [sp, #0]
 800aeea:	42b3      	cmp	r3, r6
 800aeec:	d114      	bne.n	800af18 <__gethex+0x2ac>
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d10b      	bne.n	800af0a <__gethex+0x29e>
 800aef2:	9b01      	ldr	r3, [sp, #4]
 800aef4:	9a07      	ldr	r2, [sp, #28]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	2662      	movs	r6, #98	; 0x62
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	2301      	movs	r3, #1
 800aefe:	9a02      	ldr	r2, [sp, #8]
 800af00:	612b      	str	r3, [r5, #16]
 800af02:	6013      	str	r3, [r2, #0]
 800af04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af06:	601d      	str	r5, [r3, #0]
 800af08:	e739      	b.n	800ad7e <__gethex+0x112>
 800af0a:	9900      	ldr	r1, [sp, #0]
 800af0c:	0028      	movs	r0, r5
 800af0e:	3901      	subs	r1, #1
 800af10:	f000 fdf8 	bl	800bb04 <__any_on>
 800af14:	2800      	cmp	r0, #0
 800af16:	d1ec      	bne.n	800aef2 <__gethex+0x286>
 800af18:	0029      	movs	r1, r5
 800af1a:	9803      	ldr	r0, [sp, #12]
 800af1c:	f000 f9d2 	bl	800b2c4 <_Bfree>
 800af20:	2300      	movs	r3, #0
 800af22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af24:	2650      	movs	r6, #80	; 0x50
 800af26:	6013      	str	r3, [r2, #0]
 800af28:	e729      	b.n	800ad7e <__gethex+0x112>
 800af2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1f3      	bne.n	800af18 <__gethex+0x2ac>
 800af30:	e7df      	b.n	800aef2 <__gethex+0x286>
 800af32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1dc      	bne.n	800aef2 <__gethex+0x286>
 800af38:	e7ee      	b.n	800af18 <__gethex+0x2ac>
 800af3a:	46c0      	nop			; (mov r8, r8)
 800af3c:	08012ae0 	.word	0x08012ae0
 800af40:	08012c41 	.word	0x08012c41
 800af44:	08012c52 	.word	0x08012c52
 800af48:	1e77      	subs	r7, r6, #1
 800af4a:	2c00      	cmp	r4, #0
 800af4c:	d12f      	bne.n	800afae <__gethex+0x342>
 800af4e:	2f00      	cmp	r7, #0
 800af50:	d004      	beq.n	800af5c <__gethex+0x2f0>
 800af52:	0039      	movs	r1, r7
 800af54:	0028      	movs	r0, r5
 800af56:	f000 fdd5 	bl	800bb04 <__any_on>
 800af5a:	0004      	movs	r4, r0
 800af5c:	231f      	movs	r3, #31
 800af5e:	117a      	asrs	r2, r7, #5
 800af60:	401f      	ands	r7, r3
 800af62:	3b1e      	subs	r3, #30
 800af64:	40bb      	lsls	r3, r7
 800af66:	9902      	ldr	r1, [sp, #8]
 800af68:	0092      	lsls	r2, r2, #2
 800af6a:	5852      	ldr	r2, [r2, r1]
 800af6c:	421a      	tst	r2, r3
 800af6e:	d001      	beq.n	800af74 <__gethex+0x308>
 800af70:	2302      	movs	r3, #2
 800af72:	431c      	orrs	r4, r3
 800af74:	9b00      	ldr	r3, [sp, #0]
 800af76:	0031      	movs	r1, r6
 800af78:	1b9b      	subs	r3, r3, r6
 800af7a:	2602      	movs	r6, #2
 800af7c:	0028      	movs	r0, r5
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	f7ff fe0a 	bl	800ab98 <rshift>
 800af84:	9b01      	ldr	r3, [sp, #4]
 800af86:	685f      	ldr	r7, [r3, #4]
 800af88:	2c00      	cmp	r4, #0
 800af8a:	d041      	beq.n	800b010 <__gethex+0x3a4>
 800af8c:	9b01      	ldr	r3, [sp, #4]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	2b02      	cmp	r3, #2
 800af92:	d010      	beq.n	800afb6 <__gethex+0x34a>
 800af94:	2b03      	cmp	r3, #3
 800af96:	d012      	beq.n	800afbe <__gethex+0x352>
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d106      	bne.n	800afaa <__gethex+0x33e>
 800af9c:	07a2      	lsls	r2, r4, #30
 800af9e:	d504      	bpl.n	800afaa <__gethex+0x33e>
 800afa0:	9a02      	ldr	r2, [sp, #8]
 800afa2:	6812      	ldr	r2, [r2, #0]
 800afa4:	4314      	orrs	r4, r2
 800afa6:	421c      	tst	r4, r3
 800afa8:	d10c      	bne.n	800afc4 <__gethex+0x358>
 800afaa:	2310      	movs	r3, #16
 800afac:	e02f      	b.n	800b00e <__gethex+0x3a2>
 800afae:	2401      	movs	r4, #1
 800afb0:	e7d4      	b.n	800af5c <__gethex+0x2f0>
 800afb2:	2601      	movs	r6, #1
 800afb4:	e7e8      	b.n	800af88 <__gethex+0x31c>
 800afb6:	2301      	movs	r3, #1
 800afb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800afba:	1a9b      	subs	r3, r3, r2
 800afbc:	930f      	str	r3, [sp, #60]	; 0x3c
 800afbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d0f2      	beq.n	800afaa <__gethex+0x33e>
 800afc4:	692b      	ldr	r3, [r5, #16]
 800afc6:	2000      	movs	r0, #0
 800afc8:	9302      	str	r3, [sp, #8]
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	9304      	str	r3, [sp, #16]
 800afce:	002b      	movs	r3, r5
 800afd0:	9a04      	ldr	r2, [sp, #16]
 800afd2:	3314      	adds	r3, #20
 800afd4:	1899      	adds	r1, r3, r2
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	1c54      	adds	r4, r2, #1
 800afda:	d01e      	beq.n	800b01a <__gethex+0x3ae>
 800afdc:	3201      	adds	r2, #1
 800afde:	601a      	str	r2, [r3, #0]
 800afe0:	002b      	movs	r3, r5
 800afe2:	3314      	adds	r3, #20
 800afe4:	2e02      	cmp	r6, #2
 800afe6:	d141      	bne.n	800b06c <__gethex+0x400>
 800afe8:	9a01      	ldr	r2, [sp, #4]
 800afea:	9900      	ldr	r1, [sp, #0]
 800afec:	6812      	ldr	r2, [r2, #0]
 800afee:	3a01      	subs	r2, #1
 800aff0:	428a      	cmp	r2, r1
 800aff2:	d10b      	bne.n	800b00c <__gethex+0x3a0>
 800aff4:	221f      	movs	r2, #31
 800aff6:	9800      	ldr	r0, [sp, #0]
 800aff8:	1149      	asrs	r1, r1, #5
 800affa:	4002      	ands	r2, r0
 800affc:	2001      	movs	r0, #1
 800affe:	0004      	movs	r4, r0
 800b000:	4094      	lsls	r4, r2
 800b002:	0089      	lsls	r1, r1, #2
 800b004:	58cb      	ldr	r3, [r1, r3]
 800b006:	4223      	tst	r3, r4
 800b008:	d000      	beq.n	800b00c <__gethex+0x3a0>
 800b00a:	2601      	movs	r6, #1
 800b00c:	2320      	movs	r3, #32
 800b00e:	431e      	orrs	r6, r3
 800b010:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b012:	601d      	str	r5, [r3, #0]
 800b014:	9b07      	ldr	r3, [sp, #28]
 800b016:	601f      	str	r7, [r3, #0]
 800b018:	e6b1      	b.n	800ad7e <__gethex+0x112>
 800b01a:	c301      	stmia	r3!, {r0}
 800b01c:	4299      	cmp	r1, r3
 800b01e:	d8da      	bhi.n	800afd6 <__gethex+0x36a>
 800b020:	68ab      	ldr	r3, [r5, #8]
 800b022:	9a02      	ldr	r2, [sp, #8]
 800b024:	429a      	cmp	r2, r3
 800b026:	db18      	blt.n	800b05a <__gethex+0x3ee>
 800b028:	6869      	ldr	r1, [r5, #4]
 800b02a:	9803      	ldr	r0, [sp, #12]
 800b02c:	3101      	adds	r1, #1
 800b02e:	f000 f921 	bl	800b274 <_Balloc>
 800b032:	1e04      	subs	r4, r0, #0
 800b034:	d104      	bne.n	800b040 <__gethex+0x3d4>
 800b036:	0022      	movs	r2, r4
 800b038:	2184      	movs	r1, #132	; 0x84
 800b03a:	4b1c      	ldr	r3, [pc, #112]	; (800b0ac <__gethex+0x440>)
 800b03c:	481c      	ldr	r0, [pc, #112]	; (800b0b0 <__gethex+0x444>)
 800b03e:	e6c2      	b.n	800adc6 <__gethex+0x15a>
 800b040:	0029      	movs	r1, r5
 800b042:	692a      	ldr	r2, [r5, #16]
 800b044:	310c      	adds	r1, #12
 800b046:	3202      	adds	r2, #2
 800b048:	0092      	lsls	r2, r2, #2
 800b04a:	300c      	adds	r0, #12
 800b04c:	f7ff fc77 	bl	800a93e <memcpy>
 800b050:	0029      	movs	r1, r5
 800b052:	9803      	ldr	r0, [sp, #12]
 800b054:	f000 f936 	bl	800b2c4 <_Bfree>
 800b058:	0025      	movs	r5, r4
 800b05a:	692b      	ldr	r3, [r5, #16]
 800b05c:	1c5a      	adds	r2, r3, #1
 800b05e:	612a      	str	r2, [r5, #16]
 800b060:	2201      	movs	r2, #1
 800b062:	3304      	adds	r3, #4
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	18eb      	adds	r3, r5, r3
 800b068:	605a      	str	r2, [r3, #4]
 800b06a:	e7b9      	b.n	800afe0 <__gethex+0x374>
 800b06c:	692a      	ldr	r2, [r5, #16]
 800b06e:	9902      	ldr	r1, [sp, #8]
 800b070:	428a      	cmp	r2, r1
 800b072:	dd09      	ble.n	800b088 <__gethex+0x41c>
 800b074:	2101      	movs	r1, #1
 800b076:	0028      	movs	r0, r5
 800b078:	f7ff fd8e 	bl	800ab98 <rshift>
 800b07c:	9b01      	ldr	r3, [sp, #4]
 800b07e:	3701      	adds	r7, #1
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	42bb      	cmp	r3, r7
 800b084:	dac1      	bge.n	800b00a <__gethex+0x39e>
 800b086:	e6e4      	b.n	800ae52 <__gethex+0x1e6>
 800b088:	221f      	movs	r2, #31
 800b08a:	9c00      	ldr	r4, [sp, #0]
 800b08c:	9900      	ldr	r1, [sp, #0]
 800b08e:	2601      	movs	r6, #1
 800b090:	4014      	ands	r4, r2
 800b092:	4211      	tst	r1, r2
 800b094:	d0ba      	beq.n	800b00c <__gethex+0x3a0>
 800b096:	9a04      	ldr	r2, [sp, #16]
 800b098:	189b      	adds	r3, r3, r2
 800b09a:	3b04      	subs	r3, #4
 800b09c:	6818      	ldr	r0, [r3, #0]
 800b09e:	f000 f9ab 	bl	800b3f8 <__hi0bits>
 800b0a2:	2320      	movs	r3, #32
 800b0a4:	1b1b      	subs	r3, r3, r4
 800b0a6:	4298      	cmp	r0, r3
 800b0a8:	dbe4      	blt.n	800b074 <__gethex+0x408>
 800b0aa:	e7af      	b.n	800b00c <__gethex+0x3a0>
 800b0ac:	08012c41 	.word	0x08012c41
 800b0b0:	08012c52 	.word	0x08012c52

0800b0b4 <L_shift>:
 800b0b4:	2308      	movs	r3, #8
 800b0b6:	b570      	push	{r4, r5, r6, lr}
 800b0b8:	2520      	movs	r5, #32
 800b0ba:	1a9a      	subs	r2, r3, r2
 800b0bc:	0092      	lsls	r2, r2, #2
 800b0be:	1aad      	subs	r5, r5, r2
 800b0c0:	6843      	ldr	r3, [r0, #4]
 800b0c2:	6804      	ldr	r4, [r0, #0]
 800b0c4:	001e      	movs	r6, r3
 800b0c6:	40ae      	lsls	r6, r5
 800b0c8:	40d3      	lsrs	r3, r2
 800b0ca:	4334      	orrs	r4, r6
 800b0cc:	6004      	str	r4, [r0, #0]
 800b0ce:	6043      	str	r3, [r0, #4]
 800b0d0:	3004      	adds	r0, #4
 800b0d2:	4288      	cmp	r0, r1
 800b0d4:	d3f4      	bcc.n	800b0c0 <L_shift+0xc>
 800b0d6:	bd70      	pop	{r4, r5, r6, pc}

0800b0d8 <__match>:
 800b0d8:	b530      	push	{r4, r5, lr}
 800b0da:	6803      	ldr	r3, [r0, #0]
 800b0dc:	780c      	ldrb	r4, [r1, #0]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	2c00      	cmp	r4, #0
 800b0e2:	d102      	bne.n	800b0ea <__match+0x12>
 800b0e4:	6003      	str	r3, [r0, #0]
 800b0e6:	2001      	movs	r0, #1
 800b0e8:	bd30      	pop	{r4, r5, pc}
 800b0ea:	781a      	ldrb	r2, [r3, #0]
 800b0ec:	0015      	movs	r5, r2
 800b0ee:	3d41      	subs	r5, #65	; 0x41
 800b0f0:	2d19      	cmp	r5, #25
 800b0f2:	d800      	bhi.n	800b0f6 <__match+0x1e>
 800b0f4:	3220      	adds	r2, #32
 800b0f6:	3101      	adds	r1, #1
 800b0f8:	42a2      	cmp	r2, r4
 800b0fa:	d0ef      	beq.n	800b0dc <__match+0x4>
 800b0fc:	2000      	movs	r0, #0
 800b0fe:	e7f3      	b.n	800b0e8 <__match+0x10>

0800b100 <__hexnan>:
 800b100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b102:	680b      	ldr	r3, [r1, #0]
 800b104:	b08b      	sub	sp, #44	; 0x2c
 800b106:	9201      	str	r2, [sp, #4]
 800b108:	9901      	ldr	r1, [sp, #4]
 800b10a:	115a      	asrs	r2, r3, #5
 800b10c:	0092      	lsls	r2, r2, #2
 800b10e:	188a      	adds	r2, r1, r2
 800b110:	9202      	str	r2, [sp, #8]
 800b112:	0019      	movs	r1, r3
 800b114:	221f      	movs	r2, #31
 800b116:	4011      	ands	r1, r2
 800b118:	9008      	str	r0, [sp, #32]
 800b11a:	9106      	str	r1, [sp, #24]
 800b11c:	4213      	tst	r3, r2
 800b11e:	d002      	beq.n	800b126 <__hexnan+0x26>
 800b120:	9b02      	ldr	r3, [sp, #8]
 800b122:	3304      	adds	r3, #4
 800b124:	9302      	str	r3, [sp, #8]
 800b126:	9b02      	ldr	r3, [sp, #8]
 800b128:	2500      	movs	r5, #0
 800b12a:	1f1f      	subs	r7, r3, #4
 800b12c:	003e      	movs	r6, r7
 800b12e:	003c      	movs	r4, r7
 800b130:	9b08      	ldr	r3, [sp, #32]
 800b132:	603d      	str	r5, [r7, #0]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	9507      	str	r5, [sp, #28]
 800b138:	9305      	str	r3, [sp, #20]
 800b13a:	9503      	str	r5, [sp, #12]
 800b13c:	9b05      	ldr	r3, [sp, #20]
 800b13e:	3301      	adds	r3, #1
 800b140:	9309      	str	r3, [sp, #36]	; 0x24
 800b142:	9b05      	ldr	r3, [sp, #20]
 800b144:	785b      	ldrb	r3, [r3, #1]
 800b146:	9304      	str	r3, [sp, #16]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d028      	beq.n	800b19e <__hexnan+0x9e>
 800b14c:	9804      	ldr	r0, [sp, #16]
 800b14e:	f7ff fd78 	bl	800ac42 <__hexdig_fun>
 800b152:	2800      	cmp	r0, #0
 800b154:	d154      	bne.n	800b200 <__hexnan+0x100>
 800b156:	9b04      	ldr	r3, [sp, #16]
 800b158:	2b20      	cmp	r3, #32
 800b15a:	d819      	bhi.n	800b190 <__hexnan+0x90>
 800b15c:	9b03      	ldr	r3, [sp, #12]
 800b15e:	9a07      	ldr	r2, [sp, #28]
 800b160:	4293      	cmp	r3, r2
 800b162:	dd12      	ble.n	800b18a <__hexnan+0x8a>
 800b164:	42b4      	cmp	r4, r6
 800b166:	d206      	bcs.n	800b176 <__hexnan+0x76>
 800b168:	2d07      	cmp	r5, #7
 800b16a:	dc04      	bgt.n	800b176 <__hexnan+0x76>
 800b16c:	002a      	movs	r2, r5
 800b16e:	0031      	movs	r1, r6
 800b170:	0020      	movs	r0, r4
 800b172:	f7ff ff9f 	bl	800b0b4 <L_shift>
 800b176:	9b01      	ldr	r3, [sp, #4]
 800b178:	2508      	movs	r5, #8
 800b17a:	429c      	cmp	r4, r3
 800b17c:	d905      	bls.n	800b18a <__hexnan+0x8a>
 800b17e:	1f26      	subs	r6, r4, #4
 800b180:	2500      	movs	r5, #0
 800b182:	0034      	movs	r4, r6
 800b184:	9b03      	ldr	r3, [sp, #12]
 800b186:	6035      	str	r5, [r6, #0]
 800b188:	9307      	str	r3, [sp, #28]
 800b18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b18c:	9305      	str	r3, [sp, #20]
 800b18e:	e7d5      	b.n	800b13c <__hexnan+0x3c>
 800b190:	9b04      	ldr	r3, [sp, #16]
 800b192:	2b29      	cmp	r3, #41	; 0x29
 800b194:	d159      	bne.n	800b24a <__hexnan+0x14a>
 800b196:	9b05      	ldr	r3, [sp, #20]
 800b198:	9a08      	ldr	r2, [sp, #32]
 800b19a:	3302      	adds	r3, #2
 800b19c:	6013      	str	r3, [r2, #0]
 800b19e:	9b03      	ldr	r3, [sp, #12]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d052      	beq.n	800b24a <__hexnan+0x14a>
 800b1a4:	42b4      	cmp	r4, r6
 800b1a6:	d206      	bcs.n	800b1b6 <__hexnan+0xb6>
 800b1a8:	2d07      	cmp	r5, #7
 800b1aa:	dc04      	bgt.n	800b1b6 <__hexnan+0xb6>
 800b1ac:	002a      	movs	r2, r5
 800b1ae:	0031      	movs	r1, r6
 800b1b0:	0020      	movs	r0, r4
 800b1b2:	f7ff ff7f 	bl	800b0b4 <L_shift>
 800b1b6:	9b01      	ldr	r3, [sp, #4]
 800b1b8:	429c      	cmp	r4, r3
 800b1ba:	d935      	bls.n	800b228 <__hexnan+0x128>
 800b1bc:	001a      	movs	r2, r3
 800b1be:	0023      	movs	r3, r4
 800b1c0:	cb02      	ldmia	r3!, {r1}
 800b1c2:	c202      	stmia	r2!, {r1}
 800b1c4:	429f      	cmp	r7, r3
 800b1c6:	d2fb      	bcs.n	800b1c0 <__hexnan+0xc0>
 800b1c8:	9b02      	ldr	r3, [sp, #8]
 800b1ca:	1c62      	adds	r2, r4, #1
 800b1cc:	1ed9      	subs	r1, r3, #3
 800b1ce:	2304      	movs	r3, #4
 800b1d0:	4291      	cmp	r1, r2
 800b1d2:	d305      	bcc.n	800b1e0 <__hexnan+0xe0>
 800b1d4:	9b02      	ldr	r3, [sp, #8]
 800b1d6:	3b04      	subs	r3, #4
 800b1d8:	1b1b      	subs	r3, r3, r4
 800b1da:	089b      	lsrs	r3, r3, #2
 800b1dc:	3301      	adds	r3, #1
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	9a01      	ldr	r2, [sp, #4]
 800b1e2:	18d3      	adds	r3, r2, r3
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	c304      	stmia	r3!, {r2}
 800b1e8:	429f      	cmp	r7, r3
 800b1ea:	d2fc      	bcs.n	800b1e6 <__hexnan+0xe6>
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d104      	bne.n	800b1fc <__hexnan+0xfc>
 800b1f2:	9b01      	ldr	r3, [sp, #4]
 800b1f4:	429f      	cmp	r7, r3
 800b1f6:	d126      	bne.n	800b246 <__hexnan+0x146>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	603b      	str	r3, [r7, #0]
 800b1fc:	2005      	movs	r0, #5
 800b1fe:	e025      	b.n	800b24c <__hexnan+0x14c>
 800b200:	9b03      	ldr	r3, [sp, #12]
 800b202:	3501      	adds	r5, #1
 800b204:	3301      	adds	r3, #1
 800b206:	9303      	str	r3, [sp, #12]
 800b208:	2d08      	cmp	r5, #8
 800b20a:	dd06      	ble.n	800b21a <__hexnan+0x11a>
 800b20c:	9b01      	ldr	r3, [sp, #4]
 800b20e:	429c      	cmp	r4, r3
 800b210:	d9bb      	bls.n	800b18a <__hexnan+0x8a>
 800b212:	2300      	movs	r3, #0
 800b214:	2501      	movs	r5, #1
 800b216:	3c04      	subs	r4, #4
 800b218:	6023      	str	r3, [r4, #0]
 800b21a:	220f      	movs	r2, #15
 800b21c:	6823      	ldr	r3, [r4, #0]
 800b21e:	4010      	ands	r0, r2
 800b220:	011b      	lsls	r3, r3, #4
 800b222:	4303      	orrs	r3, r0
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	e7b0      	b.n	800b18a <__hexnan+0x8a>
 800b228:	9b06      	ldr	r3, [sp, #24]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d0de      	beq.n	800b1ec <__hexnan+0xec>
 800b22e:	2320      	movs	r3, #32
 800b230:	9a06      	ldr	r2, [sp, #24]
 800b232:	9902      	ldr	r1, [sp, #8]
 800b234:	1a9b      	subs	r3, r3, r2
 800b236:	2201      	movs	r2, #1
 800b238:	4252      	negs	r2, r2
 800b23a:	40da      	lsrs	r2, r3
 800b23c:	3904      	subs	r1, #4
 800b23e:	680b      	ldr	r3, [r1, #0]
 800b240:	4013      	ands	r3, r2
 800b242:	600b      	str	r3, [r1, #0]
 800b244:	e7d2      	b.n	800b1ec <__hexnan+0xec>
 800b246:	3f04      	subs	r7, #4
 800b248:	e7d0      	b.n	800b1ec <__hexnan+0xec>
 800b24a:	2004      	movs	r0, #4
 800b24c:	b00b      	add	sp, #44	; 0x2c
 800b24e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b250 <__ascii_mbtowc>:
 800b250:	b082      	sub	sp, #8
 800b252:	2900      	cmp	r1, #0
 800b254:	d100      	bne.n	800b258 <__ascii_mbtowc+0x8>
 800b256:	a901      	add	r1, sp, #4
 800b258:	1e10      	subs	r0, r2, #0
 800b25a:	d006      	beq.n	800b26a <__ascii_mbtowc+0x1a>
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d006      	beq.n	800b26e <__ascii_mbtowc+0x1e>
 800b260:	7813      	ldrb	r3, [r2, #0]
 800b262:	600b      	str	r3, [r1, #0]
 800b264:	7810      	ldrb	r0, [r2, #0]
 800b266:	1e43      	subs	r3, r0, #1
 800b268:	4198      	sbcs	r0, r3
 800b26a:	b002      	add	sp, #8
 800b26c:	4770      	bx	lr
 800b26e:	2002      	movs	r0, #2
 800b270:	4240      	negs	r0, r0
 800b272:	e7fa      	b.n	800b26a <__ascii_mbtowc+0x1a>

0800b274 <_Balloc>:
 800b274:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b276:	b570      	push	{r4, r5, r6, lr}
 800b278:	0006      	movs	r6, r0
 800b27a:	000c      	movs	r4, r1
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d012      	beq.n	800b2a6 <_Balloc+0x32>
 800b280:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800b282:	00a2      	lsls	r2, r4, #2
 800b284:	189b      	adds	r3, r3, r2
 800b286:	6818      	ldr	r0, [r3, #0]
 800b288:	2800      	cmp	r0, #0
 800b28a:	d115      	bne.n	800b2b8 <_Balloc+0x44>
 800b28c:	2101      	movs	r1, #1
 800b28e:	000d      	movs	r5, r1
 800b290:	40a5      	lsls	r5, r4
 800b292:	1d6a      	adds	r2, r5, #5
 800b294:	0030      	movs	r0, r6
 800b296:	0092      	lsls	r2, r2, #2
 800b298:	f003 face 	bl	800e838 <_calloc_r>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	d009      	beq.n	800b2b4 <_Balloc+0x40>
 800b2a0:	6044      	str	r4, [r0, #4]
 800b2a2:	6085      	str	r5, [r0, #8]
 800b2a4:	e00a      	b.n	800b2bc <_Balloc+0x48>
 800b2a6:	2221      	movs	r2, #33	; 0x21
 800b2a8:	2104      	movs	r1, #4
 800b2aa:	f003 fac5 	bl	800e838 <_calloc_r>
 800b2ae:	6470      	str	r0, [r6, #68]	; 0x44
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	d1e5      	bne.n	800b280 <_Balloc+0xc>
 800b2b4:	2000      	movs	r0, #0
 800b2b6:	bd70      	pop	{r4, r5, r6, pc}
 800b2b8:	6802      	ldr	r2, [r0, #0]
 800b2ba:	601a      	str	r2, [r3, #0]
 800b2bc:	2300      	movs	r3, #0
 800b2be:	6103      	str	r3, [r0, #16]
 800b2c0:	60c3      	str	r3, [r0, #12]
 800b2c2:	e7f8      	b.n	800b2b6 <_Balloc+0x42>

0800b2c4 <_Bfree>:
 800b2c4:	2900      	cmp	r1, #0
 800b2c6:	d006      	beq.n	800b2d6 <_Bfree+0x12>
 800b2c8:	684a      	ldr	r2, [r1, #4]
 800b2ca:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b2cc:	0092      	lsls	r2, r2, #2
 800b2ce:	189b      	adds	r3, r3, r2
 800b2d0:	681a      	ldr	r2, [r3, #0]
 800b2d2:	600a      	str	r2, [r1, #0]
 800b2d4:	6019      	str	r1, [r3, #0]
 800b2d6:	4770      	bx	lr

0800b2d8 <__multadd>:
 800b2d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2da:	000e      	movs	r6, r1
 800b2dc:	9001      	str	r0, [sp, #4]
 800b2de:	000c      	movs	r4, r1
 800b2e0:	001d      	movs	r5, r3
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	690f      	ldr	r7, [r1, #16]
 800b2e6:	3614      	adds	r6, #20
 800b2e8:	6833      	ldr	r3, [r6, #0]
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	b299      	uxth	r1, r3
 800b2ee:	4351      	muls	r1, r2
 800b2f0:	0c1b      	lsrs	r3, r3, #16
 800b2f2:	4353      	muls	r3, r2
 800b2f4:	1949      	adds	r1, r1, r5
 800b2f6:	0c0d      	lsrs	r5, r1, #16
 800b2f8:	195b      	adds	r3, r3, r5
 800b2fa:	0c1d      	lsrs	r5, r3, #16
 800b2fc:	b289      	uxth	r1, r1
 800b2fe:	041b      	lsls	r3, r3, #16
 800b300:	185b      	adds	r3, r3, r1
 800b302:	c608      	stmia	r6!, {r3}
 800b304:	4287      	cmp	r7, r0
 800b306:	dcef      	bgt.n	800b2e8 <__multadd+0x10>
 800b308:	2d00      	cmp	r5, #0
 800b30a:	d022      	beq.n	800b352 <__multadd+0x7a>
 800b30c:	68a3      	ldr	r3, [r4, #8]
 800b30e:	42bb      	cmp	r3, r7
 800b310:	dc19      	bgt.n	800b346 <__multadd+0x6e>
 800b312:	6861      	ldr	r1, [r4, #4]
 800b314:	9801      	ldr	r0, [sp, #4]
 800b316:	3101      	adds	r1, #1
 800b318:	f7ff ffac 	bl	800b274 <_Balloc>
 800b31c:	1e06      	subs	r6, r0, #0
 800b31e:	d105      	bne.n	800b32c <__multadd+0x54>
 800b320:	0032      	movs	r2, r6
 800b322:	21ba      	movs	r1, #186	; 0xba
 800b324:	4b0c      	ldr	r3, [pc, #48]	; (800b358 <__multadd+0x80>)
 800b326:	480d      	ldr	r0, [pc, #52]	; (800b35c <__multadd+0x84>)
 800b328:	f003 fa68 	bl	800e7fc <__assert_func>
 800b32c:	0021      	movs	r1, r4
 800b32e:	6922      	ldr	r2, [r4, #16]
 800b330:	310c      	adds	r1, #12
 800b332:	3202      	adds	r2, #2
 800b334:	0092      	lsls	r2, r2, #2
 800b336:	300c      	adds	r0, #12
 800b338:	f7ff fb01 	bl	800a93e <memcpy>
 800b33c:	0021      	movs	r1, r4
 800b33e:	9801      	ldr	r0, [sp, #4]
 800b340:	f7ff ffc0 	bl	800b2c4 <_Bfree>
 800b344:	0034      	movs	r4, r6
 800b346:	1d3b      	adds	r3, r7, #4
 800b348:	009b      	lsls	r3, r3, #2
 800b34a:	18e3      	adds	r3, r4, r3
 800b34c:	605d      	str	r5, [r3, #4]
 800b34e:	1c7b      	adds	r3, r7, #1
 800b350:	6123      	str	r3, [r4, #16]
 800b352:	0020      	movs	r0, r4
 800b354:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b356:	46c0      	nop			; (mov r8, r8)
 800b358:	08012c41 	.word	0x08012c41
 800b35c:	08012cb2 	.word	0x08012cb2

0800b360 <__s2b>:
 800b360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b362:	0006      	movs	r6, r0
 800b364:	0018      	movs	r0, r3
 800b366:	000c      	movs	r4, r1
 800b368:	3008      	adds	r0, #8
 800b36a:	2109      	movs	r1, #9
 800b36c:	9301      	str	r3, [sp, #4]
 800b36e:	0015      	movs	r5, r2
 800b370:	f7f4 ff6e 	bl	8000250 <__divsi3>
 800b374:	2301      	movs	r3, #1
 800b376:	2100      	movs	r1, #0
 800b378:	4283      	cmp	r3, r0
 800b37a:	db0a      	blt.n	800b392 <__s2b+0x32>
 800b37c:	0030      	movs	r0, r6
 800b37e:	f7ff ff79 	bl	800b274 <_Balloc>
 800b382:	1e01      	subs	r1, r0, #0
 800b384:	d108      	bne.n	800b398 <__s2b+0x38>
 800b386:	000a      	movs	r2, r1
 800b388:	4b19      	ldr	r3, [pc, #100]	; (800b3f0 <__s2b+0x90>)
 800b38a:	481a      	ldr	r0, [pc, #104]	; (800b3f4 <__s2b+0x94>)
 800b38c:	31d3      	adds	r1, #211	; 0xd3
 800b38e:	f003 fa35 	bl	800e7fc <__assert_func>
 800b392:	005b      	lsls	r3, r3, #1
 800b394:	3101      	adds	r1, #1
 800b396:	e7ef      	b.n	800b378 <__s2b+0x18>
 800b398:	9b08      	ldr	r3, [sp, #32]
 800b39a:	6143      	str	r3, [r0, #20]
 800b39c:	2301      	movs	r3, #1
 800b39e:	6103      	str	r3, [r0, #16]
 800b3a0:	2d09      	cmp	r5, #9
 800b3a2:	dd18      	ble.n	800b3d6 <__s2b+0x76>
 800b3a4:	0023      	movs	r3, r4
 800b3a6:	3309      	adds	r3, #9
 800b3a8:	001f      	movs	r7, r3
 800b3aa:	9300      	str	r3, [sp, #0]
 800b3ac:	1964      	adds	r4, r4, r5
 800b3ae:	783b      	ldrb	r3, [r7, #0]
 800b3b0:	220a      	movs	r2, #10
 800b3b2:	0030      	movs	r0, r6
 800b3b4:	3b30      	subs	r3, #48	; 0x30
 800b3b6:	f7ff ff8f 	bl	800b2d8 <__multadd>
 800b3ba:	3701      	adds	r7, #1
 800b3bc:	0001      	movs	r1, r0
 800b3be:	42a7      	cmp	r7, r4
 800b3c0:	d1f5      	bne.n	800b3ae <__s2b+0x4e>
 800b3c2:	002c      	movs	r4, r5
 800b3c4:	9b00      	ldr	r3, [sp, #0]
 800b3c6:	3c08      	subs	r4, #8
 800b3c8:	191c      	adds	r4, r3, r4
 800b3ca:	002f      	movs	r7, r5
 800b3cc:	9b01      	ldr	r3, [sp, #4]
 800b3ce:	429f      	cmp	r7, r3
 800b3d0:	db04      	blt.n	800b3dc <__s2b+0x7c>
 800b3d2:	0008      	movs	r0, r1
 800b3d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b3d6:	2509      	movs	r5, #9
 800b3d8:	340a      	adds	r4, #10
 800b3da:	e7f6      	b.n	800b3ca <__s2b+0x6a>
 800b3dc:	1b63      	subs	r3, r4, r5
 800b3de:	5ddb      	ldrb	r3, [r3, r7]
 800b3e0:	220a      	movs	r2, #10
 800b3e2:	0030      	movs	r0, r6
 800b3e4:	3b30      	subs	r3, #48	; 0x30
 800b3e6:	f7ff ff77 	bl	800b2d8 <__multadd>
 800b3ea:	3701      	adds	r7, #1
 800b3ec:	0001      	movs	r1, r0
 800b3ee:	e7ed      	b.n	800b3cc <__s2b+0x6c>
 800b3f0:	08012c41 	.word	0x08012c41
 800b3f4:	08012cb2 	.word	0x08012cb2

0800b3f8 <__hi0bits>:
 800b3f8:	0003      	movs	r3, r0
 800b3fa:	0c02      	lsrs	r2, r0, #16
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	4282      	cmp	r2, r0
 800b400:	d101      	bne.n	800b406 <__hi0bits+0xe>
 800b402:	041b      	lsls	r3, r3, #16
 800b404:	3010      	adds	r0, #16
 800b406:	0e1a      	lsrs	r2, r3, #24
 800b408:	d101      	bne.n	800b40e <__hi0bits+0x16>
 800b40a:	3008      	adds	r0, #8
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	0f1a      	lsrs	r2, r3, #28
 800b410:	d101      	bne.n	800b416 <__hi0bits+0x1e>
 800b412:	3004      	adds	r0, #4
 800b414:	011b      	lsls	r3, r3, #4
 800b416:	0f9a      	lsrs	r2, r3, #30
 800b418:	d101      	bne.n	800b41e <__hi0bits+0x26>
 800b41a:	3002      	adds	r0, #2
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	2b00      	cmp	r3, #0
 800b420:	db03      	blt.n	800b42a <__hi0bits+0x32>
 800b422:	3001      	adds	r0, #1
 800b424:	005b      	lsls	r3, r3, #1
 800b426:	d400      	bmi.n	800b42a <__hi0bits+0x32>
 800b428:	2020      	movs	r0, #32
 800b42a:	4770      	bx	lr

0800b42c <__lo0bits>:
 800b42c:	6803      	ldr	r3, [r0, #0]
 800b42e:	0001      	movs	r1, r0
 800b430:	2207      	movs	r2, #7
 800b432:	0018      	movs	r0, r3
 800b434:	4010      	ands	r0, r2
 800b436:	4213      	tst	r3, r2
 800b438:	d00d      	beq.n	800b456 <__lo0bits+0x2a>
 800b43a:	3a06      	subs	r2, #6
 800b43c:	2000      	movs	r0, #0
 800b43e:	4213      	tst	r3, r2
 800b440:	d105      	bne.n	800b44e <__lo0bits+0x22>
 800b442:	3002      	adds	r0, #2
 800b444:	4203      	tst	r3, r0
 800b446:	d003      	beq.n	800b450 <__lo0bits+0x24>
 800b448:	40d3      	lsrs	r3, r2
 800b44a:	0010      	movs	r0, r2
 800b44c:	600b      	str	r3, [r1, #0]
 800b44e:	4770      	bx	lr
 800b450:	089b      	lsrs	r3, r3, #2
 800b452:	600b      	str	r3, [r1, #0]
 800b454:	e7fb      	b.n	800b44e <__lo0bits+0x22>
 800b456:	b29a      	uxth	r2, r3
 800b458:	2a00      	cmp	r2, #0
 800b45a:	d101      	bne.n	800b460 <__lo0bits+0x34>
 800b45c:	2010      	movs	r0, #16
 800b45e:	0c1b      	lsrs	r3, r3, #16
 800b460:	b2da      	uxtb	r2, r3
 800b462:	2a00      	cmp	r2, #0
 800b464:	d101      	bne.n	800b46a <__lo0bits+0x3e>
 800b466:	3008      	adds	r0, #8
 800b468:	0a1b      	lsrs	r3, r3, #8
 800b46a:	071a      	lsls	r2, r3, #28
 800b46c:	d101      	bne.n	800b472 <__lo0bits+0x46>
 800b46e:	3004      	adds	r0, #4
 800b470:	091b      	lsrs	r3, r3, #4
 800b472:	079a      	lsls	r2, r3, #30
 800b474:	d101      	bne.n	800b47a <__lo0bits+0x4e>
 800b476:	3002      	adds	r0, #2
 800b478:	089b      	lsrs	r3, r3, #2
 800b47a:	07da      	lsls	r2, r3, #31
 800b47c:	d4e9      	bmi.n	800b452 <__lo0bits+0x26>
 800b47e:	3001      	adds	r0, #1
 800b480:	085b      	lsrs	r3, r3, #1
 800b482:	d1e6      	bne.n	800b452 <__lo0bits+0x26>
 800b484:	2020      	movs	r0, #32
 800b486:	e7e2      	b.n	800b44e <__lo0bits+0x22>

0800b488 <__i2b>:
 800b488:	b510      	push	{r4, lr}
 800b48a:	000c      	movs	r4, r1
 800b48c:	2101      	movs	r1, #1
 800b48e:	f7ff fef1 	bl	800b274 <_Balloc>
 800b492:	2800      	cmp	r0, #0
 800b494:	d107      	bne.n	800b4a6 <__i2b+0x1e>
 800b496:	2146      	movs	r1, #70	; 0x46
 800b498:	4c05      	ldr	r4, [pc, #20]	; (800b4b0 <__i2b+0x28>)
 800b49a:	0002      	movs	r2, r0
 800b49c:	4b05      	ldr	r3, [pc, #20]	; (800b4b4 <__i2b+0x2c>)
 800b49e:	0020      	movs	r0, r4
 800b4a0:	31ff      	adds	r1, #255	; 0xff
 800b4a2:	f003 f9ab 	bl	800e7fc <__assert_func>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	6144      	str	r4, [r0, #20]
 800b4aa:	6103      	str	r3, [r0, #16]
 800b4ac:	bd10      	pop	{r4, pc}
 800b4ae:	46c0      	nop			; (mov r8, r8)
 800b4b0:	08012cb2 	.word	0x08012cb2
 800b4b4:	08012c41 	.word	0x08012c41

0800b4b8 <__multiply>:
 800b4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4ba:	0015      	movs	r5, r2
 800b4bc:	690a      	ldr	r2, [r1, #16]
 800b4be:	692b      	ldr	r3, [r5, #16]
 800b4c0:	000c      	movs	r4, r1
 800b4c2:	b08b      	sub	sp, #44	; 0x2c
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	da01      	bge.n	800b4cc <__multiply+0x14>
 800b4c8:	002c      	movs	r4, r5
 800b4ca:	000d      	movs	r5, r1
 800b4cc:	6927      	ldr	r7, [r4, #16]
 800b4ce:	692e      	ldr	r6, [r5, #16]
 800b4d0:	6861      	ldr	r1, [r4, #4]
 800b4d2:	19bb      	adds	r3, r7, r6
 800b4d4:	9303      	str	r3, [sp, #12]
 800b4d6:	68a3      	ldr	r3, [r4, #8]
 800b4d8:	19ba      	adds	r2, r7, r6
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	da00      	bge.n	800b4e0 <__multiply+0x28>
 800b4de:	3101      	adds	r1, #1
 800b4e0:	f7ff fec8 	bl	800b274 <_Balloc>
 800b4e4:	9002      	str	r0, [sp, #8]
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d106      	bne.n	800b4f8 <__multiply+0x40>
 800b4ea:	21b1      	movs	r1, #177	; 0xb1
 800b4ec:	4b48      	ldr	r3, [pc, #288]	; (800b610 <__multiply+0x158>)
 800b4ee:	4849      	ldr	r0, [pc, #292]	; (800b614 <__multiply+0x15c>)
 800b4f0:	9a02      	ldr	r2, [sp, #8]
 800b4f2:	0049      	lsls	r1, r1, #1
 800b4f4:	f003 f982 	bl	800e7fc <__assert_func>
 800b4f8:	9b02      	ldr	r3, [sp, #8]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	3314      	adds	r3, #20
 800b4fe:	469c      	mov	ip, r3
 800b500:	19bb      	adds	r3, r7, r6
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	4463      	add	r3, ip
 800b506:	9304      	str	r3, [sp, #16]
 800b508:	4663      	mov	r3, ip
 800b50a:	9904      	ldr	r1, [sp, #16]
 800b50c:	428b      	cmp	r3, r1
 800b50e:	d32a      	bcc.n	800b566 <__multiply+0xae>
 800b510:	0023      	movs	r3, r4
 800b512:	00bf      	lsls	r7, r7, #2
 800b514:	3314      	adds	r3, #20
 800b516:	3514      	adds	r5, #20
 800b518:	9308      	str	r3, [sp, #32]
 800b51a:	00b6      	lsls	r6, r6, #2
 800b51c:	19db      	adds	r3, r3, r7
 800b51e:	9305      	str	r3, [sp, #20]
 800b520:	19ab      	adds	r3, r5, r6
 800b522:	9309      	str	r3, [sp, #36]	; 0x24
 800b524:	2304      	movs	r3, #4
 800b526:	9306      	str	r3, [sp, #24]
 800b528:	0023      	movs	r3, r4
 800b52a:	9a05      	ldr	r2, [sp, #20]
 800b52c:	3315      	adds	r3, #21
 800b52e:	9501      	str	r5, [sp, #4]
 800b530:	429a      	cmp	r2, r3
 800b532:	d305      	bcc.n	800b540 <__multiply+0x88>
 800b534:	1b13      	subs	r3, r2, r4
 800b536:	3b15      	subs	r3, #21
 800b538:	089b      	lsrs	r3, r3, #2
 800b53a:	3301      	adds	r3, #1
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	9306      	str	r3, [sp, #24]
 800b540:	9b01      	ldr	r3, [sp, #4]
 800b542:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b544:	4293      	cmp	r3, r2
 800b546:	d310      	bcc.n	800b56a <__multiply+0xb2>
 800b548:	9b03      	ldr	r3, [sp, #12]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	dd05      	ble.n	800b55a <__multiply+0xa2>
 800b54e:	9b04      	ldr	r3, [sp, #16]
 800b550:	3b04      	subs	r3, #4
 800b552:	9304      	str	r3, [sp, #16]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d056      	beq.n	800b608 <__multiply+0x150>
 800b55a:	9b02      	ldr	r3, [sp, #8]
 800b55c:	9a03      	ldr	r2, [sp, #12]
 800b55e:	0018      	movs	r0, r3
 800b560:	611a      	str	r2, [r3, #16]
 800b562:	b00b      	add	sp, #44	; 0x2c
 800b564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b566:	c304      	stmia	r3!, {r2}
 800b568:	e7cf      	b.n	800b50a <__multiply+0x52>
 800b56a:	9b01      	ldr	r3, [sp, #4]
 800b56c:	6818      	ldr	r0, [r3, #0]
 800b56e:	b280      	uxth	r0, r0
 800b570:	2800      	cmp	r0, #0
 800b572:	d01e      	beq.n	800b5b2 <__multiply+0xfa>
 800b574:	4667      	mov	r7, ip
 800b576:	2500      	movs	r5, #0
 800b578:	9e08      	ldr	r6, [sp, #32]
 800b57a:	ce02      	ldmia	r6!, {r1}
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	9307      	str	r3, [sp, #28]
 800b580:	b28b      	uxth	r3, r1
 800b582:	4343      	muls	r3, r0
 800b584:	001a      	movs	r2, r3
 800b586:	466b      	mov	r3, sp
 800b588:	8b9b      	ldrh	r3, [r3, #28]
 800b58a:	18d3      	adds	r3, r2, r3
 800b58c:	195b      	adds	r3, r3, r5
 800b58e:	0c0d      	lsrs	r5, r1, #16
 800b590:	4345      	muls	r5, r0
 800b592:	9a07      	ldr	r2, [sp, #28]
 800b594:	0c11      	lsrs	r1, r2, #16
 800b596:	1869      	adds	r1, r5, r1
 800b598:	0c1a      	lsrs	r2, r3, #16
 800b59a:	188a      	adds	r2, r1, r2
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	0c15      	lsrs	r5, r2, #16
 800b5a0:	0412      	lsls	r2, r2, #16
 800b5a2:	431a      	orrs	r2, r3
 800b5a4:	9b05      	ldr	r3, [sp, #20]
 800b5a6:	c704      	stmia	r7!, {r2}
 800b5a8:	42b3      	cmp	r3, r6
 800b5aa:	d8e6      	bhi.n	800b57a <__multiply+0xc2>
 800b5ac:	4663      	mov	r3, ip
 800b5ae:	9a06      	ldr	r2, [sp, #24]
 800b5b0:	509d      	str	r5, [r3, r2]
 800b5b2:	9b01      	ldr	r3, [sp, #4]
 800b5b4:	6818      	ldr	r0, [r3, #0]
 800b5b6:	0c00      	lsrs	r0, r0, #16
 800b5b8:	d020      	beq.n	800b5fc <__multiply+0x144>
 800b5ba:	4663      	mov	r3, ip
 800b5bc:	0025      	movs	r5, r4
 800b5be:	4661      	mov	r1, ip
 800b5c0:	2700      	movs	r7, #0
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	3514      	adds	r5, #20
 800b5c6:	682a      	ldr	r2, [r5, #0]
 800b5c8:	680e      	ldr	r6, [r1, #0]
 800b5ca:	b292      	uxth	r2, r2
 800b5cc:	4342      	muls	r2, r0
 800b5ce:	0c36      	lsrs	r6, r6, #16
 800b5d0:	1992      	adds	r2, r2, r6
 800b5d2:	19d2      	adds	r2, r2, r7
 800b5d4:	0416      	lsls	r6, r2, #16
 800b5d6:	b29b      	uxth	r3, r3
 800b5d8:	431e      	orrs	r6, r3
 800b5da:	600e      	str	r6, [r1, #0]
 800b5dc:	cd40      	ldmia	r5!, {r6}
 800b5de:	684b      	ldr	r3, [r1, #4]
 800b5e0:	0c36      	lsrs	r6, r6, #16
 800b5e2:	4346      	muls	r6, r0
 800b5e4:	b29b      	uxth	r3, r3
 800b5e6:	0c12      	lsrs	r2, r2, #16
 800b5e8:	18f3      	adds	r3, r6, r3
 800b5ea:	189b      	adds	r3, r3, r2
 800b5ec:	9a05      	ldr	r2, [sp, #20]
 800b5ee:	0c1f      	lsrs	r7, r3, #16
 800b5f0:	3104      	adds	r1, #4
 800b5f2:	42aa      	cmp	r2, r5
 800b5f4:	d8e7      	bhi.n	800b5c6 <__multiply+0x10e>
 800b5f6:	4662      	mov	r2, ip
 800b5f8:	9906      	ldr	r1, [sp, #24]
 800b5fa:	5053      	str	r3, [r2, r1]
 800b5fc:	9b01      	ldr	r3, [sp, #4]
 800b5fe:	3304      	adds	r3, #4
 800b600:	9301      	str	r3, [sp, #4]
 800b602:	2304      	movs	r3, #4
 800b604:	449c      	add	ip, r3
 800b606:	e79b      	b.n	800b540 <__multiply+0x88>
 800b608:	9b03      	ldr	r3, [sp, #12]
 800b60a:	3b01      	subs	r3, #1
 800b60c:	9303      	str	r3, [sp, #12]
 800b60e:	e79b      	b.n	800b548 <__multiply+0x90>
 800b610:	08012c41 	.word	0x08012c41
 800b614:	08012cb2 	.word	0x08012cb2

0800b618 <__pow5mult>:
 800b618:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b61a:	2303      	movs	r3, #3
 800b61c:	0015      	movs	r5, r2
 800b61e:	0007      	movs	r7, r0
 800b620:	000e      	movs	r6, r1
 800b622:	401a      	ands	r2, r3
 800b624:	421d      	tst	r5, r3
 800b626:	d008      	beq.n	800b63a <__pow5mult+0x22>
 800b628:	491a      	ldr	r1, [pc, #104]	; (800b694 <__pow5mult+0x7c>)
 800b62a:	3a01      	subs	r2, #1
 800b62c:	0092      	lsls	r2, r2, #2
 800b62e:	5852      	ldr	r2, [r2, r1]
 800b630:	2300      	movs	r3, #0
 800b632:	0031      	movs	r1, r6
 800b634:	f7ff fe50 	bl	800b2d8 <__multadd>
 800b638:	0006      	movs	r6, r0
 800b63a:	10ad      	asrs	r5, r5, #2
 800b63c:	d027      	beq.n	800b68e <__pow5mult+0x76>
 800b63e:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800b640:	2c00      	cmp	r4, #0
 800b642:	d107      	bne.n	800b654 <__pow5mult+0x3c>
 800b644:	0038      	movs	r0, r7
 800b646:	4914      	ldr	r1, [pc, #80]	; (800b698 <__pow5mult+0x80>)
 800b648:	f7ff ff1e 	bl	800b488 <__i2b>
 800b64c:	2300      	movs	r3, #0
 800b64e:	0004      	movs	r4, r0
 800b650:	6438      	str	r0, [r7, #64]	; 0x40
 800b652:	6003      	str	r3, [r0, #0]
 800b654:	2301      	movs	r3, #1
 800b656:	421d      	tst	r5, r3
 800b658:	d00a      	beq.n	800b670 <__pow5mult+0x58>
 800b65a:	0031      	movs	r1, r6
 800b65c:	0022      	movs	r2, r4
 800b65e:	0038      	movs	r0, r7
 800b660:	f7ff ff2a 	bl	800b4b8 <__multiply>
 800b664:	0031      	movs	r1, r6
 800b666:	9001      	str	r0, [sp, #4]
 800b668:	0038      	movs	r0, r7
 800b66a:	f7ff fe2b 	bl	800b2c4 <_Bfree>
 800b66e:	9e01      	ldr	r6, [sp, #4]
 800b670:	106d      	asrs	r5, r5, #1
 800b672:	d00c      	beq.n	800b68e <__pow5mult+0x76>
 800b674:	6820      	ldr	r0, [r4, #0]
 800b676:	2800      	cmp	r0, #0
 800b678:	d107      	bne.n	800b68a <__pow5mult+0x72>
 800b67a:	0022      	movs	r2, r4
 800b67c:	0021      	movs	r1, r4
 800b67e:	0038      	movs	r0, r7
 800b680:	f7ff ff1a 	bl	800b4b8 <__multiply>
 800b684:	2300      	movs	r3, #0
 800b686:	6020      	str	r0, [r4, #0]
 800b688:	6003      	str	r3, [r0, #0]
 800b68a:	0004      	movs	r4, r0
 800b68c:	e7e2      	b.n	800b654 <__pow5mult+0x3c>
 800b68e:	0030      	movs	r0, r6
 800b690:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b692:	46c0      	nop			; (mov r8, r8)
 800b694:	08012e00 	.word	0x08012e00
 800b698:	00000271 	.word	0x00000271

0800b69c <__lshift>:
 800b69c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b69e:	000c      	movs	r4, r1
 800b6a0:	0017      	movs	r7, r2
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	1155      	asrs	r5, r2, #5
 800b6a6:	b087      	sub	sp, #28
 800b6a8:	18eb      	adds	r3, r5, r3
 800b6aa:	9302      	str	r3, [sp, #8]
 800b6ac:	3301      	adds	r3, #1
 800b6ae:	9301      	str	r3, [sp, #4]
 800b6b0:	6849      	ldr	r1, [r1, #4]
 800b6b2:	68a3      	ldr	r3, [r4, #8]
 800b6b4:	9004      	str	r0, [sp, #16]
 800b6b6:	9a01      	ldr	r2, [sp, #4]
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	db10      	blt.n	800b6de <__lshift+0x42>
 800b6bc:	9804      	ldr	r0, [sp, #16]
 800b6be:	f7ff fdd9 	bl	800b274 <_Balloc>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	0002      	movs	r2, r0
 800b6c6:	0006      	movs	r6, r0
 800b6c8:	0019      	movs	r1, r3
 800b6ca:	3214      	adds	r2, #20
 800b6cc:	4298      	cmp	r0, r3
 800b6ce:	d10c      	bne.n	800b6ea <__lshift+0x4e>
 800b6d0:	31df      	adds	r1, #223	; 0xdf
 800b6d2:	0032      	movs	r2, r6
 800b6d4:	4b26      	ldr	r3, [pc, #152]	; (800b770 <__lshift+0xd4>)
 800b6d6:	4827      	ldr	r0, [pc, #156]	; (800b774 <__lshift+0xd8>)
 800b6d8:	31ff      	adds	r1, #255	; 0xff
 800b6da:	f003 f88f 	bl	800e7fc <__assert_func>
 800b6de:	3101      	adds	r1, #1
 800b6e0:	005b      	lsls	r3, r3, #1
 800b6e2:	e7e8      	b.n	800b6b6 <__lshift+0x1a>
 800b6e4:	0098      	lsls	r0, r3, #2
 800b6e6:	5011      	str	r1, [r2, r0]
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	42ab      	cmp	r3, r5
 800b6ec:	dbfa      	blt.n	800b6e4 <__lshift+0x48>
 800b6ee:	43eb      	mvns	r3, r5
 800b6f0:	17db      	asrs	r3, r3, #31
 800b6f2:	401d      	ands	r5, r3
 800b6f4:	211f      	movs	r1, #31
 800b6f6:	0023      	movs	r3, r4
 800b6f8:	0038      	movs	r0, r7
 800b6fa:	00ad      	lsls	r5, r5, #2
 800b6fc:	1955      	adds	r5, r2, r5
 800b6fe:	6922      	ldr	r2, [r4, #16]
 800b700:	3314      	adds	r3, #20
 800b702:	0092      	lsls	r2, r2, #2
 800b704:	4008      	ands	r0, r1
 800b706:	4684      	mov	ip, r0
 800b708:	189a      	adds	r2, r3, r2
 800b70a:	420f      	tst	r7, r1
 800b70c:	d02a      	beq.n	800b764 <__lshift+0xc8>
 800b70e:	3101      	adds	r1, #1
 800b710:	1a09      	subs	r1, r1, r0
 800b712:	9105      	str	r1, [sp, #20]
 800b714:	2100      	movs	r1, #0
 800b716:	9503      	str	r5, [sp, #12]
 800b718:	4667      	mov	r7, ip
 800b71a:	6818      	ldr	r0, [r3, #0]
 800b71c:	40b8      	lsls	r0, r7
 800b71e:	4308      	orrs	r0, r1
 800b720:	9903      	ldr	r1, [sp, #12]
 800b722:	c101      	stmia	r1!, {r0}
 800b724:	9103      	str	r1, [sp, #12]
 800b726:	9805      	ldr	r0, [sp, #20]
 800b728:	cb02      	ldmia	r3!, {r1}
 800b72a:	40c1      	lsrs	r1, r0
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d8f3      	bhi.n	800b718 <__lshift+0x7c>
 800b730:	0020      	movs	r0, r4
 800b732:	3015      	adds	r0, #21
 800b734:	2304      	movs	r3, #4
 800b736:	4282      	cmp	r2, r0
 800b738:	d304      	bcc.n	800b744 <__lshift+0xa8>
 800b73a:	1b13      	subs	r3, r2, r4
 800b73c:	3b15      	subs	r3, #21
 800b73e:	089b      	lsrs	r3, r3, #2
 800b740:	3301      	adds	r3, #1
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	50e9      	str	r1, [r5, r3]
 800b746:	2900      	cmp	r1, #0
 800b748:	d002      	beq.n	800b750 <__lshift+0xb4>
 800b74a:	9b02      	ldr	r3, [sp, #8]
 800b74c:	3302      	adds	r3, #2
 800b74e:	9301      	str	r3, [sp, #4]
 800b750:	9b01      	ldr	r3, [sp, #4]
 800b752:	9804      	ldr	r0, [sp, #16]
 800b754:	3b01      	subs	r3, #1
 800b756:	0021      	movs	r1, r4
 800b758:	6133      	str	r3, [r6, #16]
 800b75a:	f7ff fdb3 	bl	800b2c4 <_Bfree>
 800b75e:	0030      	movs	r0, r6
 800b760:	b007      	add	sp, #28
 800b762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b764:	cb02      	ldmia	r3!, {r1}
 800b766:	c502      	stmia	r5!, {r1}
 800b768:	429a      	cmp	r2, r3
 800b76a:	d8fb      	bhi.n	800b764 <__lshift+0xc8>
 800b76c:	e7f0      	b.n	800b750 <__lshift+0xb4>
 800b76e:	46c0      	nop			; (mov r8, r8)
 800b770:	08012c41 	.word	0x08012c41
 800b774:	08012cb2 	.word	0x08012cb2

0800b778 <__mcmp>:
 800b778:	b530      	push	{r4, r5, lr}
 800b77a:	690b      	ldr	r3, [r1, #16]
 800b77c:	6904      	ldr	r4, [r0, #16]
 800b77e:	0002      	movs	r2, r0
 800b780:	1ae0      	subs	r0, r4, r3
 800b782:	429c      	cmp	r4, r3
 800b784:	d10e      	bne.n	800b7a4 <__mcmp+0x2c>
 800b786:	3214      	adds	r2, #20
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	3114      	adds	r1, #20
 800b78c:	0014      	movs	r4, r2
 800b78e:	18c9      	adds	r1, r1, r3
 800b790:	18d2      	adds	r2, r2, r3
 800b792:	3a04      	subs	r2, #4
 800b794:	3904      	subs	r1, #4
 800b796:	6815      	ldr	r5, [r2, #0]
 800b798:	680b      	ldr	r3, [r1, #0]
 800b79a:	429d      	cmp	r5, r3
 800b79c:	d003      	beq.n	800b7a6 <__mcmp+0x2e>
 800b79e:	2001      	movs	r0, #1
 800b7a0:	429d      	cmp	r5, r3
 800b7a2:	d303      	bcc.n	800b7ac <__mcmp+0x34>
 800b7a4:	bd30      	pop	{r4, r5, pc}
 800b7a6:	4294      	cmp	r4, r2
 800b7a8:	d3f3      	bcc.n	800b792 <__mcmp+0x1a>
 800b7aa:	e7fb      	b.n	800b7a4 <__mcmp+0x2c>
 800b7ac:	4240      	negs	r0, r0
 800b7ae:	e7f9      	b.n	800b7a4 <__mcmp+0x2c>

0800b7b0 <__mdiff>:
 800b7b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7b2:	000e      	movs	r6, r1
 800b7b4:	0007      	movs	r7, r0
 800b7b6:	0011      	movs	r1, r2
 800b7b8:	0030      	movs	r0, r6
 800b7ba:	b087      	sub	sp, #28
 800b7bc:	0014      	movs	r4, r2
 800b7be:	f7ff ffdb 	bl	800b778 <__mcmp>
 800b7c2:	1e05      	subs	r5, r0, #0
 800b7c4:	d110      	bne.n	800b7e8 <__mdiff+0x38>
 800b7c6:	0001      	movs	r1, r0
 800b7c8:	0038      	movs	r0, r7
 800b7ca:	f7ff fd53 	bl	800b274 <_Balloc>
 800b7ce:	1e02      	subs	r2, r0, #0
 800b7d0:	d104      	bne.n	800b7dc <__mdiff+0x2c>
 800b7d2:	4b3f      	ldr	r3, [pc, #252]	; (800b8d0 <__mdiff+0x120>)
 800b7d4:	483f      	ldr	r0, [pc, #252]	; (800b8d4 <__mdiff+0x124>)
 800b7d6:	4940      	ldr	r1, [pc, #256]	; (800b8d8 <__mdiff+0x128>)
 800b7d8:	f003 f810 	bl	800e7fc <__assert_func>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	6145      	str	r5, [r0, #20]
 800b7e0:	6103      	str	r3, [r0, #16]
 800b7e2:	0010      	movs	r0, r2
 800b7e4:	b007      	add	sp, #28
 800b7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	9301      	str	r3, [sp, #4]
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	db04      	blt.n	800b7fa <__mdiff+0x4a>
 800b7f0:	0023      	movs	r3, r4
 800b7f2:	0034      	movs	r4, r6
 800b7f4:	001e      	movs	r6, r3
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	9301      	str	r3, [sp, #4]
 800b7fa:	0038      	movs	r0, r7
 800b7fc:	6861      	ldr	r1, [r4, #4]
 800b7fe:	f7ff fd39 	bl	800b274 <_Balloc>
 800b802:	1e02      	subs	r2, r0, #0
 800b804:	d103      	bne.n	800b80e <__mdiff+0x5e>
 800b806:	4b32      	ldr	r3, [pc, #200]	; (800b8d0 <__mdiff+0x120>)
 800b808:	4832      	ldr	r0, [pc, #200]	; (800b8d4 <__mdiff+0x124>)
 800b80a:	4934      	ldr	r1, [pc, #208]	; (800b8dc <__mdiff+0x12c>)
 800b80c:	e7e4      	b.n	800b7d8 <__mdiff+0x28>
 800b80e:	9b01      	ldr	r3, [sp, #4]
 800b810:	2700      	movs	r7, #0
 800b812:	60c3      	str	r3, [r0, #12]
 800b814:	6920      	ldr	r0, [r4, #16]
 800b816:	3414      	adds	r4, #20
 800b818:	0083      	lsls	r3, r0, #2
 800b81a:	18e3      	adds	r3, r4, r3
 800b81c:	0021      	movs	r1, r4
 800b81e:	9401      	str	r4, [sp, #4]
 800b820:	0034      	movs	r4, r6
 800b822:	9302      	str	r3, [sp, #8]
 800b824:	6933      	ldr	r3, [r6, #16]
 800b826:	3414      	adds	r4, #20
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	18e3      	adds	r3, r4, r3
 800b82c:	9303      	str	r3, [sp, #12]
 800b82e:	0013      	movs	r3, r2
 800b830:	3314      	adds	r3, #20
 800b832:	469c      	mov	ip, r3
 800b834:	9305      	str	r3, [sp, #20]
 800b836:	9104      	str	r1, [sp, #16]
 800b838:	9b04      	ldr	r3, [sp, #16]
 800b83a:	cc02      	ldmia	r4!, {r1}
 800b83c:	cb20      	ldmia	r3!, {r5}
 800b83e:	9304      	str	r3, [sp, #16]
 800b840:	b2ab      	uxth	r3, r5
 800b842:	19df      	adds	r7, r3, r7
 800b844:	b28b      	uxth	r3, r1
 800b846:	1afb      	subs	r3, r7, r3
 800b848:	0c09      	lsrs	r1, r1, #16
 800b84a:	0c2d      	lsrs	r5, r5, #16
 800b84c:	1a6d      	subs	r5, r5, r1
 800b84e:	1419      	asrs	r1, r3, #16
 800b850:	1869      	adds	r1, r5, r1
 800b852:	b29b      	uxth	r3, r3
 800b854:	140f      	asrs	r7, r1, #16
 800b856:	0409      	lsls	r1, r1, #16
 800b858:	4319      	orrs	r1, r3
 800b85a:	4663      	mov	r3, ip
 800b85c:	c302      	stmia	r3!, {r1}
 800b85e:	469c      	mov	ip, r3
 800b860:	9b03      	ldr	r3, [sp, #12]
 800b862:	42a3      	cmp	r3, r4
 800b864:	d8e8      	bhi.n	800b838 <__mdiff+0x88>
 800b866:	0031      	movs	r1, r6
 800b868:	9c03      	ldr	r4, [sp, #12]
 800b86a:	3115      	adds	r1, #21
 800b86c:	2304      	movs	r3, #4
 800b86e:	428c      	cmp	r4, r1
 800b870:	d304      	bcc.n	800b87c <__mdiff+0xcc>
 800b872:	1ba3      	subs	r3, r4, r6
 800b874:	3b15      	subs	r3, #21
 800b876:	089b      	lsrs	r3, r3, #2
 800b878:	3301      	adds	r3, #1
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	9901      	ldr	r1, [sp, #4]
 800b87e:	18cd      	adds	r5, r1, r3
 800b880:	9905      	ldr	r1, [sp, #20]
 800b882:	002e      	movs	r6, r5
 800b884:	18cb      	adds	r3, r1, r3
 800b886:	469c      	mov	ip, r3
 800b888:	9902      	ldr	r1, [sp, #8]
 800b88a:	428e      	cmp	r6, r1
 800b88c:	d310      	bcc.n	800b8b0 <__mdiff+0x100>
 800b88e:	9e02      	ldr	r6, [sp, #8]
 800b890:	1ee9      	subs	r1, r5, #3
 800b892:	2400      	movs	r4, #0
 800b894:	428e      	cmp	r6, r1
 800b896:	d304      	bcc.n	800b8a2 <__mdiff+0xf2>
 800b898:	0031      	movs	r1, r6
 800b89a:	3103      	adds	r1, #3
 800b89c:	1b49      	subs	r1, r1, r5
 800b89e:	0889      	lsrs	r1, r1, #2
 800b8a0:	008c      	lsls	r4, r1, #2
 800b8a2:	191b      	adds	r3, r3, r4
 800b8a4:	3b04      	subs	r3, #4
 800b8a6:	6819      	ldr	r1, [r3, #0]
 800b8a8:	2900      	cmp	r1, #0
 800b8aa:	d00f      	beq.n	800b8cc <__mdiff+0x11c>
 800b8ac:	6110      	str	r0, [r2, #16]
 800b8ae:	e798      	b.n	800b7e2 <__mdiff+0x32>
 800b8b0:	ce02      	ldmia	r6!, {r1}
 800b8b2:	b28c      	uxth	r4, r1
 800b8b4:	19e4      	adds	r4, r4, r7
 800b8b6:	0c0f      	lsrs	r7, r1, #16
 800b8b8:	1421      	asrs	r1, r4, #16
 800b8ba:	1879      	adds	r1, r7, r1
 800b8bc:	b2a4      	uxth	r4, r4
 800b8be:	140f      	asrs	r7, r1, #16
 800b8c0:	0409      	lsls	r1, r1, #16
 800b8c2:	4321      	orrs	r1, r4
 800b8c4:	4664      	mov	r4, ip
 800b8c6:	c402      	stmia	r4!, {r1}
 800b8c8:	46a4      	mov	ip, r4
 800b8ca:	e7dd      	b.n	800b888 <__mdiff+0xd8>
 800b8cc:	3801      	subs	r0, #1
 800b8ce:	e7e9      	b.n	800b8a4 <__mdiff+0xf4>
 800b8d0:	08012c41 	.word	0x08012c41
 800b8d4:	08012cb2 	.word	0x08012cb2
 800b8d8:	00000237 	.word	0x00000237
 800b8dc:	00000245 	.word	0x00000245

0800b8e0 <__ulp>:
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	4b0b      	ldr	r3, [pc, #44]	; (800b910 <__ulp+0x30>)
 800b8e4:	4019      	ands	r1, r3
 800b8e6:	4b0b      	ldr	r3, [pc, #44]	; (800b914 <__ulp+0x34>)
 800b8e8:	18c9      	adds	r1, r1, r3
 800b8ea:	4281      	cmp	r1, r0
 800b8ec:	dc06      	bgt.n	800b8fc <__ulp+0x1c>
 800b8ee:	4249      	negs	r1, r1
 800b8f0:	150b      	asrs	r3, r1, #20
 800b8f2:	2b13      	cmp	r3, #19
 800b8f4:	dc03      	bgt.n	800b8fe <__ulp+0x1e>
 800b8f6:	2180      	movs	r1, #128	; 0x80
 800b8f8:	0309      	lsls	r1, r1, #12
 800b8fa:	4119      	asrs	r1, r3
 800b8fc:	4770      	bx	lr
 800b8fe:	3b14      	subs	r3, #20
 800b900:	2001      	movs	r0, #1
 800b902:	2b1e      	cmp	r3, #30
 800b904:	dc02      	bgt.n	800b90c <__ulp+0x2c>
 800b906:	2080      	movs	r0, #128	; 0x80
 800b908:	0600      	lsls	r0, r0, #24
 800b90a:	40d8      	lsrs	r0, r3
 800b90c:	2100      	movs	r1, #0
 800b90e:	e7f5      	b.n	800b8fc <__ulp+0x1c>
 800b910:	7ff00000 	.word	0x7ff00000
 800b914:	fcc00000 	.word	0xfcc00000

0800b918 <__b2d>:
 800b918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b91a:	0006      	movs	r6, r0
 800b91c:	6903      	ldr	r3, [r0, #16]
 800b91e:	3614      	adds	r6, #20
 800b920:	009b      	lsls	r3, r3, #2
 800b922:	18f3      	adds	r3, r6, r3
 800b924:	1f1d      	subs	r5, r3, #4
 800b926:	682c      	ldr	r4, [r5, #0]
 800b928:	000f      	movs	r7, r1
 800b92a:	0020      	movs	r0, r4
 800b92c:	9301      	str	r3, [sp, #4]
 800b92e:	f7ff fd63 	bl	800b3f8 <__hi0bits>
 800b932:	2220      	movs	r2, #32
 800b934:	1a12      	subs	r2, r2, r0
 800b936:	603a      	str	r2, [r7, #0]
 800b938:	0003      	movs	r3, r0
 800b93a:	4a1c      	ldr	r2, [pc, #112]	; (800b9ac <__b2d+0x94>)
 800b93c:	280a      	cmp	r0, #10
 800b93e:	dc15      	bgt.n	800b96c <__b2d+0x54>
 800b940:	210b      	movs	r1, #11
 800b942:	0027      	movs	r7, r4
 800b944:	1a09      	subs	r1, r1, r0
 800b946:	40cf      	lsrs	r7, r1
 800b948:	433a      	orrs	r2, r7
 800b94a:	468c      	mov	ip, r1
 800b94c:	0011      	movs	r1, r2
 800b94e:	2200      	movs	r2, #0
 800b950:	42ae      	cmp	r6, r5
 800b952:	d202      	bcs.n	800b95a <__b2d+0x42>
 800b954:	9a01      	ldr	r2, [sp, #4]
 800b956:	3a08      	subs	r2, #8
 800b958:	6812      	ldr	r2, [r2, #0]
 800b95a:	3315      	adds	r3, #21
 800b95c:	409c      	lsls	r4, r3
 800b95e:	4663      	mov	r3, ip
 800b960:	0027      	movs	r7, r4
 800b962:	40da      	lsrs	r2, r3
 800b964:	4317      	orrs	r7, r2
 800b966:	0038      	movs	r0, r7
 800b968:	b003      	add	sp, #12
 800b96a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b96c:	2700      	movs	r7, #0
 800b96e:	42ae      	cmp	r6, r5
 800b970:	d202      	bcs.n	800b978 <__b2d+0x60>
 800b972:	9d01      	ldr	r5, [sp, #4]
 800b974:	3d08      	subs	r5, #8
 800b976:	682f      	ldr	r7, [r5, #0]
 800b978:	210b      	movs	r1, #11
 800b97a:	4249      	negs	r1, r1
 800b97c:	468c      	mov	ip, r1
 800b97e:	449c      	add	ip, r3
 800b980:	2b0b      	cmp	r3, #11
 800b982:	d010      	beq.n	800b9a6 <__b2d+0x8e>
 800b984:	4661      	mov	r1, ip
 800b986:	2320      	movs	r3, #32
 800b988:	408c      	lsls	r4, r1
 800b98a:	1a5b      	subs	r3, r3, r1
 800b98c:	0039      	movs	r1, r7
 800b98e:	40d9      	lsrs	r1, r3
 800b990:	430c      	orrs	r4, r1
 800b992:	4322      	orrs	r2, r4
 800b994:	0011      	movs	r1, r2
 800b996:	2200      	movs	r2, #0
 800b998:	42b5      	cmp	r5, r6
 800b99a:	d901      	bls.n	800b9a0 <__b2d+0x88>
 800b99c:	3d04      	subs	r5, #4
 800b99e:	682a      	ldr	r2, [r5, #0]
 800b9a0:	4664      	mov	r4, ip
 800b9a2:	40a7      	lsls	r7, r4
 800b9a4:	e7dd      	b.n	800b962 <__b2d+0x4a>
 800b9a6:	4322      	orrs	r2, r4
 800b9a8:	0011      	movs	r1, r2
 800b9aa:	e7dc      	b.n	800b966 <__b2d+0x4e>
 800b9ac:	3ff00000 	.word	0x3ff00000

0800b9b0 <__d2b>:
 800b9b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9b2:	2101      	movs	r1, #1
 800b9b4:	0014      	movs	r4, r2
 800b9b6:	001d      	movs	r5, r3
 800b9b8:	9f08      	ldr	r7, [sp, #32]
 800b9ba:	f7ff fc5b 	bl	800b274 <_Balloc>
 800b9be:	1e06      	subs	r6, r0, #0
 800b9c0:	d105      	bne.n	800b9ce <__d2b+0x1e>
 800b9c2:	0032      	movs	r2, r6
 800b9c4:	4b24      	ldr	r3, [pc, #144]	; (800ba58 <__d2b+0xa8>)
 800b9c6:	4825      	ldr	r0, [pc, #148]	; (800ba5c <__d2b+0xac>)
 800b9c8:	4925      	ldr	r1, [pc, #148]	; (800ba60 <__d2b+0xb0>)
 800b9ca:	f002 ff17 	bl	800e7fc <__assert_func>
 800b9ce:	032b      	lsls	r3, r5, #12
 800b9d0:	006d      	lsls	r5, r5, #1
 800b9d2:	0b1b      	lsrs	r3, r3, #12
 800b9d4:	0d6d      	lsrs	r5, r5, #21
 800b9d6:	d125      	bne.n	800ba24 <__d2b+0x74>
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	2c00      	cmp	r4, #0
 800b9dc:	d028      	beq.n	800ba30 <__d2b+0x80>
 800b9de:	4668      	mov	r0, sp
 800b9e0:	9400      	str	r4, [sp, #0]
 800b9e2:	f7ff fd23 	bl	800b42c <__lo0bits>
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	9900      	ldr	r1, [sp, #0]
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d01e      	beq.n	800ba2c <__d2b+0x7c>
 800b9ee:	2220      	movs	r2, #32
 800b9f0:	001c      	movs	r4, r3
 800b9f2:	1a12      	subs	r2, r2, r0
 800b9f4:	4094      	lsls	r4, r2
 800b9f6:	0022      	movs	r2, r4
 800b9f8:	40c3      	lsrs	r3, r0
 800b9fa:	430a      	orrs	r2, r1
 800b9fc:	6172      	str	r2, [r6, #20]
 800b9fe:	9301      	str	r3, [sp, #4]
 800ba00:	9c01      	ldr	r4, [sp, #4]
 800ba02:	61b4      	str	r4, [r6, #24]
 800ba04:	1e63      	subs	r3, r4, #1
 800ba06:	419c      	sbcs	r4, r3
 800ba08:	3401      	adds	r4, #1
 800ba0a:	6134      	str	r4, [r6, #16]
 800ba0c:	2d00      	cmp	r5, #0
 800ba0e:	d017      	beq.n	800ba40 <__d2b+0x90>
 800ba10:	2435      	movs	r4, #53	; 0x35
 800ba12:	4b14      	ldr	r3, [pc, #80]	; (800ba64 <__d2b+0xb4>)
 800ba14:	18ed      	adds	r5, r5, r3
 800ba16:	182d      	adds	r5, r5, r0
 800ba18:	603d      	str	r5, [r7, #0]
 800ba1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba1c:	1a24      	subs	r4, r4, r0
 800ba1e:	601c      	str	r4, [r3, #0]
 800ba20:	0030      	movs	r0, r6
 800ba22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba24:	2280      	movs	r2, #128	; 0x80
 800ba26:	0352      	lsls	r2, r2, #13
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	e7d5      	b.n	800b9d8 <__d2b+0x28>
 800ba2c:	6171      	str	r1, [r6, #20]
 800ba2e:	e7e7      	b.n	800ba00 <__d2b+0x50>
 800ba30:	a801      	add	r0, sp, #4
 800ba32:	f7ff fcfb 	bl	800b42c <__lo0bits>
 800ba36:	9b01      	ldr	r3, [sp, #4]
 800ba38:	2401      	movs	r4, #1
 800ba3a:	6173      	str	r3, [r6, #20]
 800ba3c:	3020      	adds	r0, #32
 800ba3e:	e7e4      	b.n	800ba0a <__d2b+0x5a>
 800ba40:	4b09      	ldr	r3, [pc, #36]	; (800ba68 <__d2b+0xb8>)
 800ba42:	18c0      	adds	r0, r0, r3
 800ba44:	4b09      	ldr	r3, [pc, #36]	; (800ba6c <__d2b+0xbc>)
 800ba46:	6038      	str	r0, [r7, #0]
 800ba48:	18e3      	adds	r3, r4, r3
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	18f3      	adds	r3, r6, r3
 800ba4e:	6958      	ldr	r0, [r3, #20]
 800ba50:	f7ff fcd2 	bl	800b3f8 <__hi0bits>
 800ba54:	0164      	lsls	r4, r4, #5
 800ba56:	e7e0      	b.n	800ba1a <__d2b+0x6a>
 800ba58:	08012c41 	.word	0x08012c41
 800ba5c:	08012cb2 	.word	0x08012cb2
 800ba60:	0000030f 	.word	0x0000030f
 800ba64:	fffffbcd 	.word	0xfffffbcd
 800ba68:	fffffbce 	.word	0xfffffbce
 800ba6c:	3fffffff 	.word	0x3fffffff

0800ba70 <__ratio>:
 800ba70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba72:	b087      	sub	sp, #28
 800ba74:	000f      	movs	r7, r1
 800ba76:	a904      	add	r1, sp, #16
 800ba78:	0006      	movs	r6, r0
 800ba7a:	f7ff ff4d 	bl	800b918 <__b2d>
 800ba7e:	9000      	str	r0, [sp, #0]
 800ba80:	9101      	str	r1, [sp, #4]
 800ba82:	9c00      	ldr	r4, [sp, #0]
 800ba84:	9d01      	ldr	r5, [sp, #4]
 800ba86:	0038      	movs	r0, r7
 800ba88:	a905      	add	r1, sp, #20
 800ba8a:	f7ff ff45 	bl	800b918 <__b2d>
 800ba8e:	9002      	str	r0, [sp, #8]
 800ba90:	9103      	str	r1, [sp, #12]
 800ba92:	9a02      	ldr	r2, [sp, #8]
 800ba94:	9b03      	ldr	r3, [sp, #12]
 800ba96:	6930      	ldr	r0, [r6, #16]
 800ba98:	6939      	ldr	r1, [r7, #16]
 800ba9a:	9e04      	ldr	r6, [sp, #16]
 800ba9c:	1a40      	subs	r0, r0, r1
 800ba9e:	9905      	ldr	r1, [sp, #20]
 800baa0:	0140      	lsls	r0, r0, #5
 800baa2:	1a71      	subs	r1, r6, r1
 800baa4:	1841      	adds	r1, r0, r1
 800baa6:	0508      	lsls	r0, r1, #20
 800baa8:	2900      	cmp	r1, #0
 800baaa:	dd07      	ble.n	800babc <__ratio+0x4c>
 800baac:	9901      	ldr	r1, [sp, #4]
 800baae:	1845      	adds	r5, r0, r1
 800bab0:	0020      	movs	r0, r4
 800bab2:	0029      	movs	r1, r5
 800bab4:	f7f5 f9e0 	bl	8000e78 <__aeabi_ddiv>
 800bab8:	b007      	add	sp, #28
 800baba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800babc:	9903      	ldr	r1, [sp, #12]
 800babe:	1a0b      	subs	r3, r1, r0
 800bac0:	e7f6      	b.n	800bab0 <__ratio+0x40>

0800bac2 <__copybits>:
 800bac2:	b570      	push	{r4, r5, r6, lr}
 800bac4:	0014      	movs	r4, r2
 800bac6:	0005      	movs	r5, r0
 800bac8:	3901      	subs	r1, #1
 800baca:	6913      	ldr	r3, [r2, #16]
 800bacc:	1149      	asrs	r1, r1, #5
 800bace:	3101      	adds	r1, #1
 800bad0:	0089      	lsls	r1, r1, #2
 800bad2:	3414      	adds	r4, #20
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	1841      	adds	r1, r0, r1
 800bad8:	18e3      	adds	r3, r4, r3
 800bada:	42a3      	cmp	r3, r4
 800badc:	d80d      	bhi.n	800bafa <__copybits+0x38>
 800bade:	0014      	movs	r4, r2
 800bae0:	3411      	adds	r4, #17
 800bae2:	2500      	movs	r5, #0
 800bae4:	429c      	cmp	r4, r3
 800bae6:	d803      	bhi.n	800baf0 <__copybits+0x2e>
 800bae8:	1a9b      	subs	r3, r3, r2
 800baea:	3b11      	subs	r3, #17
 800baec:	089b      	lsrs	r3, r3, #2
 800baee:	009d      	lsls	r5, r3, #2
 800baf0:	2300      	movs	r3, #0
 800baf2:	1940      	adds	r0, r0, r5
 800baf4:	4281      	cmp	r1, r0
 800baf6:	d803      	bhi.n	800bb00 <__copybits+0x3e>
 800baf8:	bd70      	pop	{r4, r5, r6, pc}
 800bafa:	cc40      	ldmia	r4!, {r6}
 800bafc:	c540      	stmia	r5!, {r6}
 800bafe:	e7ec      	b.n	800bada <__copybits+0x18>
 800bb00:	c008      	stmia	r0!, {r3}
 800bb02:	e7f7      	b.n	800baf4 <__copybits+0x32>

0800bb04 <__any_on>:
 800bb04:	0002      	movs	r2, r0
 800bb06:	6900      	ldr	r0, [r0, #16]
 800bb08:	b510      	push	{r4, lr}
 800bb0a:	3214      	adds	r2, #20
 800bb0c:	114b      	asrs	r3, r1, #5
 800bb0e:	4298      	cmp	r0, r3
 800bb10:	db13      	blt.n	800bb3a <__any_on+0x36>
 800bb12:	dd0c      	ble.n	800bb2e <__any_on+0x2a>
 800bb14:	241f      	movs	r4, #31
 800bb16:	0008      	movs	r0, r1
 800bb18:	4020      	ands	r0, r4
 800bb1a:	4221      	tst	r1, r4
 800bb1c:	d007      	beq.n	800bb2e <__any_on+0x2a>
 800bb1e:	0099      	lsls	r1, r3, #2
 800bb20:	588c      	ldr	r4, [r1, r2]
 800bb22:	0021      	movs	r1, r4
 800bb24:	40c1      	lsrs	r1, r0
 800bb26:	4081      	lsls	r1, r0
 800bb28:	2001      	movs	r0, #1
 800bb2a:	428c      	cmp	r4, r1
 800bb2c:	d104      	bne.n	800bb38 <__any_on+0x34>
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	18d3      	adds	r3, r2, r3
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d803      	bhi.n	800bb3e <__any_on+0x3a>
 800bb36:	2000      	movs	r0, #0
 800bb38:	bd10      	pop	{r4, pc}
 800bb3a:	0003      	movs	r3, r0
 800bb3c:	e7f7      	b.n	800bb2e <__any_on+0x2a>
 800bb3e:	3b04      	subs	r3, #4
 800bb40:	6819      	ldr	r1, [r3, #0]
 800bb42:	2900      	cmp	r1, #0
 800bb44:	d0f5      	beq.n	800bb32 <__any_on+0x2e>
 800bb46:	2001      	movs	r0, #1
 800bb48:	e7f6      	b.n	800bb38 <__any_on+0x34>

0800bb4a <__ascii_wctomb>:
 800bb4a:	0003      	movs	r3, r0
 800bb4c:	1e08      	subs	r0, r1, #0
 800bb4e:	d005      	beq.n	800bb5c <__ascii_wctomb+0x12>
 800bb50:	2aff      	cmp	r2, #255	; 0xff
 800bb52:	d904      	bls.n	800bb5e <__ascii_wctomb+0x14>
 800bb54:	228a      	movs	r2, #138	; 0x8a
 800bb56:	2001      	movs	r0, #1
 800bb58:	601a      	str	r2, [r3, #0]
 800bb5a:	4240      	negs	r0, r0
 800bb5c:	4770      	bx	lr
 800bb5e:	2001      	movs	r0, #1
 800bb60:	700a      	strb	r2, [r1, #0]
 800bb62:	e7fb      	b.n	800bb5c <__ascii_wctomb+0x12>

0800bb64 <_svfprintf_r>:
 800bb64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb66:	b0d9      	sub	sp, #356	; 0x164
 800bb68:	001c      	movs	r4, r3
 800bb6a:	910b      	str	r1, [sp, #44]	; 0x2c
 800bb6c:	9208      	str	r2, [sp, #32]
 800bb6e:	900a      	str	r0, [sp, #40]	; 0x28
 800bb70:	f002 fdae 	bl	800e6d0 <_localeconv_r>
 800bb74:	6803      	ldr	r3, [r0, #0]
 800bb76:	0018      	movs	r0, r3
 800bb78:	931c      	str	r3, [sp, #112]	; 0x70
 800bb7a:	f7f4 fac3 	bl	8000104 <strlen>
 800bb7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb80:	9016      	str	r0, [sp, #88]	; 0x58
 800bb82:	899b      	ldrh	r3, [r3, #12]
 800bb84:	061b      	lsls	r3, r3, #24
 800bb86:	d517      	bpl.n	800bbb8 <_svfprintf_r+0x54>
 800bb88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d113      	bne.n	800bbb8 <_svfprintf_r+0x54>
 800bb90:	2140      	movs	r1, #64	; 0x40
 800bb92:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bb94:	f7fd fb6e 	bl	8009274 <_malloc_r>
 800bb98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb9a:	6018      	str	r0, [r3, #0]
 800bb9c:	6118      	str	r0, [r3, #16]
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d107      	bne.n	800bbb2 <_svfprintf_r+0x4e>
 800bba2:	230c      	movs	r3, #12
 800bba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bba6:	6013      	str	r3, [r2, #0]
 800bba8:	3b0d      	subs	r3, #13
 800bbaa:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bbae:	b059      	add	sp, #356	; 0x164
 800bbb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbb2:	2340      	movs	r3, #64	; 0x40
 800bbb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bbb6:	6153      	str	r3, [r2, #20]
 800bbb8:	2300      	movs	r3, #0
 800bbba:	2200      	movs	r2, #0
 800bbbc:	932e      	str	r3, [sp, #184]	; 0xb8
 800bbbe:	932d      	str	r3, [sp, #180]	; 0xb4
 800bbc0:	930e      	str	r3, [sp, #56]	; 0x38
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	9214      	str	r2, [sp, #80]	; 0x50
 800bbc6:	9315      	str	r3, [sp, #84]	; 0x54
 800bbc8:	2300      	movs	r3, #0
 800bbca:	af2f      	add	r7, sp, #188	; 0xbc
 800bbcc:	972c      	str	r7, [sp, #176]	; 0xb0
 800bbce:	931f      	str	r3, [sp, #124]	; 0x7c
 800bbd0:	931e      	str	r3, [sp, #120]	; 0x78
 800bbd2:	9312      	str	r3, [sp, #72]	; 0x48
 800bbd4:	931b      	str	r3, [sp, #108]	; 0x6c
 800bbd6:	931d      	str	r3, [sp, #116]	; 0x74
 800bbd8:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbda:	9d08      	ldr	r5, [sp, #32]
 800bbdc:	782b      	ldrb	r3, [r5, #0]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d002      	beq.n	800bbe8 <_svfprintf_r+0x84>
 800bbe2:	2b25      	cmp	r3, #37	; 0x25
 800bbe4:	d000      	beq.n	800bbe8 <_svfprintf_r+0x84>
 800bbe6:	e091      	b.n	800bd0c <_svfprintf_r+0x1a8>
 800bbe8:	9b08      	ldr	r3, [sp, #32]
 800bbea:	1aee      	subs	r6, r5, r3
 800bbec:	429d      	cmp	r5, r3
 800bbee:	d016      	beq.n	800bc1e <_svfprintf_r+0xba>
 800bbf0:	603b      	str	r3, [r7, #0]
 800bbf2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800bbf4:	607e      	str	r6, [r7, #4]
 800bbf6:	199b      	adds	r3, r3, r6
 800bbf8:	932e      	str	r3, [sp, #184]	; 0xb8
 800bbfa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800bbfc:	3708      	adds	r7, #8
 800bbfe:	3301      	adds	r3, #1
 800bc00:	932d      	str	r3, [sp, #180]	; 0xb4
 800bc02:	2b07      	cmp	r3, #7
 800bc04:	dd08      	ble.n	800bc18 <_svfprintf_r+0xb4>
 800bc06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bc0a:	aa2c      	add	r2, sp, #176	; 0xb0
 800bc0c:	f004 f8c0 	bl	800fd90 <__ssprint_r>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d000      	beq.n	800bc16 <_svfprintf_r+0xb2>
 800bc14:	e1cf      	b.n	800bfb6 <_svfprintf_r+0x452>
 800bc16:	af2f      	add	r7, sp, #188	; 0xbc
 800bc18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc1a:	199b      	adds	r3, r3, r6
 800bc1c:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc1e:	782b      	ldrb	r3, [r5, #0]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d101      	bne.n	800bc28 <_svfprintf_r+0xc4>
 800bc24:	f001 f99e 	bl	800cf64 <_svfprintf_r+0x1400>
 800bc28:	221b      	movs	r2, #27
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	a91e      	add	r1, sp, #120	; 0x78
 800bc2e:	1852      	adds	r2, r2, r1
 800bc30:	7013      	strb	r3, [r2, #0]
 800bc32:	2201      	movs	r2, #1
 800bc34:	001e      	movs	r6, r3
 800bc36:	4252      	negs	r2, r2
 800bc38:	3501      	adds	r5, #1
 800bc3a:	9209      	str	r2, [sp, #36]	; 0x24
 800bc3c:	9318      	str	r3, [sp, #96]	; 0x60
 800bc3e:	1c6b      	adds	r3, r5, #1
 800bc40:	9313      	str	r3, [sp, #76]	; 0x4c
 800bc42:	782b      	ldrb	r3, [r5, #0]
 800bc44:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc46:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bc48:	3820      	subs	r0, #32
 800bc4a:	285a      	cmp	r0, #90	; 0x5a
 800bc4c:	d901      	bls.n	800bc52 <_svfprintf_r+0xee>
 800bc4e:	f000 fe20 	bl	800c892 <_svfprintf_r+0xd2e>
 800bc52:	f7f4 fa69 	bl	8000128 <__gnu_thumb1_case_uhi>
 800bc56:	0078      	.short	0x0078
 800bc58:	061e061e 	.word	0x061e061e
 800bc5c:	061e0082 	.word	0x061e0082
 800bc60:	061e061e 	.word	0x061e061e
 800bc64:	061e005d 	.word	0x061e005d
 800bc68:	0084061e 	.word	0x0084061e
 800bc6c:	061e008c 	.word	0x061e008c
 800bc70:	0091008a 	.word	0x0091008a
 800bc74:	00b2061e 	.word	0x00b2061e
 800bc78:	00b400b4 	.word	0x00b400b4
 800bc7c:	00b400b4 	.word	0x00b400b4
 800bc80:	00b400b4 	.word	0x00b400b4
 800bc84:	00b400b4 	.word	0x00b400b4
 800bc88:	061e00b4 	.word	0x061e00b4
 800bc8c:	061e061e 	.word	0x061e061e
 800bc90:	061e061e 	.word	0x061e061e
 800bc94:	061e061e 	.word	0x061e061e
 800bc98:	061e013b 	.word	0x061e013b
 800bc9c:	00f400e0 	.word	0x00f400e0
 800bca0:	013b013b 	.word	0x013b013b
 800bca4:	061e013b 	.word	0x061e013b
 800bca8:	061e061e 	.word	0x061e061e
 800bcac:	00c7061e 	.word	0x00c7061e
 800bcb0:	061e061e 	.word	0x061e061e
 800bcb4:	061e04c7 	.word	0x061e04c7
 800bcb8:	061e061e 	.word	0x061e061e
 800bcbc:	061e050a 	.word	0x061e050a
 800bcc0:	061e052a 	.word	0x061e052a
 800bcc4:	055c061e 	.word	0x055c061e
 800bcc8:	061e061e 	.word	0x061e061e
 800bccc:	061e061e 	.word	0x061e061e
 800bcd0:	061e061e 	.word	0x061e061e
 800bcd4:	061e061e 	.word	0x061e061e
 800bcd8:	061e013b 	.word	0x061e013b
 800bcdc:	00f600e0 	.word	0x00f600e0
 800bce0:	013b013b 	.word	0x013b013b
 800bce4:	00c9013b 	.word	0x00c9013b
 800bce8:	00dc00f6 	.word	0x00dc00f6
 800bcec:	00d5061e 	.word	0x00d5061e
 800bcf0:	04a7061e 	.word	0x04a7061e
 800bcf4:	04fa04c9 	.word	0x04fa04c9
 800bcf8:	061e00dc 	.word	0x061e00dc
 800bcfc:	0080050a 	.word	0x0080050a
 800bd00:	061e052c 	.word	0x061e052c
 800bd04:	057c061e 	.word	0x057c061e
 800bd08:	0080061e 	.word	0x0080061e
 800bd0c:	3501      	adds	r5, #1
 800bd0e:	e765      	b.n	800bbdc <_svfprintf_r+0x78>
 800bd10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bd12:	f002 fcdd 	bl	800e6d0 <_localeconv_r>
 800bd16:	6843      	ldr	r3, [r0, #4]
 800bd18:	0018      	movs	r0, r3
 800bd1a:	931d      	str	r3, [sp, #116]	; 0x74
 800bd1c:	f7f4 f9f2 	bl	8000104 <strlen>
 800bd20:	901b      	str	r0, [sp, #108]	; 0x6c
 800bd22:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bd24:	f002 fcd4 	bl	800e6d0 <_localeconv_r>
 800bd28:	6883      	ldr	r3, [r0, #8]
 800bd2a:	9312      	str	r3, [sp, #72]	; 0x48
 800bd2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d011      	beq.n	800bd56 <_svfprintf_r+0x1f2>
 800bd32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d00e      	beq.n	800bd56 <_svfprintf_r+0x1f2>
 800bd38:	781b      	ldrb	r3, [r3, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00b      	beq.n	800bd56 <_svfprintf_r+0x1f2>
 800bd3e:	2380      	movs	r3, #128	; 0x80
 800bd40:	00db      	lsls	r3, r3, #3
 800bd42:	431e      	orrs	r6, r3
 800bd44:	e007      	b.n	800bd56 <_svfprintf_r+0x1f2>
 800bd46:	231b      	movs	r3, #27
 800bd48:	aa1e      	add	r2, sp, #120	; 0x78
 800bd4a:	189b      	adds	r3, r3, r2
 800bd4c:	781a      	ldrb	r2, [r3, #0]
 800bd4e:	2a00      	cmp	r2, #0
 800bd50:	d101      	bne.n	800bd56 <_svfprintf_r+0x1f2>
 800bd52:	3220      	adds	r2, #32
 800bd54:	701a      	strb	r2, [r3, #0]
 800bd56:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800bd58:	e771      	b.n	800bc3e <_svfprintf_r+0xda>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e7f1      	b.n	800bd42 <_svfprintf_r+0x1de>
 800bd5e:	cc08      	ldmia	r4!, {r3}
 800bd60:	9318      	str	r3, [sp, #96]	; 0x60
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	daf7      	bge.n	800bd56 <_svfprintf_r+0x1f2>
 800bd66:	425b      	negs	r3, r3
 800bd68:	9318      	str	r3, [sp, #96]	; 0x60
 800bd6a:	2304      	movs	r3, #4
 800bd6c:	e7e9      	b.n	800bd42 <_svfprintf_r+0x1de>
 800bd6e:	231b      	movs	r3, #27
 800bd70:	aa1e      	add	r2, sp, #120	; 0x78
 800bd72:	189b      	adds	r3, r3, r2
 800bd74:	222b      	movs	r2, #43	; 0x2b
 800bd76:	e7ed      	b.n	800bd54 <_svfprintf_r+0x1f0>
 800bd78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bd7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd7c:	7812      	ldrb	r2, [r2, #0]
 800bd7e:	3301      	adds	r3, #1
 800bd80:	920f      	str	r2, [sp, #60]	; 0x3c
 800bd82:	2a2a      	cmp	r2, #42	; 0x2a
 800bd84:	d010      	beq.n	800bda8 <_svfprintf_r+0x244>
 800bd86:	2200      	movs	r2, #0
 800bd88:	9209      	str	r2, [sp, #36]	; 0x24
 800bd8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd8c:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd8e:	3a30      	subs	r2, #48	; 0x30
 800bd90:	2a09      	cmp	r2, #9
 800bd92:	d900      	bls.n	800bd96 <_svfprintf_r+0x232>
 800bd94:	e757      	b.n	800bc46 <_svfprintf_r+0xe2>
 800bd96:	200a      	movs	r0, #10
 800bd98:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bd9a:	4341      	muls	r1, r0
 800bd9c:	188a      	adds	r2, r1, r2
 800bd9e:	9209      	str	r2, [sp, #36]	; 0x24
 800bda0:	781a      	ldrb	r2, [r3, #0]
 800bda2:	3301      	adds	r3, #1
 800bda4:	920f      	str	r2, [sp, #60]	; 0x3c
 800bda6:	e7f0      	b.n	800bd8a <_svfprintf_r+0x226>
 800bda8:	cc04      	ldmia	r4!, {r2}
 800bdaa:	9209      	str	r2, [sp, #36]	; 0x24
 800bdac:	2a00      	cmp	r2, #0
 800bdae:	da02      	bge.n	800bdb6 <_svfprintf_r+0x252>
 800bdb0:	2201      	movs	r2, #1
 800bdb2:	4252      	negs	r2, r2
 800bdb4:	9209      	str	r2, [sp, #36]	; 0x24
 800bdb6:	9313      	str	r3, [sp, #76]	; 0x4c
 800bdb8:	e7cd      	b.n	800bd56 <_svfprintf_r+0x1f2>
 800bdba:	2380      	movs	r3, #128	; 0x80
 800bdbc:	e7c1      	b.n	800bd42 <_svfprintf_r+0x1de>
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bdc2:	9218      	str	r2, [sp, #96]	; 0x60
 800bdc4:	210a      	movs	r1, #10
 800bdc6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bdc8:	434a      	muls	r2, r1
 800bdca:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bdcc:	3930      	subs	r1, #48	; 0x30
 800bdce:	188a      	adds	r2, r1, r2
 800bdd0:	9218      	str	r2, [sp, #96]	; 0x60
 800bdd2:	001a      	movs	r2, r3
 800bdd4:	7812      	ldrb	r2, [r2, #0]
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	920f      	str	r2, [sp, #60]	; 0x3c
 800bdda:	3a30      	subs	r2, #48	; 0x30
 800bddc:	9313      	str	r3, [sp, #76]	; 0x4c
 800bdde:	2a09      	cmp	r2, #9
 800bde0:	d9f0      	bls.n	800bdc4 <_svfprintf_r+0x260>
 800bde2:	e730      	b.n	800bc46 <_svfprintf_r+0xe2>
 800bde4:	2308      	movs	r3, #8
 800bde6:	e7ac      	b.n	800bd42 <_svfprintf_r+0x1de>
 800bde8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	2b68      	cmp	r3, #104	; 0x68
 800bdee:	d105      	bne.n	800bdfc <_svfprintf_r+0x298>
 800bdf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	9313      	str	r3, [sp, #76]	; 0x4c
 800bdf6:	2380      	movs	r3, #128	; 0x80
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	e7a2      	b.n	800bd42 <_svfprintf_r+0x1de>
 800bdfc:	2340      	movs	r3, #64	; 0x40
 800bdfe:	e7a0      	b.n	800bd42 <_svfprintf_r+0x1de>
 800be00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	2b6c      	cmp	r3, #108	; 0x6c
 800be06:	d104      	bne.n	800be12 <_svfprintf_r+0x2ae>
 800be08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be0a:	3301      	adds	r3, #1
 800be0c:	9313      	str	r3, [sp, #76]	; 0x4c
 800be0e:	2320      	movs	r3, #32
 800be10:	e797      	b.n	800bd42 <_svfprintf_r+0x1de>
 800be12:	2310      	movs	r3, #16
 800be14:	e795      	b.n	800bd42 <_svfprintf_r+0x1de>
 800be16:	0021      	movs	r1, r4
 800be18:	c904      	ldmia	r1!, {r2}
 800be1a:	ab3f      	add	r3, sp, #252	; 0xfc
 800be1c:	910d      	str	r1, [sp, #52]	; 0x34
 800be1e:	211b      	movs	r1, #27
 800be20:	701a      	strb	r2, [r3, #0]
 800be22:	2200      	movs	r2, #0
 800be24:	a81e      	add	r0, sp, #120	; 0x78
 800be26:	1809      	adds	r1, r1, r0
 800be28:	700a      	strb	r2, [r1, #0]
 800be2a:	920c      	str	r2, [sp, #48]	; 0x30
 800be2c:	3201      	adds	r2, #1
 800be2e:	9209      	str	r2, [sp, #36]	; 0x24
 800be30:	2200      	movs	r2, #0
 800be32:	9308      	str	r3, [sp, #32]
 800be34:	0015      	movs	r5, r2
 800be36:	9219      	str	r2, [sp, #100]	; 0x64
 800be38:	9210      	str	r2, [sp, #64]	; 0x40
 800be3a:	9211      	str	r2, [sp, #68]	; 0x44
 800be3c:	e1f1      	b.n	800c222 <_svfprintf_r+0x6be>
 800be3e:	2310      	movs	r3, #16
 800be40:	431e      	orrs	r6, r3
 800be42:	06b3      	lsls	r3, r6, #26
 800be44:	d531      	bpl.n	800beaa <_svfprintf_r+0x346>
 800be46:	2307      	movs	r3, #7
 800be48:	3407      	adds	r4, #7
 800be4a:	439c      	bics	r4, r3
 800be4c:	0022      	movs	r2, r4
 800be4e:	ca18      	ldmia	r2!, {r3, r4}
 800be50:	9306      	str	r3, [sp, #24]
 800be52:	9407      	str	r4, [sp, #28]
 800be54:	920d      	str	r2, [sp, #52]	; 0x34
 800be56:	9a07      	ldr	r2, [sp, #28]
 800be58:	2301      	movs	r3, #1
 800be5a:	2a00      	cmp	r2, #0
 800be5c:	da0b      	bge.n	800be76 <_svfprintf_r+0x312>
 800be5e:	9c06      	ldr	r4, [sp, #24]
 800be60:	9d07      	ldr	r5, [sp, #28]
 800be62:	2200      	movs	r2, #0
 800be64:	4261      	negs	r1, r4
 800be66:	41aa      	sbcs	r2, r5
 800be68:	9106      	str	r1, [sp, #24]
 800be6a:	9207      	str	r2, [sp, #28]
 800be6c:	221b      	movs	r2, #27
 800be6e:	a91e      	add	r1, sp, #120	; 0x78
 800be70:	1852      	adds	r2, r2, r1
 800be72:	212d      	movs	r1, #45	; 0x2d
 800be74:	7011      	strb	r1, [r2, #0]
 800be76:	9907      	ldr	r1, [sp, #28]
 800be78:	9a06      	ldr	r2, [sp, #24]
 800be7a:	430a      	orrs	r2, r1
 800be7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be7e:	3101      	adds	r1, #1
 800be80:	d101      	bne.n	800be86 <_svfprintf_r+0x322>
 800be82:	f001 f87b 	bl	800cf7c <_svfprintf_r+0x1418>
 800be86:	2180      	movs	r1, #128	; 0x80
 800be88:	0034      	movs	r4, r6
 800be8a:	438c      	bics	r4, r1
 800be8c:	2a00      	cmp	r2, #0
 800be8e:	d001      	beq.n	800be94 <_svfprintf_r+0x330>
 800be90:	f001 f879 	bl	800cf86 <_svfprintf_r+0x1422>
 800be94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be96:	2a00      	cmp	r2, #0
 800be98:	d101      	bne.n	800be9e <_svfprintf_r+0x33a>
 800be9a:	f000 fcef 	bl	800c87c <_svfprintf_r+0xd18>
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d001      	beq.n	800bea6 <_svfprintf_r+0x342>
 800bea2:	f001 f874 	bl	800cf8e <_svfprintf_r+0x142a>
 800bea6:	f000 fc79 	bl	800c79c <_svfprintf_r+0xc38>
 800beaa:	0022      	movs	r2, r4
 800beac:	ca08      	ldmia	r2!, {r3}
 800beae:	920d      	str	r2, [sp, #52]	; 0x34
 800beb0:	06f2      	lsls	r2, r6, #27
 800beb2:	d503      	bpl.n	800bebc <_svfprintf_r+0x358>
 800beb4:	9306      	str	r3, [sp, #24]
 800beb6:	17db      	asrs	r3, r3, #31
 800beb8:	9307      	str	r3, [sp, #28]
 800beba:	e7cc      	b.n	800be56 <_svfprintf_r+0x2f2>
 800bebc:	0672      	lsls	r2, r6, #25
 800bebe:	d501      	bpl.n	800bec4 <_svfprintf_r+0x360>
 800bec0:	b21b      	sxth	r3, r3
 800bec2:	e7f7      	b.n	800beb4 <_svfprintf_r+0x350>
 800bec4:	05b2      	lsls	r2, r6, #22
 800bec6:	d5f5      	bpl.n	800beb4 <_svfprintf_r+0x350>
 800bec8:	b25b      	sxtb	r3, r3
 800beca:	e7f3      	b.n	800beb4 <_svfprintf_r+0x350>
 800becc:	2307      	movs	r3, #7
 800bece:	3407      	adds	r4, #7
 800bed0:	439c      	bics	r4, r3
 800bed2:	0022      	movs	r2, r4
 800bed4:	ca18      	ldmia	r2!, {r3, r4}
 800bed6:	920d      	str	r2, [sp, #52]	; 0x34
 800bed8:	2201      	movs	r2, #1
 800beda:	9314      	str	r3, [sp, #80]	; 0x50
 800bedc:	9415      	str	r4, [sp, #84]	; 0x54
 800bede:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bee0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800bee2:	005c      	lsls	r4, r3, #1
 800bee4:	0864      	lsrs	r4, r4, #1
 800bee6:	0028      	movs	r0, r5
 800bee8:	0021      	movs	r1, r4
 800beea:	4b3e      	ldr	r3, [pc, #248]	; (800bfe4 <_svfprintf_r+0x480>)
 800beec:	4252      	negs	r2, r2
 800beee:	f7f6 fa01 	bl	80022f4 <__aeabi_dcmpun>
 800bef2:	2800      	cmp	r0, #0
 800bef4:	d126      	bne.n	800bf44 <_svfprintf_r+0x3e0>
 800bef6:	2201      	movs	r2, #1
 800bef8:	0028      	movs	r0, r5
 800befa:	0021      	movs	r1, r4
 800befc:	4b39      	ldr	r3, [pc, #228]	; (800bfe4 <_svfprintf_r+0x480>)
 800befe:	4252      	negs	r2, r2
 800bf00:	f7f4 fab2 	bl	8000468 <__aeabi_dcmple>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	d11d      	bne.n	800bf44 <_svfprintf_r+0x3e0>
 800bf08:	9814      	ldr	r0, [sp, #80]	; 0x50
 800bf0a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	2300      	movs	r3, #0
 800bf10:	f7f4 faa0 	bl	8000454 <__aeabi_dcmplt>
 800bf14:	2800      	cmp	r0, #0
 800bf16:	d004      	beq.n	800bf22 <_svfprintf_r+0x3be>
 800bf18:	231b      	movs	r3, #27
 800bf1a:	aa1e      	add	r2, sp, #120	; 0x78
 800bf1c:	189b      	adds	r3, r3, r2
 800bf1e:	222d      	movs	r2, #45	; 0x2d
 800bf20:	701a      	strb	r2, [r3, #0]
 800bf22:	4b31      	ldr	r3, [pc, #196]	; (800bfe8 <_svfprintf_r+0x484>)
 800bf24:	9308      	str	r3, [sp, #32]
 800bf26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf28:	2b47      	cmp	r3, #71	; 0x47
 800bf2a:	dd01      	ble.n	800bf30 <_svfprintf_r+0x3cc>
 800bf2c:	4b2f      	ldr	r3, [pc, #188]	; (800bfec <_svfprintf_r+0x488>)
 800bf2e:	9308      	str	r3, [sp, #32]
 800bf30:	2380      	movs	r3, #128	; 0x80
 800bf32:	439e      	bics	r6, r3
 800bf34:	2300      	movs	r3, #0
 800bf36:	930c      	str	r3, [sp, #48]	; 0x30
 800bf38:	3303      	adds	r3, #3
 800bf3a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	9319      	str	r3, [sp, #100]	; 0x64
 800bf40:	f000 fc78 	bl	800c834 <_svfprintf_r+0xcd0>
 800bf44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bf46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf48:	0010      	movs	r0, r2
 800bf4a:	0019      	movs	r1, r3
 800bf4c:	f7f6 f9d2 	bl	80022f4 <__aeabi_dcmpun>
 800bf50:	2800      	cmp	r0, #0
 800bf52:	d00e      	beq.n	800bf72 <_svfprintf_r+0x40e>
 800bf54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	da04      	bge.n	800bf64 <_svfprintf_r+0x400>
 800bf5a:	231b      	movs	r3, #27
 800bf5c:	aa1e      	add	r2, sp, #120	; 0x78
 800bf5e:	189b      	adds	r3, r3, r2
 800bf60:	222d      	movs	r2, #45	; 0x2d
 800bf62:	701a      	strb	r2, [r3, #0]
 800bf64:	4b22      	ldr	r3, [pc, #136]	; (800bff0 <_svfprintf_r+0x48c>)
 800bf66:	9308      	str	r3, [sp, #32]
 800bf68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf6a:	2b47      	cmp	r3, #71	; 0x47
 800bf6c:	dde0      	ble.n	800bf30 <_svfprintf_r+0x3cc>
 800bf6e:	4b21      	ldr	r3, [pc, #132]	; (800bff4 <_svfprintf_r+0x490>)
 800bf70:	e7dd      	b.n	800bf2e <_svfprintf_r+0x3ca>
 800bf72:	2320      	movs	r3, #32
 800bf74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bf76:	439a      	bics	r2, r3
 800bf78:	9210      	str	r2, [sp, #64]	; 0x40
 800bf7a:	2a41      	cmp	r2, #65	; 0x41
 800bf7c:	d123      	bne.n	800bfc6 <_svfprintf_r+0x462>
 800bf7e:	2230      	movs	r2, #48	; 0x30
 800bf80:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bf82:	ab25      	add	r3, sp, #148	; 0x94
 800bf84:	701a      	strb	r2, [r3, #0]
 800bf86:	3248      	adds	r2, #72	; 0x48
 800bf88:	2961      	cmp	r1, #97	; 0x61
 800bf8a:	d000      	beq.n	800bf8e <_svfprintf_r+0x42a>
 800bf8c:	3a20      	subs	r2, #32
 800bf8e:	705a      	strb	r2, [r3, #1]
 800bf90:	2302      	movs	r3, #2
 800bf92:	431e      	orrs	r6, r3
 800bf94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf96:	2b63      	cmp	r3, #99	; 0x63
 800bf98:	dd2e      	ble.n	800bff8 <_svfprintf_r+0x494>
 800bf9a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf9c:	1c59      	adds	r1, r3, #1
 800bf9e:	f7fd f969 	bl	8009274 <_malloc_r>
 800bfa2:	9008      	str	r0, [sp, #32]
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d000      	beq.n	800bfaa <_svfprintf_r+0x446>
 800bfa8:	e216      	b.n	800c3d8 <_svfprintf_r+0x874>
 800bfaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfac:	899a      	ldrh	r2, [r3, #12]
 800bfae:	2340      	movs	r3, #64	; 0x40
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bfb4:	8193      	strh	r3, [r2, #12]
 800bfb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfb8:	899b      	ldrh	r3, [r3, #12]
 800bfba:	065b      	lsls	r3, r3, #25
 800bfbc:	d400      	bmi.n	800bfc0 <_svfprintf_r+0x45c>
 800bfbe:	e5f5      	b.n	800bbac <_svfprintf_r+0x48>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	425b      	negs	r3, r3
 800bfc4:	e5f1      	b.n	800bbaa <_svfprintf_r+0x46>
 800bfc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfc8:	900c      	str	r0, [sp, #48]	; 0x30
 800bfca:	3301      	adds	r3, #1
 800bfcc:	d100      	bne.n	800bfd0 <_svfprintf_r+0x46c>
 800bfce:	e206      	b.n	800c3de <_svfprintf_r+0x87a>
 800bfd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bfd2:	2b47      	cmp	r3, #71	; 0x47
 800bfd4:	d114      	bne.n	800c000 <_svfprintf_r+0x49c>
 800bfd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d111      	bne.n	800c000 <_svfprintf_r+0x49c>
 800bfdc:	3301      	adds	r3, #1
 800bfde:	9309      	str	r3, [sp, #36]	; 0x24
 800bfe0:	e00e      	b.n	800c000 <_svfprintf_r+0x49c>
 800bfe2:	46c0      	nop			; (mov r8, r8)
 800bfe4:	7fefffff 	.word	0x7fefffff
 800bfe8:	08012e0c 	.word	0x08012e0c
 800bfec:	08012e10 	.word	0x08012e10
 800bff0:	08012e14 	.word	0x08012e14
 800bff4:	08012e18 	.word	0x08012e18
 800bff8:	2300      	movs	r3, #0
 800bffa:	930c      	str	r3, [sp, #48]	; 0x30
 800bffc:	ab3f      	add	r3, sp, #252	; 0xfc
 800bffe:	9308      	str	r3, [sp, #32]
 800c000:	2380      	movs	r3, #128	; 0x80
 800c002:	005b      	lsls	r3, r3, #1
 800c004:	4333      	orrs	r3, r6
 800c006:	931a      	str	r3, [sp, #104]	; 0x68
 800c008:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c00a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	db00      	blt.n	800c012 <_svfprintf_r+0x4ae>
 800c010:	e1e7      	b.n	800c3e2 <_svfprintf_r+0x87e>
 800c012:	2280      	movs	r2, #128	; 0x80
 800c014:	0612      	lsls	r2, r2, #24
 800c016:	4694      	mov	ip, r2
 800c018:	4463      	add	r3, ip
 800c01a:	930e      	str	r3, [sp, #56]	; 0x38
 800c01c:	232d      	movs	r3, #45	; 0x2d
 800c01e:	9322      	str	r3, [sp, #136]	; 0x88
 800c020:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c022:	2b41      	cmp	r3, #65	; 0x41
 800c024:	d000      	beq.n	800c028 <_svfprintf_r+0x4c4>
 800c026:	e1f5      	b.n	800c414 <_svfprintf_r+0x8b0>
 800c028:	0028      	movs	r0, r5
 800c02a:	aa26      	add	r2, sp, #152	; 0x98
 800c02c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c02e:	f002 fb73 	bl	800e718 <frexp>
 800c032:	23ff      	movs	r3, #255	; 0xff
 800c034:	2200      	movs	r2, #0
 800c036:	059b      	lsls	r3, r3, #22
 800c038:	f7f5 fb18 	bl	800166c <__aeabi_dmul>
 800c03c:	2200      	movs	r2, #0
 800c03e:	2300      	movs	r3, #0
 800c040:	0004      	movs	r4, r0
 800c042:	000d      	movs	r5, r1
 800c044:	f7f4 fa00 	bl	8000448 <__aeabi_dcmpeq>
 800c048:	2800      	cmp	r0, #0
 800c04a:	d001      	beq.n	800c050 <_svfprintf_r+0x4ec>
 800c04c:	2301      	movs	r3, #1
 800c04e:	9326      	str	r3, [sp, #152]	; 0x98
 800c050:	4bda      	ldr	r3, [pc, #872]	; (800c3bc <_svfprintf_r+0x858>)
 800c052:	9319      	str	r3, [sp, #100]	; 0x64
 800c054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c056:	2b61      	cmp	r3, #97	; 0x61
 800c058:	d001      	beq.n	800c05e <_svfprintf_r+0x4fa>
 800c05a:	4bd9      	ldr	r3, [pc, #868]	; (800c3c0 <_svfprintf_r+0x85c>)
 800c05c:	9319      	str	r3, [sp, #100]	; 0x64
 800c05e:	9b08      	ldr	r3, [sp, #32]
 800c060:	930e      	str	r3, [sp, #56]	; 0x38
 800c062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c064:	3b01      	subs	r3, #1
 800c066:	9311      	str	r3, [sp, #68]	; 0x44
 800c068:	2200      	movs	r2, #0
 800c06a:	4bd6      	ldr	r3, [pc, #856]	; (800c3c4 <_svfprintf_r+0x860>)
 800c06c:	0020      	movs	r0, r4
 800c06e:	0029      	movs	r1, r5
 800c070:	f7f5 fafc 	bl	800166c <__aeabi_dmul>
 800c074:	000d      	movs	r5, r1
 800c076:	0004      	movs	r4, r0
 800c078:	f7f6 f95a 	bl	8002330 <__aeabi_d2iz>
 800c07c:	9021      	str	r0, [sp, #132]	; 0x84
 800c07e:	f7f6 f98d 	bl	800239c <__aeabi_i2d>
 800c082:	0002      	movs	r2, r0
 800c084:	000b      	movs	r3, r1
 800c086:	0020      	movs	r0, r4
 800c088:	0029      	movs	r1, r5
 800c08a:	f7f5 fdb1 	bl	8001bf0 <__aeabi_dsub>
 800c08e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c090:	000d      	movs	r5, r1
 800c092:	001a      	movs	r2, r3
 800c094:	3201      	adds	r2, #1
 800c096:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c098:	920e      	str	r2, [sp, #56]	; 0x38
 800c09a:	9223      	str	r2, [sp, #140]	; 0x8c
 800c09c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c09e:	0004      	movs	r4, r0
 800c0a0:	5c52      	ldrb	r2, [r2, r1]
 800c0a2:	701a      	strb	r2, [r3, #0]
 800c0a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0a6:	9320      	str	r3, [sp, #128]	; 0x80
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	d00a      	beq.n	800c0c2 <_svfprintf_r+0x55e>
 800c0ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	9311      	str	r3, [sp, #68]	; 0x44
 800c0b4:	0020      	movs	r0, r4
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	0029      	movs	r1, r5
 800c0ba:	f7f4 f9c5 	bl	8000448 <__aeabi_dcmpeq>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	d0d2      	beq.n	800c068 <_svfprintf_r+0x504>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	0020      	movs	r0, r4
 800c0c6:	0029      	movs	r1, r5
 800c0c8:	4bbf      	ldr	r3, [pc, #764]	; (800c3c8 <_svfprintf_r+0x864>)
 800c0ca:	f7f4 f9d7 	bl	800047c <__aeabi_dcmpgt>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d10c      	bne.n	800c0ec <_svfprintf_r+0x588>
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	0020      	movs	r0, r4
 800c0d6:	0029      	movs	r1, r5
 800c0d8:	4bbb      	ldr	r3, [pc, #748]	; (800c3c8 <_svfprintf_r+0x864>)
 800c0da:	f7f4 f9b5 	bl	8000448 <__aeabi_dcmpeq>
 800c0de:	2800      	cmp	r0, #0
 800c0e0:	d100      	bne.n	800c0e4 <_svfprintf_r+0x580>
 800c0e2:	e191      	b.n	800c408 <_svfprintf_r+0x8a4>
 800c0e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0e6:	07db      	lsls	r3, r3, #31
 800c0e8:	d400      	bmi.n	800c0ec <_svfprintf_r+0x588>
 800c0ea:	e18d      	b.n	800c408 <_svfprintf_r+0x8a4>
 800c0ec:	2030      	movs	r0, #48	; 0x30
 800c0ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0f0:	932a      	str	r3, [sp, #168]	; 0xa8
 800c0f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c0f4:	7bdb      	ldrb	r3, [r3, #15]
 800c0f6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800c0f8:	3a01      	subs	r2, #1
 800c0fa:	922a      	str	r2, [sp, #168]	; 0xa8
 800c0fc:	7811      	ldrb	r1, [r2, #0]
 800c0fe:	4299      	cmp	r1, r3
 800c100:	d100      	bne.n	800c104 <_svfprintf_r+0x5a0>
 800c102:	e171      	b.n	800c3e8 <_svfprintf_r+0x884>
 800c104:	1c4b      	adds	r3, r1, #1
 800c106:	b2db      	uxtb	r3, r3
 800c108:	2939      	cmp	r1, #57	; 0x39
 800c10a:	d101      	bne.n	800c110 <_svfprintf_r+0x5ac>
 800c10c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c10e:	7a9b      	ldrb	r3, [r3, #10]
 800c110:	7013      	strb	r3, [r2, #0]
 800c112:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c114:	9a08      	ldr	r2, [sp, #32]
 800c116:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800c118:	1a9b      	subs	r3, r3, r2
 800c11a:	930e      	str	r3, [sp, #56]	; 0x38
 800c11c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c11e:	2b47      	cmp	r3, #71	; 0x47
 800c120:	d000      	beq.n	800c124 <_svfprintf_r+0x5c0>
 800c122:	e1c4      	b.n	800c4ae <_svfprintf_r+0x94a>
 800c124:	1ceb      	adds	r3, r5, #3
 800c126:	db03      	blt.n	800c130 <_svfprintf_r+0x5cc>
 800c128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c12a:	42ab      	cmp	r3, r5
 800c12c:	db00      	blt.n	800c130 <_svfprintf_r+0x5cc>
 800c12e:	e1e6      	b.n	800c4fe <_svfprintf_r+0x99a>
 800c130:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c132:	3b02      	subs	r3, #2
 800c134:	930f      	str	r3, [sp, #60]	; 0x3c
 800c136:	223c      	movs	r2, #60	; 0x3c
 800c138:	466b      	mov	r3, sp
 800c13a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c13c:	189b      	adds	r3, r3, r2
 800c13e:	1e6c      	subs	r4, r5, #1
 800c140:	3a1c      	subs	r2, #28
 800c142:	2000      	movs	r0, #0
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	9426      	str	r4, [sp, #152]	; 0x98
 800c148:	4391      	bics	r1, r2
 800c14a:	2941      	cmp	r1, #65	; 0x41
 800c14c:	d102      	bne.n	800c154 <_svfprintf_r+0x5f0>
 800c14e:	330f      	adds	r3, #15
 800c150:	b2db      	uxtb	r3, r3
 800c152:	3001      	adds	r0, #1
 800c154:	a928      	add	r1, sp, #160	; 0xa0
 800c156:	700b      	strb	r3, [r1, #0]
 800c158:	232b      	movs	r3, #43	; 0x2b
 800c15a:	2c00      	cmp	r4, #0
 800c15c:	da02      	bge.n	800c164 <_svfprintf_r+0x600>
 800c15e:	2401      	movs	r4, #1
 800c160:	3302      	adds	r3, #2
 800c162:	1b64      	subs	r4, r4, r5
 800c164:	704b      	strb	r3, [r1, #1]
 800c166:	2c09      	cmp	r4, #9
 800c168:	dc00      	bgt.n	800c16c <_svfprintf_r+0x608>
 800c16a:	e1ba      	b.n	800c4e2 <_svfprintf_r+0x97e>
 800c16c:	2337      	movs	r3, #55	; 0x37
 800c16e:	250a      	movs	r5, #10
 800c170:	aa1e      	add	r2, sp, #120	; 0x78
 800c172:	189b      	adds	r3, r3, r2
 800c174:	9310      	str	r3, [sp, #64]	; 0x40
 800c176:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c178:	0020      	movs	r0, r4
 800c17a:	9309      	str	r3, [sp, #36]	; 0x24
 800c17c:	0029      	movs	r1, r5
 800c17e:	3b01      	subs	r3, #1
 800c180:	9310      	str	r3, [sp, #64]	; 0x40
 800c182:	f7f4 f94b 	bl	800041c <__aeabi_idivmod>
 800c186:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c188:	3130      	adds	r1, #48	; 0x30
 800c18a:	7019      	strb	r1, [r3, #0]
 800c18c:	0020      	movs	r0, r4
 800c18e:	0029      	movs	r1, r5
 800c190:	9411      	str	r4, [sp, #68]	; 0x44
 800c192:	f7f4 f85d 	bl	8000250 <__divsi3>
 800c196:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c198:	0004      	movs	r4, r0
 800c19a:	2b63      	cmp	r3, #99	; 0x63
 800c19c:	dceb      	bgt.n	800c176 <_svfprintf_r+0x612>
 800c19e:	222a      	movs	r2, #42	; 0x2a
 800c1a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1a2:	a81e      	add	r0, sp, #120	; 0x78
 800c1a4:	1e99      	subs	r1, r3, #2
 800c1a6:	1812      	adds	r2, r2, r0
 800c1a8:	2037      	movs	r0, #55	; 0x37
 800c1aa:	000b      	movs	r3, r1
 800c1ac:	3430      	adds	r4, #48	; 0x30
 800c1ae:	700c      	strb	r4, [r1, #0]
 800c1b0:	ac1e      	add	r4, sp, #120	; 0x78
 800c1b2:	1900      	adds	r0, r0, r4
 800c1b4:	4283      	cmp	r3, r0
 800c1b6:	d200      	bcs.n	800c1ba <_svfprintf_r+0x656>
 800c1b8:	e18e      	b.n	800c4d8 <_svfprintf_r+0x974>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	4281      	cmp	r1, r0
 800c1be:	d804      	bhi.n	800c1ca <_svfprintf_r+0x666>
 800c1c0:	aa1e      	add	r2, sp, #120	; 0x78
 800c1c2:	3339      	adds	r3, #57	; 0x39
 800c1c4:	189b      	adds	r3, r3, r2
 800c1c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1c8:	1a9b      	subs	r3, r3, r2
 800c1ca:	222a      	movs	r2, #42	; 0x2a
 800c1cc:	a91e      	add	r1, sp, #120	; 0x78
 800c1ce:	1852      	adds	r2, r2, r1
 800c1d0:	18d3      	adds	r3, r2, r3
 800c1d2:	aa28      	add	r2, sp, #160	; 0xa0
 800c1d4:	1a9b      	subs	r3, r3, r2
 800c1d6:	931e      	str	r3, [sp, #120]	; 0x78
 800c1d8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c1da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1dc:	4694      	mov	ip, r2
 800c1de:	4463      	add	r3, ip
 800c1e0:	9309      	str	r3, [sp, #36]	; 0x24
 800c1e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	dc01      	bgt.n	800c1ec <_svfprintf_r+0x688>
 800c1e8:	07f3      	lsls	r3, r6, #31
 800c1ea:	d504      	bpl.n	800c1f6 <_svfprintf_r+0x692>
 800c1ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1f0:	4694      	mov	ip, r2
 800c1f2:	4463      	add	r3, ip
 800c1f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c1f6:	2280      	movs	r2, #128	; 0x80
 800c1f8:	4b74      	ldr	r3, [pc, #464]	; (800c3cc <_svfprintf_r+0x868>)
 800c1fa:	0052      	lsls	r2, r2, #1
 800c1fc:	4033      	ands	r3, r6
 800c1fe:	431a      	orrs	r2, r3
 800c200:	2300      	movs	r3, #0
 800c202:	001d      	movs	r5, r3
 800c204:	921a      	str	r2, [sp, #104]	; 0x68
 800c206:	9310      	str	r3, [sp, #64]	; 0x40
 800c208:	9311      	str	r3, [sp, #68]	; 0x44
 800c20a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c20c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800c20e:	9319      	str	r3, [sp, #100]	; 0x64
 800c210:	2b00      	cmp	r3, #0
 800c212:	d006      	beq.n	800c222 <_svfprintf_r+0x6be>
 800c214:	231b      	movs	r3, #27
 800c216:	aa1e      	add	r2, sp, #120	; 0x78
 800c218:	189b      	adds	r3, r3, r2
 800c21a:	222d      	movs	r2, #45	; 0x2d
 800c21c:	701a      	strb	r2, [r3, #0]
 800c21e:	2300      	movs	r3, #0
 800c220:	9319      	str	r3, [sp, #100]	; 0x64
 800c222:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c224:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c226:	931a      	str	r3, [sp, #104]	; 0x68
 800c228:	4293      	cmp	r3, r2
 800c22a:	da00      	bge.n	800c22e <_svfprintf_r+0x6ca>
 800c22c:	921a      	str	r2, [sp, #104]	; 0x68
 800c22e:	231b      	movs	r3, #27
 800c230:	aa1e      	add	r2, sp, #120	; 0x78
 800c232:	189b      	adds	r3, r3, r2
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	1e5a      	subs	r2, r3, #1
 800c238:	4193      	sbcs	r3, r2
 800c23a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c23c:	18d3      	adds	r3, r2, r3
 800c23e:	931a      	str	r3, [sp, #104]	; 0x68
 800c240:	0032      	movs	r2, r6
 800c242:	2302      	movs	r3, #2
 800c244:	401a      	ands	r2, r3
 800c246:	9220      	str	r2, [sp, #128]	; 0x80
 800c248:	421e      	tst	r6, r3
 800c24a:	d002      	beq.n	800c252 <_svfprintf_r+0x6ee>
 800c24c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c24e:	3302      	adds	r3, #2
 800c250:	931a      	str	r3, [sp, #104]	; 0x68
 800c252:	2384      	movs	r3, #132	; 0x84
 800c254:	0032      	movs	r2, r6
 800c256:	401a      	ands	r2, r3
 800c258:	9221      	str	r2, [sp, #132]	; 0x84
 800c25a:	421e      	tst	r6, r3
 800c25c:	d11f      	bne.n	800c29e <_svfprintf_r+0x73a>
 800c25e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c260:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c262:	1a9c      	subs	r4, r3, r2
 800c264:	2c00      	cmp	r4, #0
 800c266:	dd1a      	ble.n	800c29e <_svfprintf_r+0x73a>
 800c268:	0039      	movs	r1, r7
 800c26a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c26c:	4858      	ldr	r0, [pc, #352]	; (800c3d0 <_svfprintf_r+0x86c>)
 800c26e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c270:	3301      	adds	r3, #1
 800c272:	3108      	adds	r1, #8
 800c274:	6038      	str	r0, [r7, #0]
 800c276:	2c10      	cmp	r4, #16
 800c278:	dd00      	ble.n	800c27c <_svfprintf_r+0x718>
 800c27a:	e31c      	b.n	800c8b6 <_svfprintf_r+0xd52>
 800c27c:	607c      	str	r4, [r7, #4]
 800c27e:	18a4      	adds	r4, r4, r2
 800c280:	000f      	movs	r7, r1
 800c282:	942e      	str	r4, [sp, #184]	; 0xb8
 800c284:	932d      	str	r3, [sp, #180]	; 0xb4
 800c286:	2b07      	cmp	r3, #7
 800c288:	dd09      	ble.n	800c29e <_svfprintf_r+0x73a>
 800c28a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c28c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c28e:	aa2c      	add	r2, sp, #176	; 0xb0
 800c290:	f003 fd7e 	bl	800fd90 <__ssprint_r>
 800c294:	2800      	cmp	r0, #0
 800c296:	d001      	beq.n	800c29c <_svfprintf_r+0x738>
 800c298:	f000 fe43 	bl	800cf22 <_svfprintf_r+0x13be>
 800c29c:	af2f      	add	r7, sp, #188	; 0xbc
 800c29e:	221b      	movs	r2, #27
 800c2a0:	a91e      	add	r1, sp, #120	; 0x78
 800c2a2:	1852      	adds	r2, r2, r1
 800c2a4:	7811      	ldrb	r1, [r2, #0]
 800c2a6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c2a8:	2900      	cmp	r1, #0
 800c2aa:	d014      	beq.n	800c2d6 <_svfprintf_r+0x772>
 800c2ac:	603a      	str	r2, [r7, #0]
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	189b      	adds	r3, r3, r2
 800c2b2:	932e      	str	r3, [sp, #184]	; 0xb8
 800c2b4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c2b6:	607a      	str	r2, [r7, #4]
 800c2b8:	189b      	adds	r3, r3, r2
 800c2ba:	932d      	str	r3, [sp, #180]	; 0xb4
 800c2bc:	3708      	adds	r7, #8
 800c2be:	2b07      	cmp	r3, #7
 800c2c0:	dd09      	ble.n	800c2d6 <_svfprintf_r+0x772>
 800c2c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c2c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c2c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800c2c8:	f003 fd62 	bl	800fd90 <__ssprint_r>
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	d001      	beq.n	800c2d4 <_svfprintf_r+0x770>
 800c2d0:	f000 fe27 	bl	800cf22 <_svfprintf_r+0x13be>
 800c2d4:	af2f      	add	r7, sp, #188	; 0xbc
 800c2d6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c2d8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c2da:	2a00      	cmp	r2, #0
 800c2dc:	d015      	beq.n	800c30a <_svfprintf_r+0x7a6>
 800c2de:	aa25      	add	r2, sp, #148	; 0x94
 800c2e0:	603a      	str	r2, [r7, #0]
 800c2e2:	2202      	movs	r2, #2
 800c2e4:	189b      	adds	r3, r3, r2
 800c2e6:	932e      	str	r3, [sp, #184]	; 0xb8
 800c2e8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c2ea:	607a      	str	r2, [r7, #4]
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	932d      	str	r3, [sp, #180]	; 0xb4
 800c2f0:	3708      	adds	r7, #8
 800c2f2:	2b07      	cmp	r3, #7
 800c2f4:	dd09      	ble.n	800c30a <_svfprintf_r+0x7a6>
 800c2f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c2f8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c2fa:	aa2c      	add	r2, sp, #176	; 0xb0
 800c2fc:	f003 fd48 	bl	800fd90 <__ssprint_r>
 800c300:	2800      	cmp	r0, #0
 800c302:	d001      	beq.n	800c308 <_svfprintf_r+0x7a4>
 800c304:	f000 fe0d 	bl	800cf22 <_svfprintf_r+0x13be>
 800c308:	af2f      	add	r7, sp, #188	; 0xbc
 800c30a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c30c:	2b80      	cmp	r3, #128	; 0x80
 800c30e:	d11f      	bne.n	800c350 <_svfprintf_r+0x7ec>
 800c310:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c312:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c314:	1a9c      	subs	r4, r3, r2
 800c316:	2c00      	cmp	r4, #0
 800c318:	dd1a      	ble.n	800c350 <_svfprintf_r+0x7ec>
 800c31a:	0039      	movs	r1, r7
 800c31c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c31e:	482d      	ldr	r0, [pc, #180]	; (800c3d4 <_svfprintf_r+0x870>)
 800c320:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c322:	3301      	adds	r3, #1
 800c324:	3108      	adds	r1, #8
 800c326:	6038      	str	r0, [r7, #0]
 800c328:	2c10      	cmp	r4, #16
 800c32a:	dd00      	ble.n	800c32e <_svfprintf_r+0x7ca>
 800c32c:	e2d6      	b.n	800c8dc <_svfprintf_r+0xd78>
 800c32e:	607c      	str	r4, [r7, #4]
 800c330:	18a4      	adds	r4, r4, r2
 800c332:	000f      	movs	r7, r1
 800c334:	942e      	str	r4, [sp, #184]	; 0xb8
 800c336:	932d      	str	r3, [sp, #180]	; 0xb4
 800c338:	2b07      	cmp	r3, #7
 800c33a:	dd09      	ble.n	800c350 <_svfprintf_r+0x7ec>
 800c33c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c33e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c340:	aa2c      	add	r2, sp, #176	; 0xb0
 800c342:	f003 fd25 	bl	800fd90 <__ssprint_r>
 800c346:	2800      	cmp	r0, #0
 800c348:	d001      	beq.n	800c34e <_svfprintf_r+0x7ea>
 800c34a:	f000 fdea 	bl	800cf22 <_svfprintf_r+0x13be>
 800c34e:	af2f      	add	r7, sp, #188	; 0xbc
 800c350:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c352:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c354:	1a9c      	subs	r4, r3, r2
 800c356:	2c00      	cmp	r4, #0
 800c358:	dd1a      	ble.n	800c390 <_svfprintf_r+0x82c>
 800c35a:	0039      	movs	r1, r7
 800c35c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c35e:	481d      	ldr	r0, [pc, #116]	; (800c3d4 <_svfprintf_r+0x870>)
 800c360:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c362:	3301      	adds	r3, #1
 800c364:	3108      	adds	r1, #8
 800c366:	6038      	str	r0, [r7, #0]
 800c368:	2c10      	cmp	r4, #16
 800c36a:	dd00      	ble.n	800c36e <_svfprintf_r+0x80a>
 800c36c:	e2c9      	b.n	800c902 <_svfprintf_r+0xd9e>
 800c36e:	18a2      	adds	r2, r4, r2
 800c370:	607c      	str	r4, [r7, #4]
 800c372:	922e      	str	r2, [sp, #184]	; 0xb8
 800c374:	000f      	movs	r7, r1
 800c376:	932d      	str	r3, [sp, #180]	; 0xb4
 800c378:	2b07      	cmp	r3, #7
 800c37a:	dd09      	ble.n	800c390 <_svfprintf_r+0x82c>
 800c37c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c37e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c380:	aa2c      	add	r2, sp, #176	; 0xb0
 800c382:	f003 fd05 	bl	800fd90 <__ssprint_r>
 800c386:	2800      	cmp	r0, #0
 800c388:	d001      	beq.n	800c38e <_svfprintf_r+0x82a>
 800c38a:	f000 fdca 	bl	800cf22 <_svfprintf_r+0x13be>
 800c38e:	af2f      	add	r7, sp, #188	; 0xbc
 800c390:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c392:	9319      	str	r3, [sp, #100]	; 0x64
 800c394:	05f3      	lsls	r3, r6, #23
 800c396:	d500      	bpl.n	800c39a <_svfprintf_r+0x836>
 800c398:	e2ce      	b.n	800c938 <_svfprintf_r+0xdd4>
 800c39a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c39c:	9b08      	ldr	r3, [sp, #32]
 800c39e:	4694      	mov	ip, r2
 800c3a0:	603b      	str	r3, [r7, #0]
 800c3a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a4:	607b      	str	r3, [r7, #4]
 800c3a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3a8:	4463      	add	r3, ip
 800c3aa:	932e      	str	r3, [sp, #184]	; 0xb8
 800c3ac:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	932d      	str	r3, [sp, #180]	; 0xb4
 800c3b2:	2b07      	cmp	r3, #7
 800c3b4:	dd00      	ble.n	800c3b8 <_svfprintf_r+0x854>
 800c3b6:	e3a3      	b.n	800cb00 <_svfprintf_r+0xf9c>
 800c3b8:	3708      	adds	r7, #8
 800c3ba:	e301      	b.n	800c9c0 <_svfprintf_r+0xe5c>
 800c3bc:	08012e1c 	.word	0x08012e1c
 800c3c0:	08012e2d 	.word	0x08012e2d
 800c3c4:	40300000 	.word	0x40300000
 800c3c8:	3fe00000 	.word	0x3fe00000
 800c3cc:	fffffbff 	.word	0xfffffbff
 800c3d0:	08012e40 	.word	0x08012e40
 800c3d4:	08012e50 	.word	0x08012e50
 800c3d8:	9b08      	ldr	r3, [sp, #32]
 800c3da:	930c      	str	r3, [sp, #48]	; 0x30
 800c3dc:	e610      	b.n	800c000 <_svfprintf_r+0x49c>
 800c3de:	2306      	movs	r3, #6
 800c3e0:	e5fd      	b.n	800bfde <_svfprintf_r+0x47a>
 800c3e2:	930e      	str	r3, [sp, #56]	; 0x38
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	e61a      	b.n	800c01e <_svfprintf_r+0x4ba>
 800c3e8:	7010      	strb	r0, [r2, #0]
 800c3ea:	e684      	b.n	800c0f6 <_svfprintf_r+0x592>
 800c3ec:	7018      	strb	r0, [r3, #0]
 800c3ee:	3301      	adds	r3, #1
 800c3f0:	1aca      	subs	r2, r1, r3
 800c3f2:	d5fb      	bpl.n	800c3ec <_svfprintf_r+0x888>
 800c3f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	3201      	adds	r2, #1
 800c3fa:	db01      	blt.n	800c400 <_svfprintf_r+0x89c>
 800c3fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c3fe:	3301      	adds	r3, #1
 800c400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c402:	18d3      	adds	r3, r2, r3
 800c404:	9323      	str	r3, [sp, #140]	; 0x8c
 800c406:	e684      	b.n	800c112 <_svfprintf_r+0x5ae>
 800c408:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c40a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c40c:	2030      	movs	r0, #48	; 0x30
 800c40e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c410:	1851      	adds	r1, r2, r1
 800c412:	e7ed      	b.n	800c3f0 <_svfprintf_r+0x88c>
 800c414:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c416:	2303      	movs	r3, #3
 800c418:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c41a:	2a46      	cmp	r2, #70	; 0x46
 800c41c:	d006      	beq.n	800c42c <_svfprintf_r+0x8c8>
 800c41e:	0014      	movs	r4, r2
 800c420:	3c45      	subs	r4, #69	; 0x45
 800c422:	4262      	negs	r2, r4
 800c424:	4154      	adcs	r4, r2
 800c426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c428:	3b01      	subs	r3, #1
 800c42a:	1914      	adds	r4, r2, r4
 800c42c:	aa2a      	add	r2, sp, #168	; 0xa8
 800c42e:	9204      	str	r2, [sp, #16]
 800c430:	aa27      	add	r2, sp, #156	; 0x9c
 800c432:	9203      	str	r2, [sp, #12]
 800c434:	aa26      	add	r2, sp, #152	; 0x98
 800c436:	9202      	str	r2, [sp, #8]
 800c438:	9300      	str	r3, [sp, #0]
 800c43a:	002a      	movs	r2, r5
 800c43c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c43e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c440:	9401      	str	r4, [sp, #4]
 800c442:	f002 fad7 	bl	800e9f4 <_dtoa_r>
 800c446:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c448:	9008      	str	r0, [sp, #32]
 800c44a:	2b47      	cmp	r3, #71	; 0x47
 800c44c:	d103      	bne.n	800c456 <_svfprintf_r+0x8f2>
 800c44e:	07f3      	lsls	r3, r6, #31
 800c450:	d401      	bmi.n	800c456 <_svfprintf_r+0x8f2>
 800c452:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c454:	e65e      	b.n	800c114 <_svfprintf_r+0x5b0>
 800c456:	9b08      	ldr	r3, [sp, #32]
 800c458:	191b      	adds	r3, r3, r4
 800c45a:	9311      	str	r3, [sp, #68]	; 0x44
 800c45c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c45e:	2b46      	cmp	r3, #70	; 0x46
 800c460:	d112      	bne.n	800c488 <_svfprintf_r+0x924>
 800c462:	9b08      	ldr	r3, [sp, #32]
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	2b30      	cmp	r3, #48	; 0x30
 800c468:	d10a      	bne.n	800c480 <_svfprintf_r+0x91c>
 800c46a:	2200      	movs	r2, #0
 800c46c:	2300      	movs	r3, #0
 800c46e:	0028      	movs	r0, r5
 800c470:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c472:	f7f3 ffe9 	bl	8000448 <__aeabi_dcmpeq>
 800c476:	2800      	cmp	r0, #0
 800c478:	d102      	bne.n	800c480 <_svfprintf_r+0x91c>
 800c47a:	2301      	movs	r3, #1
 800c47c:	1b1b      	subs	r3, r3, r4
 800c47e:	9326      	str	r3, [sp, #152]	; 0x98
 800c480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c482:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c484:	18d3      	adds	r3, r2, r3
 800c486:	9311      	str	r3, [sp, #68]	; 0x44
 800c488:	2200      	movs	r2, #0
 800c48a:	2300      	movs	r3, #0
 800c48c:	0028      	movs	r0, r5
 800c48e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c490:	f7f3 ffda 	bl	8000448 <__aeabi_dcmpeq>
 800c494:	2800      	cmp	r0, #0
 800c496:	d001      	beq.n	800c49c <_svfprintf_r+0x938>
 800c498:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c49a:	932a      	str	r3, [sp, #168]	; 0xa8
 800c49c:	2230      	movs	r2, #48	; 0x30
 800c49e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c4a0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c4a2:	4299      	cmp	r1, r3
 800c4a4:	d9d5      	bls.n	800c452 <_svfprintf_r+0x8ee>
 800c4a6:	1c59      	adds	r1, r3, #1
 800c4a8:	912a      	str	r1, [sp, #168]	; 0xa8
 800c4aa:	701a      	strb	r2, [r3, #0]
 800c4ac:	e7f7      	b.n	800c49e <_svfprintf_r+0x93a>
 800c4ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c4b0:	2b46      	cmp	r3, #70	; 0x46
 800c4b2:	d000      	beq.n	800c4b6 <_svfprintf_r+0x952>
 800c4b4:	e63f      	b.n	800c136 <_svfprintf_r+0x5d2>
 800c4b6:	2201      	movs	r2, #1
 800c4b8:	0033      	movs	r3, r6
 800c4ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c4bc:	4013      	ands	r3, r2
 800c4be:	430b      	orrs	r3, r1
 800c4c0:	2d00      	cmp	r5, #0
 800c4c2:	dd2c      	ble.n	800c51e <_svfprintf_r+0x9ba>
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d046      	beq.n	800c556 <_svfprintf_r+0x9f2>
 800c4c8:	000a      	movs	r2, r1
 800c4ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c4cc:	18eb      	adds	r3, r5, r3
 800c4ce:	18d3      	adds	r3, r2, r3
 800c4d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d2:	2366      	movs	r3, #102	; 0x66
 800c4d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4d6:	e030      	b.n	800c53a <_svfprintf_r+0x9d6>
 800c4d8:	781c      	ldrb	r4, [r3, #0]
 800c4da:	3301      	adds	r3, #1
 800c4dc:	7014      	strb	r4, [r2, #0]
 800c4de:	3201      	adds	r2, #1
 800c4e0:	e668      	b.n	800c1b4 <_svfprintf_r+0x650>
 800c4e2:	222a      	movs	r2, #42	; 0x2a
 800c4e4:	ab1e      	add	r3, sp, #120	; 0x78
 800c4e6:	18d2      	adds	r2, r2, r3
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d104      	bne.n	800c4f6 <_svfprintf_r+0x992>
 800c4ec:	2330      	movs	r3, #48	; 0x30
 800c4ee:	222b      	movs	r2, #43	; 0x2b
 800c4f0:	708b      	strb	r3, [r1, #2]
 800c4f2:	ab1e      	add	r3, sp, #120	; 0x78
 800c4f4:	18d2      	adds	r2, r2, r3
 800c4f6:	3430      	adds	r4, #48	; 0x30
 800c4f8:	1c53      	adds	r3, r2, #1
 800c4fa:	7014      	strb	r4, [r2, #0]
 800c4fc:	e669      	b.n	800c1d2 <_svfprintf_r+0x66e>
 800c4fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c500:	42ab      	cmp	r3, r5
 800c502:	dd12      	ble.n	800c52a <_svfprintf_r+0x9c6>
 800c504:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c506:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c508:	4694      	mov	ip, r2
 800c50a:	4463      	add	r3, ip
 800c50c:	9309      	str	r3, [sp, #36]	; 0x24
 800c50e:	2367      	movs	r3, #103	; 0x67
 800c510:	930f      	str	r3, [sp, #60]	; 0x3c
 800c512:	2d00      	cmp	r5, #0
 800c514:	dc11      	bgt.n	800c53a <_svfprintf_r+0x9d6>
 800c516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c518:	1b5b      	subs	r3, r3, r5
 800c51a:	3301      	adds	r3, #1
 800c51c:	e00c      	b.n	800c538 <_svfprintf_r+0x9d4>
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d01b      	beq.n	800c55a <_svfprintf_r+0x9f6>
 800c522:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c524:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c526:	3301      	adds	r3, #1
 800c528:	e7d1      	b.n	800c4ce <_svfprintf_r+0x96a>
 800c52a:	2367      	movs	r3, #103	; 0x67
 800c52c:	9509      	str	r5, [sp, #36]	; 0x24
 800c52e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c530:	07f3      	lsls	r3, r6, #31
 800c532:	d502      	bpl.n	800c53a <_svfprintf_r+0x9d6>
 800c534:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c536:	18eb      	adds	r3, r5, r3
 800c538:	9309      	str	r3, [sp, #36]	; 0x24
 800c53a:	2380      	movs	r3, #128	; 0x80
 800c53c:	0032      	movs	r2, r6
 800c53e:	00db      	lsls	r3, r3, #3
 800c540:	401a      	ands	r2, r3
 800c542:	9211      	str	r2, [sp, #68]	; 0x44
 800c544:	2200      	movs	r2, #0
 800c546:	9210      	str	r2, [sp, #64]	; 0x40
 800c548:	421e      	tst	r6, r3
 800c54a:	d100      	bne.n	800c54e <_svfprintf_r+0x9ea>
 800c54c:	e65d      	b.n	800c20a <_svfprintf_r+0x6a6>
 800c54e:	4295      	cmp	r5, r2
 800c550:	dc25      	bgt.n	800c59e <_svfprintf_r+0xa3a>
 800c552:	9211      	str	r2, [sp, #68]	; 0x44
 800c554:	e659      	b.n	800c20a <_svfprintf_r+0x6a6>
 800c556:	9509      	str	r5, [sp, #36]	; 0x24
 800c558:	e7bb      	b.n	800c4d2 <_svfprintf_r+0x96e>
 800c55a:	2366      	movs	r3, #102	; 0x66
 800c55c:	9209      	str	r2, [sp, #36]	; 0x24
 800c55e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c560:	e7eb      	b.n	800c53a <_svfprintf_r+0x9d6>
 800c562:	42ab      	cmp	r3, r5
 800c564:	da0e      	bge.n	800c584 <_svfprintf_r+0xa20>
 800c566:	1aed      	subs	r5, r5, r3
 800c568:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c56a:	785b      	ldrb	r3, [r3, #1]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d012      	beq.n	800c596 <_svfprintf_r+0xa32>
 800c570:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c572:	3301      	adds	r3, #1
 800c574:	9311      	str	r3, [sp, #68]	; 0x44
 800c576:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c578:	3301      	adds	r3, #1
 800c57a:	9312      	str	r3, [sp, #72]	; 0x48
 800c57c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	2bff      	cmp	r3, #255	; 0xff
 800c582:	d1ee      	bne.n	800c562 <_svfprintf_r+0x9fe>
 800c584:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c586:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c588:	189b      	adds	r3, r3, r2
 800c58a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c58c:	4353      	muls	r3, r2
 800c58e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c590:	189b      	adds	r3, r3, r2
 800c592:	9309      	str	r3, [sp, #36]	; 0x24
 800c594:	e639      	b.n	800c20a <_svfprintf_r+0x6a6>
 800c596:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c598:	3301      	adds	r3, #1
 800c59a:	9310      	str	r3, [sp, #64]	; 0x40
 800c59c:	e7ee      	b.n	800c57c <_svfprintf_r+0xa18>
 800c59e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c5a0:	9311      	str	r3, [sp, #68]	; 0x44
 800c5a2:	e7eb      	b.n	800c57c <_svfprintf_r+0xa18>
 800c5a4:	1d23      	adds	r3, r4, #4
 800c5a6:	930d      	str	r3, [sp, #52]	; 0x34
 800c5a8:	06b3      	lsls	r3, r6, #26
 800c5aa:	d509      	bpl.n	800c5c0 <_svfprintf_r+0xa5c>
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5b0:	601a      	str	r2, [r3, #0]
 800c5b2:	17d2      	asrs	r2, r2, #31
 800c5b4:	605a      	str	r2, [r3, #4]
 800c5b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c5b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800c5ba:	9308      	str	r3, [sp, #32]
 800c5bc:	f7ff fb0d 	bl	800bbda <_svfprintf_r+0x76>
 800c5c0:	06f3      	lsls	r3, r6, #27
 800c5c2:	d503      	bpl.n	800c5cc <_svfprintf_r+0xa68>
 800c5c4:	6823      	ldr	r3, [r4, #0]
 800c5c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5c8:	601a      	str	r2, [r3, #0]
 800c5ca:	e7f4      	b.n	800c5b6 <_svfprintf_r+0xa52>
 800c5cc:	0673      	lsls	r3, r6, #25
 800c5ce:	d503      	bpl.n	800c5d8 <_svfprintf_r+0xa74>
 800c5d0:	6823      	ldr	r3, [r4, #0]
 800c5d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5d4:	801a      	strh	r2, [r3, #0]
 800c5d6:	e7ee      	b.n	800c5b6 <_svfprintf_r+0xa52>
 800c5d8:	05b6      	lsls	r6, r6, #22
 800c5da:	d5f3      	bpl.n	800c5c4 <_svfprintf_r+0xa60>
 800c5dc:	6823      	ldr	r3, [r4, #0]
 800c5de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5e0:	701a      	strb	r2, [r3, #0]
 800c5e2:	e7e8      	b.n	800c5b6 <_svfprintf_r+0xa52>
 800c5e4:	2310      	movs	r3, #16
 800c5e6:	431e      	orrs	r6, r3
 800c5e8:	2320      	movs	r3, #32
 800c5ea:	0030      	movs	r0, r6
 800c5ec:	4018      	ands	r0, r3
 800c5ee:	421e      	tst	r6, r3
 800c5f0:	d00f      	beq.n	800c612 <_svfprintf_r+0xaae>
 800c5f2:	3b19      	subs	r3, #25
 800c5f4:	3407      	adds	r4, #7
 800c5f6:	439c      	bics	r4, r3
 800c5f8:	0022      	movs	r2, r4
 800c5fa:	ca18      	ldmia	r2!, {r3, r4}
 800c5fc:	9306      	str	r3, [sp, #24]
 800c5fe:	9407      	str	r4, [sp, #28]
 800c600:	920d      	str	r2, [sp, #52]	; 0x34
 800c602:	4bc9      	ldr	r3, [pc, #804]	; (800c928 <_svfprintf_r+0xdc4>)
 800c604:	401e      	ands	r6, r3
 800c606:	2300      	movs	r3, #0
 800c608:	221b      	movs	r2, #27
 800c60a:	a91e      	add	r1, sp, #120	; 0x78
 800c60c:	1852      	adds	r2, r2, r1
 800c60e:	2100      	movs	r1, #0
 800c610:	e430      	b.n	800be74 <_svfprintf_r+0x310>
 800c612:	0022      	movs	r2, r4
 800c614:	ca08      	ldmia	r2!, {r3}
 800c616:	0031      	movs	r1, r6
 800c618:	920d      	str	r2, [sp, #52]	; 0x34
 800c61a:	2210      	movs	r2, #16
 800c61c:	4011      	ands	r1, r2
 800c61e:	4216      	tst	r6, r2
 800c620:	d002      	beq.n	800c628 <_svfprintf_r+0xac4>
 800c622:	9306      	str	r3, [sp, #24]
 800c624:	9007      	str	r0, [sp, #28]
 800c626:	e7ec      	b.n	800c602 <_svfprintf_r+0xa9e>
 800c628:	2240      	movs	r2, #64	; 0x40
 800c62a:	0030      	movs	r0, r6
 800c62c:	4010      	ands	r0, r2
 800c62e:	4216      	tst	r6, r2
 800c630:	d003      	beq.n	800c63a <_svfprintf_r+0xad6>
 800c632:	b29b      	uxth	r3, r3
 800c634:	9306      	str	r3, [sp, #24]
 800c636:	9107      	str	r1, [sp, #28]
 800c638:	e7e3      	b.n	800c602 <_svfprintf_r+0xa9e>
 800c63a:	2280      	movs	r2, #128	; 0x80
 800c63c:	0031      	movs	r1, r6
 800c63e:	0092      	lsls	r2, r2, #2
 800c640:	4011      	ands	r1, r2
 800c642:	4216      	tst	r6, r2
 800c644:	d0f6      	beq.n	800c634 <_svfprintf_r+0xad0>
 800c646:	b2db      	uxtb	r3, r3
 800c648:	e7eb      	b.n	800c622 <_svfprintf_r+0xabe>
 800c64a:	0023      	movs	r3, r4
 800c64c:	cb04      	ldmia	r3!, {r2}
 800c64e:	49b7      	ldr	r1, [pc, #732]	; (800c92c <_svfprintf_r+0xdc8>)
 800c650:	9206      	str	r2, [sp, #24]
 800c652:	aa25      	add	r2, sp, #148	; 0x94
 800c654:	8011      	strh	r1, [r2, #0]
 800c656:	4ab6      	ldr	r2, [pc, #728]	; (800c930 <_svfprintf_r+0xdcc>)
 800c658:	930d      	str	r3, [sp, #52]	; 0x34
 800c65a:	2300      	movs	r3, #0
 800c65c:	921f      	str	r2, [sp, #124]	; 0x7c
 800c65e:	2278      	movs	r2, #120	; 0x78
 800c660:	9307      	str	r3, [sp, #28]
 800c662:	3302      	adds	r3, #2
 800c664:	431e      	orrs	r6, r3
 800c666:	920f      	str	r2, [sp, #60]	; 0x3c
 800c668:	e7ce      	b.n	800c608 <_svfprintf_r+0xaa4>
 800c66a:	0023      	movs	r3, r4
 800c66c:	cb04      	ldmia	r3!, {r2}
 800c66e:	2400      	movs	r4, #0
 800c670:	930d      	str	r3, [sp, #52]	; 0x34
 800c672:	231b      	movs	r3, #27
 800c674:	9208      	str	r2, [sp, #32]
 800c676:	aa1e      	add	r2, sp, #120	; 0x78
 800c678:	189b      	adds	r3, r3, r2
 800c67a:	701c      	strb	r4, [r3, #0]
 800c67c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c67e:	3301      	adds	r3, #1
 800c680:	d00e      	beq.n	800c6a0 <_svfprintf_r+0xb3c>
 800c682:	0021      	movs	r1, r4
 800c684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c686:	9808      	ldr	r0, [sp, #32]
 800c688:	f002 f83a 	bl	800e700 <memchr>
 800c68c:	900c      	str	r0, [sp, #48]	; 0x30
 800c68e:	42a0      	cmp	r0, r4
 800c690:	d100      	bne.n	800c694 <_svfprintf_r+0xb30>
 800c692:	e10d      	b.n	800c8b0 <_svfprintf_r+0xd4c>
 800c694:	9a08      	ldr	r2, [sp, #32]
 800c696:	1a83      	subs	r3, r0, r2
 800c698:	9309      	str	r3, [sp, #36]	; 0x24
 800c69a:	0023      	movs	r3, r4
 800c69c:	940c      	str	r4, [sp, #48]	; 0x30
 800c69e:	e44e      	b.n	800bf3e <_svfprintf_r+0x3da>
 800c6a0:	9808      	ldr	r0, [sp, #32]
 800c6a2:	f7f3 fd2f 	bl	8000104 <strlen>
 800c6a6:	9009      	str	r0, [sp, #36]	; 0x24
 800c6a8:	e7f7      	b.n	800c69a <_svfprintf_r+0xb36>
 800c6aa:	2310      	movs	r3, #16
 800c6ac:	431e      	orrs	r6, r3
 800c6ae:	2320      	movs	r3, #32
 800c6b0:	0030      	movs	r0, r6
 800c6b2:	4018      	ands	r0, r3
 800c6b4:	421e      	tst	r6, r3
 800c6b6:	d009      	beq.n	800c6cc <_svfprintf_r+0xb68>
 800c6b8:	3b19      	subs	r3, #25
 800c6ba:	3407      	adds	r4, #7
 800c6bc:	439c      	bics	r4, r3
 800c6be:	0022      	movs	r2, r4
 800c6c0:	ca18      	ldmia	r2!, {r3, r4}
 800c6c2:	9306      	str	r3, [sp, #24]
 800c6c4:	9407      	str	r4, [sp, #28]
 800c6c6:	920d      	str	r2, [sp, #52]	; 0x34
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e79d      	b.n	800c608 <_svfprintf_r+0xaa4>
 800c6cc:	0023      	movs	r3, r4
 800c6ce:	cb04      	ldmia	r3!, {r2}
 800c6d0:	0031      	movs	r1, r6
 800c6d2:	930d      	str	r3, [sp, #52]	; 0x34
 800c6d4:	2310      	movs	r3, #16
 800c6d6:	4019      	ands	r1, r3
 800c6d8:	421e      	tst	r6, r3
 800c6da:	d003      	beq.n	800c6e4 <_svfprintf_r+0xb80>
 800c6dc:	9206      	str	r2, [sp, #24]
 800c6de:	9007      	str	r0, [sp, #28]
 800c6e0:	3b0f      	subs	r3, #15
 800c6e2:	e791      	b.n	800c608 <_svfprintf_r+0xaa4>
 800c6e4:	2340      	movs	r3, #64	; 0x40
 800c6e6:	0030      	movs	r0, r6
 800c6e8:	4018      	ands	r0, r3
 800c6ea:	421e      	tst	r6, r3
 800c6ec:	d003      	beq.n	800c6f6 <_svfprintf_r+0xb92>
 800c6ee:	b293      	uxth	r3, r2
 800c6f0:	9306      	str	r3, [sp, #24]
 800c6f2:	9107      	str	r1, [sp, #28]
 800c6f4:	e7e8      	b.n	800c6c8 <_svfprintf_r+0xb64>
 800c6f6:	2380      	movs	r3, #128	; 0x80
 800c6f8:	0031      	movs	r1, r6
 800c6fa:	009b      	lsls	r3, r3, #2
 800c6fc:	4019      	ands	r1, r3
 800c6fe:	421e      	tst	r6, r3
 800c700:	d003      	beq.n	800c70a <_svfprintf_r+0xba6>
 800c702:	b2d3      	uxtb	r3, r2
 800c704:	9306      	str	r3, [sp, #24]
 800c706:	9007      	str	r0, [sp, #28]
 800c708:	e7de      	b.n	800c6c8 <_svfprintf_r+0xb64>
 800c70a:	9206      	str	r2, [sp, #24]
 800c70c:	e7f1      	b.n	800c6f2 <_svfprintf_r+0xb8e>
 800c70e:	4b89      	ldr	r3, [pc, #548]	; (800c934 <_svfprintf_r+0xdd0>)
 800c710:	0030      	movs	r0, r6
 800c712:	931f      	str	r3, [sp, #124]	; 0x7c
 800c714:	2320      	movs	r3, #32
 800c716:	4018      	ands	r0, r3
 800c718:	421e      	tst	r6, r3
 800c71a:	d01a      	beq.n	800c752 <_svfprintf_r+0xbee>
 800c71c:	3b19      	subs	r3, #25
 800c71e:	3407      	adds	r4, #7
 800c720:	439c      	bics	r4, r3
 800c722:	0022      	movs	r2, r4
 800c724:	ca18      	ldmia	r2!, {r3, r4}
 800c726:	9306      	str	r3, [sp, #24]
 800c728:	9407      	str	r4, [sp, #28]
 800c72a:	920d      	str	r2, [sp, #52]	; 0x34
 800c72c:	07f3      	lsls	r3, r6, #31
 800c72e:	d50a      	bpl.n	800c746 <_svfprintf_r+0xbe2>
 800c730:	9b06      	ldr	r3, [sp, #24]
 800c732:	9a07      	ldr	r2, [sp, #28]
 800c734:	4313      	orrs	r3, r2
 800c736:	d006      	beq.n	800c746 <_svfprintf_r+0xbe2>
 800c738:	2230      	movs	r2, #48	; 0x30
 800c73a:	ab25      	add	r3, sp, #148	; 0x94
 800c73c:	701a      	strb	r2, [r3, #0]
 800c73e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c740:	705a      	strb	r2, [r3, #1]
 800c742:	2302      	movs	r3, #2
 800c744:	431e      	orrs	r6, r3
 800c746:	4b78      	ldr	r3, [pc, #480]	; (800c928 <_svfprintf_r+0xdc4>)
 800c748:	401e      	ands	r6, r3
 800c74a:	2302      	movs	r3, #2
 800c74c:	e75c      	b.n	800c608 <_svfprintf_r+0xaa4>
 800c74e:	4b78      	ldr	r3, [pc, #480]	; (800c930 <_svfprintf_r+0xdcc>)
 800c750:	e7de      	b.n	800c710 <_svfprintf_r+0xbac>
 800c752:	0023      	movs	r3, r4
 800c754:	cb04      	ldmia	r3!, {r2}
 800c756:	0031      	movs	r1, r6
 800c758:	930d      	str	r3, [sp, #52]	; 0x34
 800c75a:	2310      	movs	r3, #16
 800c75c:	4019      	ands	r1, r3
 800c75e:	421e      	tst	r6, r3
 800c760:	d002      	beq.n	800c768 <_svfprintf_r+0xc04>
 800c762:	9206      	str	r2, [sp, #24]
 800c764:	9007      	str	r0, [sp, #28]
 800c766:	e7e1      	b.n	800c72c <_svfprintf_r+0xbc8>
 800c768:	2340      	movs	r3, #64	; 0x40
 800c76a:	0030      	movs	r0, r6
 800c76c:	4018      	ands	r0, r3
 800c76e:	421e      	tst	r6, r3
 800c770:	d003      	beq.n	800c77a <_svfprintf_r+0xc16>
 800c772:	b293      	uxth	r3, r2
 800c774:	9306      	str	r3, [sp, #24]
 800c776:	9107      	str	r1, [sp, #28]
 800c778:	e7d8      	b.n	800c72c <_svfprintf_r+0xbc8>
 800c77a:	2380      	movs	r3, #128	; 0x80
 800c77c:	0031      	movs	r1, r6
 800c77e:	009b      	lsls	r3, r3, #2
 800c780:	4019      	ands	r1, r3
 800c782:	421e      	tst	r6, r3
 800c784:	d002      	beq.n	800c78c <_svfprintf_r+0xc28>
 800c786:	b2d3      	uxtb	r3, r2
 800c788:	9306      	str	r3, [sp, #24]
 800c78a:	e7eb      	b.n	800c764 <_svfprintf_r+0xc00>
 800c78c:	9206      	str	r2, [sp, #24]
 800c78e:	e7f2      	b.n	800c776 <_svfprintf_r+0xc12>
 800c790:	9b07      	ldr	r3, [sp, #28]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d10a      	bne.n	800c7ac <_svfprintf_r+0xc48>
 800c796:	9b06      	ldr	r3, [sp, #24]
 800c798:	2b09      	cmp	r3, #9
 800c79a:	d807      	bhi.n	800c7ac <_svfprintf_r+0xc48>
 800c79c:	23e7      	movs	r3, #231	; 0xe7
 800c79e:	aa1e      	add	r2, sp, #120	; 0x78
 800c7a0:	189b      	adds	r3, r3, r2
 800c7a2:	9a06      	ldr	r2, [sp, #24]
 800c7a4:	3230      	adds	r2, #48	; 0x30
 800c7a6:	701a      	strb	r2, [r3, #0]
 800c7a8:	f000 fc18 	bl	800cfdc <_svfprintf_r+0x1478>
 800c7ac:	2680      	movs	r6, #128	; 0x80
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	00f6      	lsls	r6, r6, #3
 800c7b2:	930e      	str	r3, [sp, #56]	; 0x38
 800c7b4:	ad58      	add	r5, sp, #352	; 0x160
 800c7b6:	4026      	ands	r6, r4
 800c7b8:	220a      	movs	r2, #10
 800c7ba:	9806      	ldr	r0, [sp, #24]
 800c7bc:	9907      	ldr	r1, [sp, #28]
 800c7be:	2300      	movs	r3, #0
 800c7c0:	f7f3 fe70 	bl	80004a4 <__aeabi_uldivmod>
 800c7c4:	1e6b      	subs	r3, r5, #1
 800c7c6:	3230      	adds	r2, #48	; 0x30
 800c7c8:	9308      	str	r3, [sp, #32]
 800c7ca:	701a      	strb	r2, [r3, #0]
 800c7cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7ce:	900c      	str	r0, [sp, #48]	; 0x30
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	9110      	str	r1, [sp, #64]	; 0x40
 800c7d4:	930e      	str	r3, [sp, #56]	; 0x38
 800c7d6:	2e00      	cmp	r6, #0
 800c7d8:	d01d      	beq.n	800c816 <_svfprintf_r+0xcb2>
 800c7da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7de:	781b      	ldrb	r3, [r3, #0]
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d118      	bne.n	800c816 <_svfprintf_r+0xcb2>
 800c7e4:	2aff      	cmp	r2, #255	; 0xff
 800c7e6:	d016      	beq.n	800c816 <_svfprintf_r+0xcb2>
 800c7e8:	9b07      	ldr	r3, [sp, #28]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d102      	bne.n	800c7f4 <_svfprintf_r+0xc90>
 800c7ee:	9b06      	ldr	r3, [sp, #24]
 800c7f0:	2b09      	cmp	r3, #9
 800c7f2:	d910      	bls.n	800c816 <_svfprintf_r+0xcb2>
 800c7f4:	9b08      	ldr	r3, [sp, #32]
 800c7f6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c7f8:	991d      	ldr	r1, [sp, #116]	; 0x74
 800c7fa:	1a9b      	subs	r3, r3, r2
 800c7fc:	0018      	movs	r0, r3
 800c7fe:	9308      	str	r3, [sp, #32]
 800c800:	f7fd ffd1 	bl	800a7a6 <strncpy>
 800c804:	2200      	movs	r2, #0
 800c806:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c808:	920e      	str	r2, [sp, #56]	; 0x38
 800c80a:	785b      	ldrb	r3, [r3, #1]
 800c80c:	1e5a      	subs	r2, r3, #1
 800c80e:	4193      	sbcs	r3, r2
 800c810:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c812:	18d3      	adds	r3, r2, r3
 800c814:	9312      	str	r3, [sp, #72]	; 0x48
 800c816:	9b07      	ldr	r3, [sp, #28]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d10f      	bne.n	800c83c <_svfprintf_r+0xcd8>
 800c81c:	9b06      	ldr	r3, [sp, #24]
 800c81e:	2b09      	cmp	r3, #9
 800c820:	d80c      	bhi.n	800c83c <_svfprintf_r+0xcd8>
 800c822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c824:	9a08      	ldr	r2, [sp, #32]
 800c826:	9319      	str	r3, [sp, #100]	; 0x64
 800c828:	ab58      	add	r3, sp, #352	; 0x160
 800c82a:	1a9b      	subs	r3, r3, r2
 800c82c:	9309      	str	r3, [sp, #36]	; 0x24
 800c82e:	2300      	movs	r3, #0
 800c830:	0026      	movs	r6, r4
 800c832:	930c      	str	r3, [sp, #48]	; 0x30
 800c834:	001d      	movs	r5, r3
 800c836:	9310      	str	r3, [sp, #64]	; 0x40
 800c838:	9311      	str	r3, [sp, #68]	; 0x44
 800c83a:	e4f2      	b.n	800c222 <_svfprintf_r+0x6be>
 800c83c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c83e:	9d08      	ldr	r5, [sp, #32]
 800c840:	9306      	str	r3, [sp, #24]
 800c842:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c844:	9307      	str	r3, [sp, #28]
 800c846:	e7b7      	b.n	800c7b8 <_svfprintf_r+0xc54>
 800c848:	200f      	movs	r0, #15
 800c84a:	ab58      	add	r3, sp, #352	; 0x160
 800c84c:	9308      	str	r3, [sp, #32]
 800c84e:	9b08      	ldr	r3, [sp, #32]
 800c850:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c852:	3b01      	subs	r3, #1
 800c854:	9308      	str	r3, [sp, #32]
 800c856:	9b06      	ldr	r3, [sp, #24]
 800c858:	4003      	ands	r3, r0
 800c85a:	5cd3      	ldrb	r3, [r2, r3]
 800c85c:	9a08      	ldr	r2, [sp, #32]
 800c85e:	7013      	strb	r3, [r2, #0]
 800c860:	9b07      	ldr	r3, [sp, #28]
 800c862:	0719      	lsls	r1, r3, #28
 800c864:	9b06      	ldr	r3, [sp, #24]
 800c866:	091a      	lsrs	r2, r3, #4
 800c868:	9b07      	ldr	r3, [sp, #28]
 800c86a:	4311      	orrs	r1, r2
 800c86c:	091b      	lsrs	r3, r3, #4
 800c86e:	9307      	str	r3, [sp, #28]
 800c870:	000b      	movs	r3, r1
 800c872:	9a07      	ldr	r2, [sp, #28]
 800c874:	9106      	str	r1, [sp, #24]
 800c876:	4313      	orrs	r3, r2
 800c878:	d1e9      	bne.n	800c84e <_svfprintf_r+0xcea>
 800c87a:	e7d2      	b.n	800c822 <_svfprintf_r+0xcbe>
 800c87c:	aa58      	add	r2, sp, #352	; 0x160
 800c87e:	9208      	str	r2, [sp, #32]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d1ce      	bne.n	800c822 <_svfprintf_r+0xcbe>
 800c884:	07f6      	lsls	r6, r6, #31
 800c886:	d5cc      	bpl.n	800c822 <_svfprintf_r+0xcbe>
 800c888:	aa1e      	add	r2, sp, #120	; 0x78
 800c88a:	33e7      	adds	r3, #231	; 0xe7
 800c88c:	189b      	adds	r3, r3, r2
 800c88e:	2230      	movs	r2, #48	; 0x30
 800c890:	e789      	b.n	800c7a6 <_svfprintf_r+0xc42>
 800c892:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c894:	2b00      	cmp	r3, #0
 800c896:	d100      	bne.n	800c89a <_svfprintf_r+0xd36>
 800c898:	e364      	b.n	800cf64 <_svfprintf_r+0x1400>
 800c89a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c89c:	211b      	movs	r1, #27
 800c89e:	ab3f      	add	r3, sp, #252	; 0xfc
 800c8a0:	701a      	strb	r2, [r3, #0]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	a81e      	add	r0, sp, #120	; 0x78
 800c8a6:	1809      	adds	r1, r1, r0
 800c8a8:	700a      	strb	r2, [r1, #0]
 800c8aa:	940d      	str	r4, [sp, #52]	; 0x34
 800c8ac:	f7ff fabd 	bl	800be2a <_svfprintf_r+0x2c6>
 800c8b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8b2:	f7ff fb44 	bl	800bf3e <_svfprintf_r+0x3da>
 800c8b6:	2010      	movs	r0, #16
 800c8b8:	1812      	adds	r2, r2, r0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	922e      	str	r2, [sp, #184]	; 0xb8
 800c8be:	932d      	str	r3, [sp, #180]	; 0xb4
 800c8c0:	2b07      	cmp	r3, #7
 800c8c2:	dd08      	ble.n	800c8d6 <_svfprintf_r+0xd72>
 800c8c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c8c6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c8c8:	aa2c      	add	r2, sp, #176	; 0xb0
 800c8ca:	f003 fa61 	bl	800fd90 <__ssprint_r>
 800c8ce:	2800      	cmp	r0, #0
 800c8d0:	d000      	beq.n	800c8d4 <_svfprintf_r+0xd70>
 800c8d2:	e326      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c8d4:	a92f      	add	r1, sp, #188	; 0xbc
 800c8d6:	000f      	movs	r7, r1
 800c8d8:	3c10      	subs	r4, #16
 800c8da:	e4c5      	b.n	800c268 <_svfprintf_r+0x704>
 800c8dc:	2010      	movs	r0, #16
 800c8de:	1812      	adds	r2, r2, r0
 800c8e0:	6078      	str	r0, [r7, #4]
 800c8e2:	922e      	str	r2, [sp, #184]	; 0xb8
 800c8e4:	932d      	str	r3, [sp, #180]	; 0xb4
 800c8e6:	2b07      	cmp	r3, #7
 800c8e8:	dd08      	ble.n	800c8fc <_svfprintf_r+0xd98>
 800c8ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c8ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c8ee:	aa2c      	add	r2, sp, #176	; 0xb0
 800c8f0:	f003 fa4e 	bl	800fd90 <__ssprint_r>
 800c8f4:	2800      	cmp	r0, #0
 800c8f6:	d000      	beq.n	800c8fa <_svfprintf_r+0xd96>
 800c8f8:	e313      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c8fa:	a92f      	add	r1, sp, #188	; 0xbc
 800c8fc:	000f      	movs	r7, r1
 800c8fe:	3c10      	subs	r4, #16
 800c900:	e50b      	b.n	800c31a <_svfprintf_r+0x7b6>
 800c902:	2010      	movs	r0, #16
 800c904:	1812      	adds	r2, r2, r0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	922e      	str	r2, [sp, #184]	; 0xb8
 800c90a:	932d      	str	r3, [sp, #180]	; 0xb4
 800c90c:	2b07      	cmp	r3, #7
 800c90e:	dd08      	ble.n	800c922 <_svfprintf_r+0xdbe>
 800c910:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c912:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c914:	aa2c      	add	r2, sp, #176	; 0xb0
 800c916:	f003 fa3b 	bl	800fd90 <__ssprint_r>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d000      	beq.n	800c920 <_svfprintf_r+0xdbc>
 800c91e:	e300      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c920:	a92f      	add	r1, sp, #188	; 0xbc
 800c922:	000f      	movs	r7, r1
 800c924:	3c10      	subs	r4, #16
 800c926:	e518      	b.n	800c35a <_svfprintf_r+0x7f6>
 800c928:	fffffbff 	.word	0xfffffbff
 800c92c:	00007830 	.word	0x00007830
 800c930:	08012e1c 	.word	0x08012e1c
 800c934:	08012e2d 	.word	0x08012e2d
 800c938:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c93a:	2b65      	cmp	r3, #101	; 0x65
 800c93c:	dc00      	bgt.n	800c940 <_svfprintf_r+0xddc>
 800c93e:	e241      	b.n	800cdc4 <_svfprintf_r+0x1260>
 800c940:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c942:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c944:	2200      	movs	r2, #0
 800c946:	2300      	movs	r3, #0
 800c948:	f7f3 fd7e 	bl	8000448 <__aeabi_dcmpeq>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d077      	beq.n	800ca40 <_svfprintf_r+0xedc>
 800c950:	4bca      	ldr	r3, [pc, #808]	; (800cc7c <_svfprintf_r+0x1118>)
 800c952:	603b      	str	r3, [r7, #0]
 800c954:	2301      	movs	r3, #1
 800c956:	607b      	str	r3, [r7, #4]
 800c958:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c95a:	3708      	adds	r7, #8
 800c95c:	3301      	adds	r3, #1
 800c95e:	932e      	str	r3, [sp, #184]	; 0xb8
 800c960:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c962:	3301      	adds	r3, #1
 800c964:	932d      	str	r3, [sp, #180]	; 0xb4
 800c966:	2b07      	cmp	r3, #7
 800c968:	dd08      	ble.n	800c97c <_svfprintf_r+0xe18>
 800c96a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c96c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c96e:	aa2c      	add	r2, sp, #176	; 0xb0
 800c970:	f003 fa0e 	bl	800fd90 <__ssprint_r>
 800c974:	2800      	cmp	r0, #0
 800c976:	d000      	beq.n	800c97a <_svfprintf_r+0xe16>
 800c978:	e2d3      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c97a:	af2f      	add	r7, sp, #188	; 0xbc
 800c97c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c97e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c980:	4293      	cmp	r3, r2
 800c982:	db01      	blt.n	800c988 <_svfprintf_r+0xe24>
 800c984:	07f3      	lsls	r3, r6, #31
 800c986:	d51b      	bpl.n	800c9c0 <_svfprintf_r+0xe5c>
 800c988:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c98a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c98c:	603b      	str	r3, [r7, #0]
 800c98e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c990:	607b      	str	r3, [r7, #4]
 800c992:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c994:	3708      	adds	r7, #8
 800c996:	189b      	adds	r3, r3, r2
 800c998:	932e      	str	r3, [sp, #184]	; 0xb8
 800c99a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c99c:	3301      	adds	r3, #1
 800c99e:	932d      	str	r3, [sp, #180]	; 0xb4
 800c9a0:	2b07      	cmp	r3, #7
 800c9a2:	dd08      	ble.n	800c9b6 <_svfprintf_r+0xe52>
 800c9a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c9a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c9a8:	aa2c      	add	r2, sp, #176	; 0xb0
 800c9aa:	f003 f9f1 	bl	800fd90 <__ssprint_r>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	d000      	beq.n	800c9b4 <_svfprintf_r+0xe50>
 800c9b2:	e2b6      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c9b4:	af2f      	add	r7, sp, #188	; 0xbc
 800c9b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9b8:	2510      	movs	r5, #16
 800c9ba:	1e5c      	subs	r4, r3, #1
 800c9bc:	2c00      	cmp	r4, #0
 800c9be:	dc2e      	bgt.n	800ca1e <_svfprintf_r+0xeba>
 800c9c0:	0776      	lsls	r6, r6, #29
 800c9c2:	d500      	bpl.n	800c9c6 <_svfprintf_r+0xe62>
 800c9c4:	e290      	b.n	800cee8 <_svfprintf_r+0x1384>
 800c9c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c9c8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c9ca:	4293      	cmp	r3, r2
 800c9cc:	da00      	bge.n	800c9d0 <_svfprintf_r+0xe6c>
 800c9ce:	0013      	movs	r3, r2
 800c9d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c9d2:	18d3      	adds	r3, r2, r3
 800c9d4:	9317      	str	r3, [sp, #92]	; 0x5c
 800c9d6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d007      	beq.n	800c9ec <_svfprintf_r+0xe88>
 800c9dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c9de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c9e0:	aa2c      	add	r2, sp, #176	; 0xb0
 800c9e2:	f003 f9d5 	bl	800fd90 <__ssprint_r>
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	d000      	beq.n	800c9ec <_svfprintf_r+0xe88>
 800c9ea:	e29a      	b.n	800cf22 <_svfprintf_r+0x13be>
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	932d      	str	r3, [sp, #180]	; 0xb4
 800c9f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d000      	beq.n	800c9f8 <_svfprintf_r+0xe94>
 800c9f6:	e2b0      	b.n	800cf5a <_svfprintf_r+0x13f6>
 800c9f8:	af2f      	add	r7, sp, #188	; 0xbc
 800c9fa:	e5dc      	b.n	800c5b6 <_svfprintf_r+0xa52>
 800c9fc:	3210      	adds	r2, #16
 800c9fe:	607d      	str	r5, [r7, #4]
 800ca00:	922e      	str	r2, [sp, #184]	; 0xb8
 800ca02:	932d      	str	r3, [sp, #180]	; 0xb4
 800ca04:	2b07      	cmp	r3, #7
 800ca06:	dd08      	ble.n	800ca1a <_svfprintf_r+0xeb6>
 800ca08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ca0a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ca0c:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca0e:	f003 f9bf 	bl	800fd90 <__ssprint_r>
 800ca12:	2800      	cmp	r0, #0
 800ca14:	d000      	beq.n	800ca18 <_svfprintf_r+0xeb4>
 800ca16:	e284      	b.n	800cf22 <_svfprintf_r+0x13be>
 800ca18:	a92f      	add	r1, sp, #188	; 0xbc
 800ca1a:	000f      	movs	r7, r1
 800ca1c:	3c10      	subs	r4, #16
 800ca1e:	0039      	movs	r1, r7
 800ca20:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ca22:	4897      	ldr	r0, [pc, #604]	; (800cc80 <_svfprintf_r+0x111c>)
 800ca24:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ca26:	3301      	adds	r3, #1
 800ca28:	3108      	adds	r1, #8
 800ca2a:	6038      	str	r0, [r7, #0]
 800ca2c:	2c10      	cmp	r4, #16
 800ca2e:	dce5      	bgt.n	800c9fc <_svfprintf_r+0xe98>
 800ca30:	607c      	str	r4, [r7, #4]
 800ca32:	18a4      	adds	r4, r4, r2
 800ca34:	942e      	str	r4, [sp, #184]	; 0xb8
 800ca36:	000f      	movs	r7, r1
 800ca38:	932d      	str	r3, [sp, #180]	; 0xb4
 800ca3a:	2b07      	cmp	r3, #7
 800ca3c:	ddc0      	ble.n	800c9c0 <_svfprintf_r+0xe5c>
 800ca3e:	e05f      	b.n	800cb00 <_svfprintf_r+0xf9c>
 800ca40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	dc78      	bgt.n	800cb38 <_svfprintf_r+0xfd4>
 800ca46:	4b8d      	ldr	r3, [pc, #564]	; (800cc7c <_svfprintf_r+0x1118>)
 800ca48:	603b      	str	r3, [r7, #0]
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	607b      	str	r3, [r7, #4]
 800ca4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ca50:	3708      	adds	r7, #8
 800ca52:	3301      	adds	r3, #1
 800ca54:	932e      	str	r3, [sp, #184]	; 0xb8
 800ca56:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ca58:	3301      	adds	r3, #1
 800ca5a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ca5c:	2b07      	cmp	r3, #7
 800ca5e:	dd08      	ble.n	800ca72 <_svfprintf_r+0xf0e>
 800ca60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ca62:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ca64:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca66:	f003 f993 	bl	800fd90 <__ssprint_r>
 800ca6a:	2800      	cmp	r0, #0
 800ca6c:	d000      	beq.n	800ca70 <_svfprintf_r+0xf0c>
 800ca6e:	e258      	b.n	800cf22 <_svfprintf_r+0x13be>
 800ca70:	af2f      	add	r7, sp, #188	; 0xbc
 800ca72:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ca74:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ca76:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ca78:	430b      	orrs	r3, r1
 800ca7a:	2101      	movs	r1, #1
 800ca7c:	4031      	ands	r1, r6
 800ca7e:	430b      	orrs	r3, r1
 800ca80:	d09e      	beq.n	800c9c0 <_svfprintf_r+0xe5c>
 800ca82:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ca84:	603b      	str	r3, [r7, #0]
 800ca86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ca88:	607b      	str	r3, [r7, #4]
 800ca8a:	189a      	adds	r2, r3, r2
 800ca8c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ca8e:	922e      	str	r2, [sp, #184]	; 0xb8
 800ca90:	3301      	adds	r3, #1
 800ca92:	932d      	str	r3, [sp, #180]	; 0xb4
 800ca94:	3708      	adds	r7, #8
 800ca96:	2b07      	cmp	r3, #7
 800ca98:	dd08      	ble.n	800caac <_svfprintf_r+0xf48>
 800ca9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ca9c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ca9e:	aa2c      	add	r2, sp, #176	; 0xb0
 800caa0:	f003 f976 	bl	800fd90 <__ssprint_r>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	d000      	beq.n	800caaa <_svfprintf_r+0xf46>
 800caa8:	e23b      	b.n	800cf22 <_svfprintf_r+0x13be>
 800caaa:	af2f      	add	r7, sp, #188	; 0xbc
 800caac:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800caae:	2c00      	cmp	r4, #0
 800cab0:	da19      	bge.n	800cae6 <_svfprintf_r+0xf82>
 800cab2:	0038      	movs	r0, r7
 800cab4:	2510      	movs	r5, #16
 800cab6:	4264      	negs	r4, r4
 800cab8:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800caba:	4a71      	ldr	r2, [pc, #452]	; (800cc80 <_svfprintf_r+0x111c>)
 800cabc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cabe:	3101      	adds	r1, #1
 800cac0:	3708      	adds	r7, #8
 800cac2:	6002      	str	r2, [r0, #0]
 800cac4:	2c10      	cmp	r4, #16
 800cac6:	dc25      	bgt.n	800cb14 <_svfprintf_r+0xfb0>
 800cac8:	6044      	str	r4, [r0, #4]
 800caca:	18e4      	adds	r4, r4, r3
 800cacc:	942e      	str	r4, [sp, #184]	; 0xb8
 800cace:	912d      	str	r1, [sp, #180]	; 0xb4
 800cad0:	2907      	cmp	r1, #7
 800cad2:	dd08      	ble.n	800cae6 <_svfprintf_r+0xf82>
 800cad4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cad6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cad8:	aa2c      	add	r2, sp, #176	; 0xb0
 800cada:	f003 f959 	bl	800fd90 <__ssprint_r>
 800cade:	2800      	cmp	r0, #0
 800cae0:	d000      	beq.n	800cae4 <_svfprintf_r+0xf80>
 800cae2:	e21e      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cae4:	af2f      	add	r7, sp, #188	; 0xbc
 800cae6:	9b08      	ldr	r3, [sp, #32]
 800cae8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800caea:	603b      	str	r3, [r7, #0]
 800caec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800caee:	18d2      	adds	r2, r2, r3
 800caf0:	922e      	str	r2, [sp, #184]	; 0xb8
 800caf2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800caf4:	607b      	str	r3, [r7, #4]
 800caf6:	3201      	adds	r2, #1
 800caf8:	922d      	str	r2, [sp, #180]	; 0xb4
 800cafa:	2a07      	cmp	r2, #7
 800cafc:	dc00      	bgt.n	800cb00 <_svfprintf_r+0xf9c>
 800cafe:	e45b      	b.n	800c3b8 <_svfprintf_r+0x854>
 800cb00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb02:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb04:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb06:	f003 f943 	bl	800fd90 <__ssprint_r>
 800cb0a:	2800      	cmp	r0, #0
 800cb0c:	d000      	beq.n	800cb10 <_svfprintf_r+0xfac>
 800cb0e:	e208      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cb10:	af2f      	add	r7, sp, #188	; 0xbc
 800cb12:	e755      	b.n	800c9c0 <_svfprintf_r+0xe5c>
 800cb14:	3310      	adds	r3, #16
 800cb16:	6045      	str	r5, [r0, #4]
 800cb18:	932e      	str	r3, [sp, #184]	; 0xb8
 800cb1a:	912d      	str	r1, [sp, #180]	; 0xb4
 800cb1c:	2907      	cmp	r1, #7
 800cb1e:	dd08      	ble.n	800cb32 <_svfprintf_r+0xfce>
 800cb20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb22:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb24:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb26:	f003 f933 	bl	800fd90 <__ssprint_r>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d000      	beq.n	800cb30 <_svfprintf_r+0xfcc>
 800cb2e:	e1f8      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cb30:	af2f      	add	r7, sp, #188	; 0xbc
 800cb32:	0038      	movs	r0, r7
 800cb34:	3c10      	subs	r4, #16
 800cb36:	e7bf      	b.n	800cab8 <_svfprintf_r+0xf54>
 800cb38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb3a:	002c      	movs	r4, r5
 800cb3c:	429d      	cmp	r5, r3
 800cb3e:	dd00      	ble.n	800cb42 <_svfprintf_r+0xfde>
 800cb40:	001c      	movs	r4, r3
 800cb42:	2c00      	cmp	r4, #0
 800cb44:	dd14      	ble.n	800cb70 <_svfprintf_r+0x100c>
 800cb46:	9b08      	ldr	r3, [sp, #32]
 800cb48:	607c      	str	r4, [r7, #4]
 800cb4a:	603b      	str	r3, [r7, #0]
 800cb4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb4e:	3708      	adds	r7, #8
 800cb50:	18e3      	adds	r3, r4, r3
 800cb52:	932e      	str	r3, [sp, #184]	; 0xb8
 800cb54:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cb56:	3301      	adds	r3, #1
 800cb58:	932d      	str	r3, [sp, #180]	; 0xb4
 800cb5a:	2b07      	cmp	r3, #7
 800cb5c:	dd08      	ble.n	800cb70 <_svfprintf_r+0x100c>
 800cb5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb60:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb62:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb64:	f003 f914 	bl	800fd90 <__ssprint_r>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d000      	beq.n	800cb6e <_svfprintf_r+0x100a>
 800cb6c:	e1d9      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cb6e:	af2f      	add	r7, sp, #188	; 0xbc
 800cb70:	43e3      	mvns	r3, r4
 800cb72:	17db      	asrs	r3, r3, #31
 800cb74:	401c      	ands	r4, r3
 800cb76:	1b2c      	subs	r4, r5, r4
 800cb78:	2c00      	cmp	r4, #0
 800cb7a:	dd18      	ble.n	800cbae <_svfprintf_r+0x104a>
 800cb7c:	0039      	movs	r1, r7
 800cb7e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cb80:	483f      	ldr	r0, [pc, #252]	; (800cc80 <_svfprintf_r+0x111c>)
 800cb82:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cb84:	3301      	adds	r3, #1
 800cb86:	3108      	adds	r1, #8
 800cb88:	6038      	str	r0, [r7, #0]
 800cb8a:	2c10      	cmp	r4, #16
 800cb8c:	dc7a      	bgt.n	800cc84 <_svfprintf_r+0x1120>
 800cb8e:	607c      	str	r4, [r7, #4]
 800cb90:	18a4      	adds	r4, r4, r2
 800cb92:	000f      	movs	r7, r1
 800cb94:	942e      	str	r4, [sp, #184]	; 0xb8
 800cb96:	932d      	str	r3, [sp, #180]	; 0xb4
 800cb98:	2b07      	cmp	r3, #7
 800cb9a:	dd08      	ble.n	800cbae <_svfprintf_r+0x104a>
 800cb9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cba0:	aa2c      	add	r2, sp, #176	; 0xb0
 800cba2:	f003 f8f5 	bl	800fd90 <__ssprint_r>
 800cba6:	2800      	cmp	r0, #0
 800cba8:	d000      	beq.n	800cbac <_svfprintf_r+0x1048>
 800cbaa:	e1ba      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cbac:	af2f      	add	r7, sp, #188	; 0xbc
 800cbae:	9b08      	ldr	r3, [sp, #32]
 800cbb0:	195d      	adds	r5, r3, r5
 800cbb2:	0573      	lsls	r3, r6, #21
 800cbb4:	d50b      	bpl.n	800cbce <_svfprintf_r+0x106a>
 800cbb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d176      	bne.n	800ccaa <_svfprintf_r+0x1146>
 800cbbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d176      	bne.n	800ccb0 <_svfprintf_r+0x114c>
 800cbc2:	9b08      	ldr	r3, [sp, #32]
 800cbc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cbc6:	189b      	adds	r3, r3, r2
 800cbc8:	429d      	cmp	r5, r3
 800cbca:	d900      	bls.n	800cbce <_svfprintf_r+0x106a>
 800cbcc:	001d      	movs	r5, r3
 800cbce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cbd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	db01      	blt.n	800cbda <_svfprintf_r+0x1076>
 800cbd6:	07f3      	lsls	r3, r6, #31
 800cbd8:	d516      	bpl.n	800cc08 <_svfprintf_r+0x10a4>
 800cbda:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800cbdc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cbde:	603b      	str	r3, [r7, #0]
 800cbe0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cbe2:	607b      	str	r3, [r7, #4]
 800cbe4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cbe6:	3708      	adds	r7, #8
 800cbe8:	189b      	adds	r3, r3, r2
 800cbea:	932e      	str	r3, [sp, #184]	; 0xb8
 800cbec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cbee:	3301      	adds	r3, #1
 800cbf0:	932d      	str	r3, [sp, #180]	; 0xb4
 800cbf2:	2b07      	cmp	r3, #7
 800cbf4:	dd08      	ble.n	800cc08 <_svfprintf_r+0x10a4>
 800cbf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cbf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cbfa:	aa2c      	add	r2, sp, #176	; 0xb0
 800cbfc:	f003 f8c8 	bl	800fd90 <__ssprint_r>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	d000      	beq.n	800cc06 <_svfprintf_r+0x10a2>
 800cc04:	e18d      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cc06:	af2f      	add	r7, sp, #188	; 0xbc
 800cc08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc0a:	9b08      	ldr	r3, [sp, #32]
 800cc0c:	4694      	mov	ip, r2
 800cc0e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800cc10:	4463      	add	r3, ip
 800cc12:	1b5b      	subs	r3, r3, r5
 800cc14:	1b14      	subs	r4, r2, r4
 800cc16:	429c      	cmp	r4, r3
 800cc18:	dd00      	ble.n	800cc1c <_svfprintf_r+0x10b8>
 800cc1a:	001c      	movs	r4, r3
 800cc1c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cc1e:	2c00      	cmp	r4, #0
 800cc20:	dd12      	ble.n	800cc48 <_svfprintf_r+0x10e4>
 800cc22:	18e3      	adds	r3, r4, r3
 800cc24:	932e      	str	r3, [sp, #184]	; 0xb8
 800cc26:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc28:	603d      	str	r5, [r7, #0]
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	607c      	str	r4, [r7, #4]
 800cc2e:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc30:	3708      	adds	r7, #8
 800cc32:	2b07      	cmp	r3, #7
 800cc34:	dd08      	ble.n	800cc48 <_svfprintf_r+0x10e4>
 800cc36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc38:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc3a:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc3c:	f003 f8a8 	bl	800fd90 <__ssprint_r>
 800cc40:	2800      	cmp	r0, #0
 800cc42:	d000      	beq.n	800cc46 <_svfprintf_r+0x10e2>
 800cc44:	e16d      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cc46:	af2f      	add	r7, sp, #188	; 0xbc
 800cc48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cc4c:	2510      	movs	r5, #16
 800cc4e:	1ad3      	subs	r3, r2, r3
 800cc50:	43e2      	mvns	r2, r4
 800cc52:	17d2      	asrs	r2, r2, #31
 800cc54:	4014      	ands	r4, r2
 800cc56:	1b1c      	subs	r4, r3, r4
 800cc58:	2c00      	cmp	r4, #0
 800cc5a:	dc00      	bgt.n	800cc5e <_svfprintf_r+0x10fa>
 800cc5c:	e6b0      	b.n	800c9c0 <_svfprintf_r+0xe5c>
 800cc5e:	0039      	movs	r1, r7
 800cc60:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc62:	4807      	ldr	r0, [pc, #28]	; (800cc80 <_svfprintf_r+0x111c>)
 800cc64:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cc66:	3301      	adds	r3, #1
 800cc68:	3108      	adds	r1, #8
 800cc6a:	6038      	str	r0, [r7, #0]
 800cc6c:	2c10      	cmp	r4, #16
 800cc6e:	dd00      	ble.n	800cc72 <_svfprintf_r+0x110e>
 800cc70:	e096      	b.n	800cda0 <_svfprintf_r+0x123c>
 800cc72:	1912      	adds	r2, r2, r4
 800cc74:	607c      	str	r4, [r7, #4]
 800cc76:	922e      	str	r2, [sp, #184]	; 0xb8
 800cc78:	e6dd      	b.n	800ca36 <_svfprintf_r+0xed2>
 800cc7a:	46c0      	nop			; (mov r8, r8)
 800cc7c:	08012e3e 	.word	0x08012e3e
 800cc80:	08012e50 	.word	0x08012e50
 800cc84:	2010      	movs	r0, #16
 800cc86:	1812      	adds	r2, r2, r0
 800cc88:	6078      	str	r0, [r7, #4]
 800cc8a:	922e      	str	r2, [sp, #184]	; 0xb8
 800cc8c:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc8e:	2b07      	cmp	r3, #7
 800cc90:	dd08      	ble.n	800cca4 <_svfprintf_r+0x1140>
 800cc92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc94:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc96:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc98:	f003 f87a 	bl	800fd90 <__ssprint_r>
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	d000      	beq.n	800cca2 <_svfprintf_r+0x113e>
 800cca0:	e13f      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cca2:	a92f      	add	r1, sp, #188	; 0xbc
 800cca4:	000f      	movs	r7, r1
 800cca6:	3c10      	subs	r4, #16
 800cca8:	e768      	b.n	800cb7c <_svfprintf_r+0x1018>
 800ccaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d05d      	beq.n	800cd6c <_svfprintf_r+0x1208>
 800ccb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ccb2:	3b01      	subs	r3, #1
 800ccb4:	9310      	str	r3, [sp, #64]	; 0x40
 800ccb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ccb8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ccba:	603b      	str	r3, [r7, #0]
 800ccbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ccbe:	607b      	str	r3, [r7, #4]
 800ccc0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ccc2:	3708      	adds	r7, #8
 800ccc4:	189b      	adds	r3, r3, r2
 800ccc6:	932e      	str	r3, [sp, #184]	; 0xb8
 800ccc8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ccca:	3301      	adds	r3, #1
 800cccc:	932d      	str	r3, [sp, #180]	; 0xb4
 800ccce:	2b07      	cmp	r3, #7
 800ccd0:	dd08      	ble.n	800cce4 <_svfprintf_r+0x1180>
 800ccd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ccd4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ccd6:	aa2c      	add	r2, sp, #176	; 0xb0
 800ccd8:	f003 f85a 	bl	800fd90 <__ssprint_r>
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	d000      	beq.n	800cce2 <_svfprintf_r+0x117e>
 800cce0:	e11f      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cce2:	af2f      	add	r7, sp, #188	; 0xbc
 800cce4:	9b08      	ldr	r3, [sp, #32]
 800cce6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cce8:	189c      	adds	r4, r3, r2
 800ccea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ccec:	1b64      	subs	r4, r4, r5
 800ccee:	781b      	ldrb	r3, [r3, #0]
 800ccf0:	429c      	cmp	r4, r3
 800ccf2:	dd00      	ble.n	800ccf6 <_svfprintf_r+0x1192>
 800ccf4:	001c      	movs	r4, r3
 800ccf6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ccf8:	2c00      	cmp	r4, #0
 800ccfa:	dd12      	ble.n	800cd22 <_svfprintf_r+0x11be>
 800ccfc:	18e3      	adds	r3, r4, r3
 800ccfe:	932e      	str	r3, [sp, #184]	; 0xb8
 800cd00:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd02:	603d      	str	r5, [r7, #0]
 800cd04:	3301      	adds	r3, #1
 800cd06:	607c      	str	r4, [r7, #4]
 800cd08:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd0a:	3708      	adds	r7, #8
 800cd0c:	2b07      	cmp	r3, #7
 800cd0e:	dd08      	ble.n	800cd22 <_svfprintf_r+0x11be>
 800cd10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd12:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd14:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd16:	f003 f83b 	bl	800fd90 <__ssprint_r>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d000      	beq.n	800cd20 <_svfprintf_r+0x11bc>
 800cd1e:	e100      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cd20:	af2f      	add	r7, sp, #188	; 0xbc
 800cd22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd24:	781a      	ldrb	r2, [r3, #0]
 800cd26:	43e3      	mvns	r3, r4
 800cd28:	17db      	asrs	r3, r3, #31
 800cd2a:	401c      	ands	r4, r3
 800cd2c:	1b14      	subs	r4, r2, r4
 800cd2e:	2c00      	cmp	r4, #0
 800cd30:	dd18      	ble.n	800cd64 <_svfprintf_r+0x1200>
 800cd32:	0039      	movs	r1, r7
 800cd34:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd36:	48aa      	ldr	r0, [pc, #680]	; (800cfe0 <_svfprintf_r+0x147c>)
 800cd38:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	3108      	adds	r1, #8
 800cd3e:	6038      	str	r0, [r7, #0]
 800cd40:	2c10      	cmp	r4, #16
 800cd42:	dc1a      	bgt.n	800cd7a <_svfprintf_r+0x1216>
 800cd44:	1912      	adds	r2, r2, r4
 800cd46:	607c      	str	r4, [r7, #4]
 800cd48:	922e      	str	r2, [sp, #184]	; 0xb8
 800cd4a:	000f      	movs	r7, r1
 800cd4c:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd4e:	2b07      	cmp	r3, #7
 800cd50:	dd08      	ble.n	800cd64 <_svfprintf_r+0x1200>
 800cd52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd54:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd56:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd58:	f003 f81a 	bl	800fd90 <__ssprint_r>
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	d000      	beq.n	800cd62 <_svfprintf_r+0x11fe>
 800cd60:	e0df      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cd62:	af2f      	add	r7, sp, #188	; 0xbc
 800cd64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	18ed      	adds	r5, r5, r3
 800cd6a:	e724      	b.n	800cbb6 <_svfprintf_r+0x1052>
 800cd6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	9312      	str	r3, [sp, #72]	; 0x48
 800cd72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cd74:	3b01      	subs	r3, #1
 800cd76:	9311      	str	r3, [sp, #68]	; 0x44
 800cd78:	e79d      	b.n	800ccb6 <_svfprintf_r+0x1152>
 800cd7a:	2010      	movs	r0, #16
 800cd7c:	1812      	adds	r2, r2, r0
 800cd7e:	6078      	str	r0, [r7, #4]
 800cd80:	922e      	str	r2, [sp, #184]	; 0xb8
 800cd82:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd84:	2b07      	cmp	r3, #7
 800cd86:	dd08      	ble.n	800cd9a <_svfprintf_r+0x1236>
 800cd88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd8a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd8c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd8e:	f002 ffff 	bl	800fd90 <__ssprint_r>
 800cd92:	2800      	cmp	r0, #0
 800cd94:	d000      	beq.n	800cd98 <_svfprintf_r+0x1234>
 800cd96:	e0c4      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cd98:	a92f      	add	r1, sp, #188	; 0xbc
 800cd9a:	000f      	movs	r7, r1
 800cd9c:	3c10      	subs	r4, #16
 800cd9e:	e7c8      	b.n	800cd32 <_svfprintf_r+0x11ce>
 800cda0:	3210      	adds	r2, #16
 800cda2:	607d      	str	r5, [r7, #4]
 800cda4:	922e      	str	r2, [sp, #184]	; 0xb8
 800cda6:	932d      	str	r3, [sp, #180]	; 0xb4
 800cda8:	2b07      	cmp	r3, #7
 800cdaa:	dd08      	ble.n	800cdbe <_svfprintf_r+0x125a>
 800cdac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdb0:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdb2:	f002 ffed 	bl	800fd90 <__ssprint_r>
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	d000      	beq.n	800cdbc <_svfprintf_r+0x1258>
 800cdba:	e0b2      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cdbc:	a92f      	add	r1, sp, #188	; 0xbc
 800cdbe:	000f      	movs	r7, r1
 800cdc0:	3c10      	subs	r4, #16
 800cdc2:	e74c      	b.n	800cc5e <_svfprintf_r+0x10fa>
 800cdc4:	003c      	movs	r4, r7
 800cdc6:	9919      	ldr	r1, [sp, #100]	; 0x64
 800cdc8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cdca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdcc:	3101      	adds	r1, #1
 800cdce:	3301      	adds	r3, #1
 800cdd0:	3408      	adds	r4, #8
 800cdd2:	2a01      	cmp	r2, #1
 800cdd4:	dc03      	bgt.n	800cdde <_svfprintf_r+0x127a>
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	4216      	tst	r6, r2
 800cdda:	d100      	bne.n	800cdde <_svfprintf_r+0x127a>
 800cddc:	e07f      	b.n	800cede <_svfprintf_r+0x137a>
 800cdde:	9a08      	ldr	r2, [sp, #32]
 800cde0:	912e      	str	r1, [sp, #184]	; 0xb8
 800cde2:	603a      	str	r2, [r7, #0]
 800cde4:	2201      	movs	r2, #1
 800cde6:	932d      	str	r3, [sp, #180]	; 0xb4
 800cde8:	607a      	str	r2, [r7, #4]
 800cdea:	2b07      	cmp	r3, #7
 800cdec:	dd08      	ble.n	800ce00 <_svfprintf_r+0x129c>
 800cdee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdf0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdf2:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdf4:	f002 ffcc 	bl	800fd90 <__ssprint_r>
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	d000      	beq.n	800cdfe <_svfprintf_r+0x129a>
 800cdfc:	e091      	b.n	800cf22 <_svfprintf_r+0x13be>
 800cdfe:	ac2f      	add	r4, sp, #188	; 0xbc
 800ce00:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ce02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce04:	6023      	str	r3, [r4, #0]
 800ce06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ce08:	6063      	str	r3, [r4, #4]
 800ce0a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ce0c:	3408      	adds	r4, #8
 800ce0e:	189b      	adds	r3, r3, r2
 800ce10:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce12:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce14:	3301      	adds	r3, #1
 800ce16:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce18:	2b07      	cmp	r3, #7
 800ce1a:	dd07      	ble.n	800ce2c <_svfprintf_r+0x12c8>
 800ce1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce20:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce22:	f002 ffb5 	bl	800fd90 <__ssprint_r>
 800ce26:	2800      	cmp	r0, #0
 800ce28:	d17b      	bne.n	800cf22 <_svfprintf_r+0x13be>
 800ce2a:	ac2f      	add	r4, sp, #188	; 0xbc
 800ce2c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce2e:	2200      	movs	r2, #0
 800ce30:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ce32:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ce34:	9309      	str	r3, [sp, #36]	; 0x24
 800ce36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce38:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800ce3a:	1e5d      	subs	r5, r3, #1
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	f7f3 fb03 	bl	8000448 <__aeabi_dcmpeq>
 800ce42:	2800      	cmp	r0, #0
 800ce44:	d126      	bne.n	800ce94 <_svfprintf_r+0x1330>
 800ce46:	9b08      	ldr	r3, [sp, #32]
 800ce48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ce4e:	6023      	str	r3, [r4, #0]
 800ce50:	1e7b      	subs	r3, r7, #1
 800ce52:	3201      	adds	r2, #1
 800ce54:	185b      	adds	r3, r3, r1
 800ce56:	6065      	str	r5, [r4, #4]
 800ce58:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce5a:	922d      	str	r2, [sp, #180]	; 0xb4
 800ce5c:	3408      	adds	r4, #8
 800ce5e:	2a07      	cmp	r2, #7
 800ce60:	dd07      	ble.n	800ce72 <_svfprintf_r+0x130e>
 800ce62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce64:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce66:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce68:	f002 ff92 	bl	800fd90 <__ssprint_r>
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	d158      	bne.n	800cf22 <_svfprintf_r+0x13be>
 800ce70:	ac2f      	add	r4, sp, #188	; 0xbc
 800ce72:	ab28      	add	r3, sp, #160	; 0xa0
 800ce74:	6023      	str	r3, [r4, #0]
 800ce76:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ce78:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ce7a:	6063      	str	r3, [r4, #4]
 800ce7c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ce7e:	189b      	adds	r3, r3, r2
 800ce80:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce82:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce84:	3301      	adds	r3, #1
 800ce86:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce88:	2b07      	cmp	r3, #7
 800ce8a:	dd00      	ble.n	800ce8e <_svfprintf_r+0x132a>
 800ce8c:	e638      	b.n	800cb00 <_svfprintf_r+0xf9c>
 800ce8e:	3408      	adds	r4, #8
 800ce90:	0027      	movs	r7, r4
 800ce92:	e595      	b.n	800c9c0 <_svfprintf_r+0xe5c>
 800ce94:	2710      	movs	r7, #16
 800ce96:	2d00      	cmp	r5, #0
 800ce98:	ddeb      	ble.n	800ce72 <_svfprintf_r+0x130e>
 800ce9a:	0021      	movs	r1, r4
 800ce9c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce9e:	4850      	ldr	r0, [pc, #320]	; (800cfe0 <_svfprintf_r+0x147c>)
 800cea0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cea2:	3301      	adds	r3, #1
 800cea4:	3108      	adds	r1, #8
 800cea6:	6020      	str	r0, [r4, #0]
 800cea8:	2d10      	cmp	r5, #16
 800ceaa:	dc07      	bgt.n	800cebc <_svfprintf_r+0x1358>
 800ceac:	6065      	str	r5, [r4, #4]
 800ceae:	000c      	movs	r4, r1
 800ceb0:	18ad      	adds	r5, r5, r2
 800ceb2:	952e      	str	r5, [sp, #184]	; 0xb8
 800ceb4:	932d      	str	r3, [sp, #180]	; 0xb4
 800ceb6:	2b07      	cmp	r3, #7
 800ceb8:	dddb      	ble.n	800ce72 <_svfprintf_r+0x130e>
 800ceba:	e7d2      	b.n	800ce62 <_svfprintf_r+0x12fe>
 800cebc:	3210      	adds	r2, #16
 800cebe:	6067      	str	r7, [r4, #4]
 800cec0:	922e      	str	r2, [sp, #184]	; 0xb8
 800cec2:	932d      	str	r3, [sp, #180]	; 0xb4
 800cec4:	2b07      	cmp	r3, #7
 800cec6:	dd07      	ble.n	800ced8 <_svfprintf_r+0x1374>
 800cec8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ceca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cecc:	aa2c      	add	r2, sp, #176	; 0xb0
 800cece:	f002 ff5f 	bl	800fd90 <__ssprint_r>
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d125      	bne.n	800cf22 <_svfprintf_r+0x13be>
 800ced6:	a92f      	add	r1, sp, #188	; 0xbc
 800ced8:	000c      	movs	r4, r1
 800ceda:	3d10      	subs	r5, #16
 800cedc:	e7dd      	b.n	800ce9a <_svfprintf_r+0x1336>
 800cede:	9808      	ldr	r0, [sp, #32]
 800cee0:	912e      	str	r1, [sp, #184]	; 0xb8
 800cee2:	c705      	stmia	r7!, {r0, r2}
 800cee4:	932d      	str	r3, [sp, #180]	; 0xb4
 800cee6:	e7e6      	b.n	800ceb6 <_svfprintf_r+0x1352>
 800cee8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ceea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ceec:	2510      	movs	r5, #16
 800ceee:	1a9c      	subs	r4, r3, r2
 800cef0:	2c00      	cmp	r4, #0
 800cef2:	dc00      	bgt.n	800cef6 <_svfprintf_r+0x1392>
 800cef4:	e567      	b.n	800c9c6 <_svfprintf_r+0xe62>
 800cef6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cef8:	493a      	ldr	r1, [pc, #232]	; (800cfe4 <_svfprintf_r+0x1480>)
 800cefa:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cefc:	3301      	adds	r3, #1
 800cefe:	6039      	str	r1, [r7, #0]
 800cf00:	2c10      	cmp	r4, #16
 800cf02:	dc19      	bgt.n	800cf38 <_svfprintf_r+0x13d4>
 800cf04:	607c      	str	r4, [r7, #4]
 800cf06:	18a4      	adds	r4, r4, r2
 800cf08:	942e      	str	r4, [sp, #184]	; 0xb8
 800cf0a:	932d      	str	r3, [sp, #180]	; 0xb4
 800cf0c:	2b07      	cmp	r3, #7
 800cf0e:	dc00      	bgt.n	800cf12 <_svfprintf_r+0x13ae>
 800cf10:	e559      	b.n	800c9c6 <_svfprintf_r+0xe62>
 800cf12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf14:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf16:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf18:	f002 ff3a 	bl	800fd90 <__ssprint_r>
 800cf1c:	2800      	cmp	r0, #0
 800cf1e:	d100      	bne.n	800cf22 <_svfprintf_r+0x13be>
 800cf20:	e551      	b.n	800c9c6 <_svfprintf_r+0xe62>
 800cf22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d101      	bne.n	800cf2c <_svfprintf_r+0x13c8>
 800cf28:	f7ff f845 	bl	800bfb6 <_svfprintf_r+0x452>
 800cf2c:	0019      	movs	r1, r3
 800cf2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf30:	f7fd fd80 	bl	800aa34 <_free_r>
 800cf34:	f7ff f83f 	bl	800bfb6 <_svfprintf_r+0x452>
 800cf38:	3210      	adds	r2, #16
 800cf3a:	607d      	str	r5, [r7, #4]
 800cf3c:	922e      	str	r2, [sp, #184]	; 0xb8
 800cf3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800cf40:	3708      	adds	r7, #8
 800cf42:	2b07      	cmp	r3, #7
 800cf44:	dd07      	ble.n	800cf56 <_svfprintf_r+0x13f2>
 800cf46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf48:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf4a:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf4c:	f002 ff20 	bl	800fd90 <__ssprint_r>
 800cf50:	2800      	cmp	r0, #0
 800cf52:	d1e6      	bne.n	800cf22 <_svfprintf_r+0x13be>
 800cf54:	af2f      	add	r7, sp, #188	; 0xbc
 800cf56:	3c10      	subs	r4, #16
 800cf58:	e7cd      	b.n	800cef6 <_svfprintf_r+0x1392>
 800cf5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cf5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf5e:	f7fd fd69 	bl	800aa34 <_free_r>
 800cf62:	e549      	b.n	800c9f8 <_svfprintf_r+0xe94>
 800cf64:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d101      	bne.n	800cf6e <_svfprintf_r+0x140a>
 800cf6a:	f7ff f824 	bl	800bfb6 <_svfprintf_r+0x452>
 800cf6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf70:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf72:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf74:	f002 ff0c 	bl	800fd90 <__ssprint_r>
 800cf78:	f7ff f81d 	bl	800bfb6 <_svfprintf_r+0x452>
 800cf7c:	0034      	movs	r4, r6
 800cf7e:	2a00      	cmp	r2, #0
 800cf80:	d101      	bne.n	800cf86 <_svfprintf_r+0x1422>
 800cf82:	f7fe ff8c 	bl	800be9e <_svfprintf_r+0x33a>
 800cf86:	2b01      	cmp	r3, #1
 800cf88:	d101      	bne.n	800cf8e <_svfprintf_r+0x142a>
 800cf8a:	f7ff fc01 	bl	800c790 <_svfprintf_r+0xc2c>
 800cf8e:	2b02      	cmp	r3, #2
 800cf90:	d100      	bne.n	800cf94 <_svfprintf_r+0x1430>
 800cf92:	e459      	b.n	800c848 <_svfprintf_r+0xce4>
 800cf94:	2507      	movs	r5, #7
 800cf96:	ab58      	add	r3, sp, #352	; 0x160
 800cf98:	9308      	str	r3, [sp, #32]
 800cf9a:	9a08      	ldr	r2, [sp, #32]
 800cf9c:	0013      	movs	r3, r2
 800cf9e:	3b01      	subs	r3, #1
 800cfa0:	9308      	str	r3, [sp, #32]
 800cfa2:	9b06      	ldr	r3, [sp, #24]
 800cfa4:	9908      	ldr	r1, [sp, #32]
 800cfa6:	402b      	ands	r3, r5
 800cfa8:	3330      	adds	r3, #48	; 0x30
 800cfaa:	700b      	strb	r3, [r1, #0]
 800cfac:	9907      	ldr	r1, [sp, #28]
 800cfae:	074e      	lsls	r6, r1, #29
 800cfb0:	9906      	ldr	r1, [sp, #24]
 800cfb2:	08c8      	lsrs	r0, r1, #3
 800cfb4:	9907      	ldr	r1, [sp, #28]
 800cfb6:	4306      	orrs	r6, r0
 800cfb8:	08c9      	lsrs	r1, r1, #3
 800cfba:	9107      	str	r1, [sp, #28]
 800cfbc:	0031      	movs	r1, r6
 800cfbe:	9807      	ldr	r0, [sp, #28]
 800cfc0:	9606      	str	r6, [sp, #24]
 800cfc2:	4301      	orrs	r1, r0
 800cfc4:	d1e9      	bne.n	800cf9a <_svfprintf_r+0x1436>
 800cfc6:	07e1      	lsls	r1, r4, #31
 800cfc8:	d400      	bmi.n	800cfcc <_svfprintf_r+0x1468>
 800cfca:	e42a      	b.n	800c822 <_svfprintf_r+0xcbe>
 800cfcc:	2b30      	cmp	r3, #48	; 0x30
 800cfce:	d100      	bne.n	800cfd2 <_svfprintf_r+0x146e>
 800cfd0:	e427      	b.n	800c822 <_svfprintf_r+0xcbe>
 800cfd2:	2130      	movs	r1, #48	; 0x30
 800cfd4:	9b08      	ldr	r3, [sp, #32]
 800cfd6:	3b01      	subs	r3, #1
 800cfd8:	7019      	strb	r1, [r3, #0]
 800cfda:	1e93      	subs	r3, r2, #2
 800cfdc:	9308      	str	r3, [sp, #32]
 800cfde:	e420      	b.n	800c822 <_svfprintf_r+0xcbe>
 800cfe0:	08012e50 	.word	0x08012e50
 800cfe4:	08012e40 	.word	0x08012e40

0800cfe8 <__ssvfscanf_r>:
 800cfe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfea:	4ca7      	ldr	r4, [pc, #668]	; (800d288 <__ssvfscanf_r+0x2a0>)
 800cfec:	44a5      	add	sp, r4
 800cfee:	af02      	add	r7, sp, #8
 800cff0:	633b      	str	r3, [r7, #48]	; 0x30
 800cff2:	000b      	movs	r3, r1
 800cff4:	6378      	str	r0, [r7, #52]	; 0x34
 800cff6:	6479      	str	r1, [r7, #68]	; 0x44
 800cff8:	61ba      	str	r2, [r7, #24]
 800cffa:	220c      	movs	r2, #12
 800cffc:	5e9a      	ldrsh	r2, [r3, r2]
 800cffe:	2380      	movs	r3, #128	; 0x80
 800d000:	019b      	lsls	r3, r3, #6
 800d002:	421a      	tst	r2, r3
 800d004:	d105      	bne.n	800d012 <__ssvfscanf_r+0x2a>
 800d006:	4313      	orrs	r3, r2
 800d008:	818b      	strh	r3, [r1, #12]
 800d00a:	4aa0      	ldr	r2, [pc, #640]	; (800d28c <__ssvfscanf_r+0x2a4>)
 800d00c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d00e:	4013      	ands	r3, r2
 800d010:	664b      	str	r3, [r1, #100]	; 0x64
 800d012:	2300      	movs	r3, #0
 800d014:	617b      	str	r3, [r7, #20]
 800d016:	643b      	str	r3, [r7, #64]	; 0x40
 800d018:	62bb      	str	r3, [r7, #40]	; 0x28
 800d01a:	627b      	str	r3, [r7, #36]	; 0x24
 800d01c:	63bb      	str	r3, [r7, #56]	; 0x38
 800d01e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	69ba      	ldr	r2, [r7, #24]
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	3201      	adds	r2, #1
 800d028:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d02a:	61ba      	str	r2, [r7, #24]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d100      	bne.n	800d032 <__ssvfscanf_r+0x4a>
 800d030:	e0d7      	b.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d032:	2608      	movs	r6, #8
 800d034:	2108      	movs	r1, #8
 800d036:	4a96      	ldr	r2, [pc, #600]	; (800d290 <__ssvfscanf_r+0x2a8>)
 800d038:	5cd2      	ldrb	r2, [r2, r3]
 800d03a:	4016      	ands	r6, r2
 800d03c:	420a      	tst	r2, r1
 800d03e:	d01d      	beq.n	800d07c <__ssvfscanf_r+0x94>
 800d040:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	2b00      	cmp	r3, #0
 800d046:	dd12      	ble.n	800d06e <__ssvfscanf_r+0x86>
 800d048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d04a:	4991      	ldr	r1, [pc, #580]	; (800d290 <__ssvfscanf_r+0x2a8>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	781a      	ldrb	r2, [r3, #0]
 800d050:	5c8a      	ldrb	r2, [r1, r2]
 800d052:	2108      	movs	r1, #8
 800d054:	420a      	tst	r2, r1
 800d056:	d0e3      	beq.n	800d020 <__ssvfscanf_r+0x38>
 800d058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d05a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d05c:	3201      	adds	r2, #1
 800d05e:	63ba      	str	r2, [r7, #56]	; 0x38
 800d060:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d062:	3301      	adds	r3, #1
 800d064:	6852      	ldr	r2, [r2, #4]
 800d066:	600b      	str	r3, [r1, #0]
 800d068:	3a01      	subs	r2, #1
 800d06a:	604a      	str	r2, [r1, #4]
 800d06c:	e7e8      	b.n	800d040 <__ssvfscanf_r+0x58>
 800d06e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d070:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d072:	f002 ff4d 	bl	800ff10 <__ssrefill_r>
 800d076:	2800      	cmp	r0, #0
 800d078:	d0e6      	beq.n	800d048 <__ssvfscanf_r+0x60>
 800d07a:	e7d1      	b.n	800d020 <__ssvfscanf_r+0x38>
 800d07c:	2b25      	cmp	r3, #37	; 0x25
 800d07e:	d165      	bne.n	800d14c <__ssvfscanf_r+0x164>
 800d080:	250a      	movs	r5, #10
 800d082:	2480      	movs	r4, #128	; 0x80
 800d084:	69ba      	ldr	r2, [r7, #24]
 800d086:	63fe      	str	r6, [r7, #60]	; 0x3c
 800d088:	3b16      	subs	r3, #22
 800d08a:	69b9      	ldr	r1, [r7, #24]
 800d08c:	3101      	adds	r1, #1
 800d08e:	61b9      	str	r1, [r7, #24]
 800d090:	7811      	ldrb	r1, [r2, #0]
 800d092:	0008      	movs	r0, r1
 800d094:	3825      	subs	r0, #37	; 0x25
 800d096:	2855      	cmp	r0, #85	; 0x55
 800d098:	d900      	bls.n	800d09c <__ssvfscanf_r+0xb4>
 800d09a:	e170      	b.n	800d37e <__ssvfscanf_r+0x396>
 800d09c:	f7f3 f844 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d0a0:	016f0056 	.word	0x016f0056
 800d0a4:	016f016f 	.word	0x016f016f
 800d0a8:	0081016f 	.word	0x0081016f
 800d0ac:	016f016f 	.word	0x016f016f
 800d0b0:	016f016f 	.word	0x016f016f
 800d0b4:	00b8016f 	.word	0x00b8016f
 800d0b8:	00b800b8 	.word	0x00b800b8
 800d0bc:	00b800b8 	.word	0x00b800b8
 800d0c0:	00b800b8 	.word	0x00b800b8
 800d0c4:	00b800b8 	.word	0x00b800b8
 800d0c8:	016f00b8 	.word	0x016f00b8
 800d0cc:	016f016f 	.word	0x016f016f
 800d0d0:	016f016f 	.word	0x016f016f
 800d0d4:	016f016f 	.word	0x016f016f
 800d0d8:	016f00d8 	.word	0x016f00d8
 800d0dc:	00c1010a 	.word	0x00c1010a
 800d0e0:	00d800d8 	.word	0x00d800d8
 800d0e4:	016f00d8 	.word	0x016f00d8
 800d0e8:	016f016f 	.word	0x016f016f
 800d0ec:	009f016f 	.word	0x009f016f
 800d0f0:	016f016f 	.word	0x016f016f
 800d0f4:	016f00c9 	.word	0x016f00c9
 800d0f8:	016f016f 	.word	0x016f016f
 800d0fc:	016f00f0 	.word	0x016f00f0
 800d100:	016f016f 	.word	0x016f016f
 800d104:	00d1016f 	.word	0x00d1016f
 800d108:	016f016f 	.word	0x016f016f
 800d10c:	016f00fe 	.word	0x016f00fe
 800d110:	016f016f 	.word	0x016f016f
 800d114:	016f016f 	.word	0x016f016f
 800d118:	016f00d8 	.word	0x016f00d8
 800d11c:	00c3010c 	.word	0x00c3010c
 800d120:	00d800d8 	.word	0x00d800d8
 800d124:	009400d8 	.word	0x009400d8
 800d128:	009f012f 	.word	0x009f012f
 800d12c:	0088016f 	.word	0x0088016f
 800d130:	011200a9 	.word	0x011200a9
 800d134:	011000cb 	.word	0x011000cb
 800d138:	016f016f 	.word	0x016f016f
 800d13c:	00a600f2 	.word	0x00a600f2
 800d140:	016f00cf 	.word	0x016f00cf
 800d144:	00d1016f 	.word	0x00d1016f
 800d148:	00a6016f 	.word	0x00a6016f
 800d14c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	2b00      	cmp	r3, #0
 800d152:	dd12      	ble.n	800d17a <__ssvfscanf_r+0x192>
 800d154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d156:	69ba      	ldr	r2, [r7, #24]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	3a01      	subs	r2, #1
 800d15c:	7819      	ldrb	r1, [r3, #0]
 800d15e:	7812      	ldrb	r2, [r2, #0]
 800d160:	4291      	cmp	r1, r2
 800d162:	d13e      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d164:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d166:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d168:	6852      	ldr	r2, [r2, #4]
 800d16a:	3301      	adds	r3, #1
 800d16c:	600b      	str	r3, [r1, #0]
 800d16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d170:	3a01      	subs	r2, #1
 800d172:	604a      	str	r2, [r1, #4]
 800d174:	3301      	adds	r3, #1
 800d176:	63bb      	str	r3, [r7, #56]	; 0x38
 800d178:	e752      	b.n	800d020 <__ssvfscanf_r+0x38>
 800d17a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d17c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d17e:	f002 fec7 	bl	800ff10 <__ssrefill_r>
 800d182:	2800      	cmp	r0, #0
 800d184:	d0e6      	beq.n	800d154 <__ssvfscanf_r+0x16c>
 800d186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d003      	beq.n	800d194 <__ssvfscanf_r+0x1ac>
 800d18c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d18e:	899b      	ldrh	r3, [r3, #12]
 800d190:	065b      	lsls	r3, r3, #25
 800d192:	d526      	bpl.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d196:	2b00      	cmp	r3, #0
 800d198:	d000      	beq.n	800d19c <__ssvfscanf_r+0x1b4>
 800d19a:	e0f6      	b.n	800d38a <__ssvfscanf_r+0x3a2>
 800d19c:	3b01      	subs	r3, #1
 800d19e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d1a0:	e104      	b.n	800d3ac <__ssvfscanf_r+0x3c4>
 800d1a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d1a4:	4332      	orrs	r2, r6
 800d1a6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d1a8:	d11b      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d1aa:	2610      	movs	r6, #16
 800d1ac:	69ba      	ldr	r2, [r7, #24]
 800d1ae:	e76c      	b.n	800d08a <__ssvfscanf_r+0xa2>
 800d1b0:	421e      	tst	r6, r3
 800d1b2:	d116      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d1b4:	7851      	ldrb	r1, [r2, #1]
 800d1b6:	296c      	cmp	r1, #108	; 0x6c
 800d1b8:	d103      	bne.n	800d1c2 <__ssvfscanf_r+0x1da>
 800d1ba:	3202      	adds	r2, #2
 800d1bc:	61ba      	str	r2, [r7, #24]
 800d1be:	2202      	movs	r2, #2
 800d1c0:	e000      	b.n	800d1c4 <__ssvfscanf_r+0x1dc>
 800d1c2:	2201      	movs	r2, #1
 800d1c4:	4316      	orrs	r6, r2
 800d1c6:	e7f1      	b.n	800d1ac <__ssvfscanf_r+0x1c4>
 800d1c8:	421e      	tst	r6, r3
 800d1ca:	d10a      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d1cc:	7851      	ldrb	r1, [r2, #1]
 800d1ce:	2968      	cmp	r1, #104	; 0x68
 800d1d0:	d103      	bne.n	800d1da <__ssvfscanf_r+0x1f2>
 800d1d2:	3202      	adds	r2, #2
 800d1d4:	61ba      	str	r2, [r7, #24]
 800d1d6:	2208      	movs	r2, #8
 800d1d8:	e7f4      	b.n	800d1c4 <__ssvfscanf_r+0x1dc>
 800d1da:	2204      	movs	r2, #4
 800d1dc:	e7f2      	b.n	800d1c4 <__ssvfscanf_r+0x1dc>
 800d1de:	421e      	tst	r6, r3
 800d1e0:	d0ed      	beq.n	800d1be <__ssvfscanf_r+0x1d6>
 800d1e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d000      	beq.n	800d1ea <__ssvfscanf_r+0x202>
 800d1e8:	e0da      	b.n	800d3a0 <__ssvfscanf_r+0x3b8>
 800d1ea:	e0df      	b.n	800d3ac <__ssvfscanf_r+0x3c4>
 800d1ec:	421e      	tst	r6, r3
 800d1ee:	d0dd      	beq.n	800d1ac <__ssvfscanf_r+0x1c4>
 800d1f0:	e7f7      	b.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d1f2:	228f      	movs	r2, #143	; 0x8f
 800d1f4:	218f      	movs	r1, #143	; 0x8f
 800d1f6:	4032      	ands	r2, r6
 800d1f8:	420e      	tst	r6, r1
 800d1fa:	d1f2      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d1fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d1fe:	2900      	cmp	r1, #0
 800d200:	d104      	bne.n	800d20c <__ssvfscanf_r+0x224>
 800d202:	b082      	sub	sp, #8
 800d204:	a902      	add	r1, sp, #8
 800d206:	6439      	str	r1, [r7, #64]	; 0x40
 800d208:	600a      	str	r2, [r1, #0]
 800d20a:	604a      	str	r2, [r1, #4]
 800d20c:	4326      	orrs	r6, r4
 800d20e:	e7cd      	b.n	800d1ac <__ssvfscanf_r+0x1c4>
 800d210:	228f      	movs	r2, #143	; 0x8f
 800d212:	4216      	tst	r6, r2
 800d214:	d1e5      	bne.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d216:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d218:	436a      	muls	r2, r5
 800d21a:	3a30      	subs	r2, #48	; 0x30
 800d21c:	188a      	adds	r2, r1, r2
 800d21e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d220:	e7c4      	b.n	800d1ac <__ssvfscanf_r+0x1c4>
 800d222:	2301      	movs	r3, #1
 800d224:	431e      	orrs	r6, r3
 800d226:	4b1b      	ldr	r3, [pc, #108]	; (800d294 <__ssvfscanf_r+0x2ac>)
 800d228:	617b      	str	r3, [r7, #20]
 800d22a:	230a      	movs	r3, #10
 800d22c:	2403      	movs	r4, #3
 800d22e:	627b      	str	r3, [r7, #36]	; 0x24
 800d230:	e00f      	b.n	800d252 <__ssvfscanf_r+0x26a>
 800d232:	2301      	movs	r3, #1
 800d234:	431e      	orrs	r6, r3
 800d236:	4b18      	ldr	r3, [pc, #96]	; (800d298 <__ssvfscanf_r+0x2b0>)
 800d238:	617b      	str	r3, [r7, #20]
 800d23a:	2308      	movs	r3, #8
 800d23c:	e7f6      	b.n	800d22c <__ssvfscanf_r+0x244>
 800d23e:	4b16      	ldr	r3, [pc, #88]	; (800d298 <__ssvfscanf_r+0x2b0>)
 800d240:	e7f2      	b.n	800d228 <__ssvfscanf_r+0x240>
 800d242:	2380      	movs	r3, #128	; 0x80
 800d244:	009b      	lsls	r3, r3, #2
 800d246:	431e      	orrs	r6, r3
 800d248:	4b13      	ldr	r3, [pc, #76]	; (800d298 <__ssvfscanf_r+0x2b0>)
 800d24a:	617b      	str	r3, [r7, #20]
 800d24c:	2310      	movs	r3, #16
 800d24e:	e7ed      	b.n	800d22c <__ssvfscanf_r+0x244>
 800d250:	2404      	movs	r4, #4
 800d252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d254:	685b      	ldr	r3, [r3, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	dd55      	ble.n	800d306 <__ssvfscanf_r+0x31e>
 800d25a:	0673      	lsls	r3, r6, #25
 800d25c:	d407      	bmi.n	800d26e <__ssvfscanf_r+0x286>
 800d25e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d260:	490b      	ldr	r1, [pc, #44]	; (800d290 <__ssvfscanf_r+0x2a8>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	781a      	ldrb	r2, [r3, #0]
 800d266:	5c8a      	ldrb	r2, [r1, r2]
 800d268:	2108      	movs	r1, #8
 800d26a:	420a      	tst	r2, r1
 800d26c:	d152      	bne.n	800d314 <__ssvfscanf_r+0x32c>
 800d26e:	1e60      	subs	r0, r4, #1
 800d270:	2803      	cmp	r0, #3
 800d272:	d863      	bhi.n	800d33c <__ssvfscanf_r+0x354>
 800d274:	f7f2 ff58 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d278:	03bd01da 	.word	0x03bd01da
 800d27c:	068a0579 	.word	0x068a0579
 800d280:	2301      	movs	r3, #1
 800d282:	431e      	orrs	r6, r3
 800d284:	2402      	movs	r4, #2
 800d286:	e7e4      	b.n	800d252 <__ssvfscanf_r+0x26a>
 800d288:	fffffd34 	.word	0xfffffd34
 800d28c:	ffffdfff 	.word	0xffffdfff
 800d290:	08012b39 	.word	0x08012b39
 800d294:	0800a439 	.word	0x0800a439
 800d298:	0800fa41 	.word	0x0800fa41
 800d29c:	2248      	movs	r2, #72	; 0x48
 800d29e:	2318      	movs	r3, #24
 800d2a0:	189b      	adds	r3, r3, r2
 800d2a2:	19d8      	adds	r0, r3, r7
 800d2a4:	69b9      	ldr	r1, [r7, #24]
 800d2a6:	f001 f9d7 	bl	800e658 <__sccl>
 800d2aa:	2340      	movs	r3, #64	; 0x40
 800d2ac:	2401      	movs	r4, #1
 800d2ae:	61b8      	str	r0, [r7, #24]
 800d2b0:	431e      	orrs	r6, r3
 800d2b2:	e7ce      	b.n	800d252 <__ssvfscanf_r+0x26a>
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	431e      	orrs	r6, r3
 800d2b8:	2340      	movs	r3, #64	; 0x40
 800d2ba:	2400      	movs	r4, #0
 800d2bc:	431e      	orrs	r6, r3
 800d2be:	e7c8      	b.n	800d252 <__ssvfscanf_r+0x26a>
 800d2c0:	2388      	movs	r3, #136	; 0x88
 800d2c2:	e7bf      	b.n	800d244 <__ssvfscanf_r+0x25c>
 800d2c4:	06f3      	lsls	r3, r6, #27
 800d2c6:	d500      	bpl.n	800d2ca <__ssvfscanf_r+0x2e2>
 800d2c8:	e6aa      	b.n	800d020 <__ssvfscanf_r+0x38>
 800d2ca:	2108      	movs	r1, #8
 800d2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ce:	cb04      	ldmia	r3!, {r2}
 800d2d0:	420e      	tst	r6, r1
 800d2d2:	d003      	beq.n	800d2dc <__ssvfscanf_r+0x2f4>
 800d2d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d2d6:	7011      	strb	r1, [r2, #0]
 800d2d8:	633b      	str	r3, [r7, #48]	; 0x30
 800d2da:	e6a1      	b.n	800d020 <__ssvfscanf_r+0x38>
 800d2dc:	0771      	lsls	r1, r6, #29
 800d2de:	d502      	bpl.n	800d2e6 <__ssvfscanf_r+0x2fe>
 800d2e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d2e2:	8011      	strh	r1, [r2, #0]
 800d2e4:	e7f8      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d2e6:	07f1      	lsls	r1, r6, #31
 800d2e8:	d502      	bpl.n	800d2f0 <__ssvfscanf_r+0x308>
 800d2ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d2ec:	6011      	str	r1, [r2, #0]
 800d2ee:	e7f3      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d2f0:	07b6      	lsls	r6, r6, #30
 800d2f2:	d5fa      	bpl.n	800d2ea <__ssvfscanf_r+0x302>
 800d2f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d2f6:	6011      	str	r1, [r2, #0]
 800d2f8:	17c9      	asrs	r1, r1, #31
 800d2fa:	6051      	str	r1, [r2, #4]
 800d2fc:	e7ec      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d2fe:	4ba2      	ldr	r3, [pc, #648]	; (800d588 <__ssvfscanf_r+0x5a0>)
 800d300:	617b      	str	r3, [r7, #20]
 800d302:	2300      	movs	r3, #0
 800d304:	e792      	b.n	800d22c <__ssvfscanf_r+0x244>
 800d306:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d308:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d30a:	f002 fe01 	bl	800ff10 <__ssrefill_r>
 800d30e:	2800      	cmp	r0, #0
 800d310:	d0a3      	beq.n	800d25a <__ssvfscanf_r+0x272>
 800d312:	e738      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d314:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d316:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d318:	3201      	adds	r2, #1
 800d31a:	63ba      	str	r2, [r7, #56]	; 0x38
 800d31c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d31e:	6852      	ldr	r2, [r2, #4]
 800d320:	3a01      	subs	r2, #1
 800d322:	604a      	str	r2, [r1, #4]
 800d324:	2a00      	cmp	r2, #0
 800d326:	dd02      	ble.n	800d32e <__ssvfscanf_r+0x346>
 800d328:	3301      	adds	r3, #1
 800d32a:	600b      	str	r3, [r1, #0]
 800d32c:	e797      	b.n	800d25e <__ssvfscanf_r+0x276>
 800d32e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d330:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d332:	f002 fded 	bl	800ff10 <__ssrefill_r>
 800d336:	2800      	cmp	r0, #0
 800d338:	d091      	beq.n	800d25e <__ssvfscanf_r+0x276>
 800d33a:	e724      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d33c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d33e:	2301      	movs	r3, #1
 800d340:	2a00      	cmp	r2, #0
 800d342:	d100      	bne.n	800d346 <__ssvfscanf_r+0x35e>
 800d344:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d346:	2210      	movs	r2, #16
 800d348:	0034      	movs	r4, r6
 800d34a:	4032      	ands	r2, r6
 800d34c:	623a      	str	r2, [r7, #32]
 800d34e:	401c      	ands	r4, r3
 800d350:	421e      	tst	r6, r3
 800d352:	d100      	bne.n	800d356 <__ssvfscanf_r+0x36e>
 800d354:	e0f3      	b.n	800d53e <__ssvfscanf_r+0x556>
 800d356:	2a00      	cmp	r2, #0
 800d358:	d000      	beq.n	800d35c <__ssvfscanf_r+0x374>
 800d35a:	e0b6      	b.n	800d4ca <__ssvfscanf_r+0x4e2>
 800d35c:	2080      	movs	r0, #128	; 0x80
 800d35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d360:	cb10      	ldmia	r3!, {r4}
 800d362:	613b      	str	r3, [r7, #16]
 800d364:	4206      	tst	r6, r0
 800d366:	d100      	bne.n	800d36a <__ssvfscanf_r+0x382>
 800d368:	e0b7      	b.n	800d4da <__ssvfscanf_r+0x4f2>
 800d36a:	2c00      	cmp	r4, #0
 800d36c:	d007      	beq.n	800d37e <__ssvfscanf_r+0x396>
 800d36e:	f7fb ff6d 	bl	800924c <malloc>
 800d372:	6338      	str	r0, [r7, #48]	; 0x30
 800d374:	2800      	cmp	r0, #0
 800d376:	d11f      	bne.n	800d3b8 <__ssvfscanf_r+0x3d0>
 800d378:	2301      	movs	r3, #1
 800d37a:	425b      	negs	r3, r3
 800d37c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d37e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d380:	2b00      	cmp	r3, #0
 800d382:	d013      	beq.n	800d3ac <__ssvfscanf_r+0x3c4>
 800d384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d386:	3301      	adds	r3, #1
 800d388:	d10a      	bne.n	800d3a0 <__ssvfscanf_r+0x3b8>
 800d38a:	2400      	movs	r4, #0
 800d38c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d38e:	681d      	ldr	r5, [r3, #0]
 800d390:	88db      	ldrh	r3, [r3, #6]
 800d392:	42a3      	cmp	r3, r4
 800d394:	dd01      	ble.n	800d39a <__ssvfscanf_r+0x3b2>
 800d396:	f001 f82a 	bl	800e3ee <__ssvfscanf_r+0x1406>
 800d39a:	2301      	movs	r3, #1
 800d39c:	425b      	negs	r3, r3
 800d39e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3a2:	6818      	ldr	r0, [r3, #0]
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d001      	beq.n	800d3ac <__ssvfscanf_r+0x3c4>
 800d3a8:	f7fb ff5a 	bl	8009260 <free>
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3b0:	23b1      	movs	r3, #177	; 0xb1
 800d3b2:	009b      	lsls	r3, r3, #2
 800d3b4:	449d      	add	sp, r3
 800d3b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3ba:	6023      	str	r3, [r4, #0]
 800d3bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3be:	88de      	ldrh	r6, [r3, #6]
 800d3c0:	889d      	ldrh	r5, [r3, #4]
 800d3c2:	42ae      	cmp	r6, r5
 800d3c4:	d30e      	bcc.n	800d3e4 <__ssvfscanf_r+0x3fc>
 800d3c6:	4b71      	ldr	r3, [pc, #452]	; (800d58c <__ssvfscanf_r+0x5a4>)
 800d3c8:	429d      	cmp	r5, r3
 800d3ca:	d8d5      	bhi.n	800d378 <__ssvfscanf_r+0x390>
 800d3cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3ce:	3508      	adds	r5, #8
 800d3d0:	b2ad      	uxth	r5, r5
 800d3d2:	6818      	ldr	r0, [r3, #0]
 800d3d4:	00a9      	lsls	r1, r5, #2
 800d3d6:	f002 f901 	bl	800f5dc <realloc>
 800d3da:	2800      	cmp	r0, #0
 800d3dc:	d0cc      	beq.n	800d378 <__ssvfscanf_r+0x390>
 800d3de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3e0:	6018      	str	r0, [r3, #0]
 800d3e2:	809d      	strh	r5, [r3, #4]
 800d3e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3e6:	1c72      	adds	r2, r6, #1
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	00b6      	lsls	r6, r6, #2
 800d3ec:	50f4      	str	r4, [r6, r3]
 800d3ee:	2320      	movs	r3, #32
 800d3f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d3f2:	0026      	movs	r6, r4
 800d3f4:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800d3f6:	80ca      	strh	r2, [r1, #6]
 800d3f8:	61fb      	str	r3, [r7, #28]
 800d3fa:	2500      	movs	r5, #0
 800d3fc:	f7fd f9fe 	bl	800a7fc <__locale_mb_cur_max>
 800d400:	42a8      	cmp	r0, r5
 800d402:	d100      	bne.n	800d406 <__ssvfscanf_r+0x41e>
 800d404:	e6bf      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d406:	1c6a      	adds	r2, r5, #1
 800d408:	60fa      	str	r2, [r7, #12]
 800d40a:	228c      	movs	r2, #140	; 0x8c
 800d40c:	2048      	movs	r0, #72	; 0x48
 800d40e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d410:	0052      	lsls	r2, r2, #1
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	1812      	adds	r2, r2, r0
 800d416:	7819      	ldrb	r1, [r3, #0]
 800d418:	19d2      	adds	r2, r2, r7
 800d41a:	5551      	strb	r1, [r2, r5]
 800d41c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d41e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d420:	6852      	ldr	r2, [r2, #4]
 800d422:	3301      	adds	r3, #1
 800d424:	600b      	str	r3, [r1, #0]
 800d426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d428:	3a01      	subs	r2, #1
 800d42a:	604a      	str	r2, [r1, #4]
 800d42c:	2b03      	cmp	r3, #3
 800d42e:	d102      	bne.n	800d436 <__ssvfscanf_r+0x44e>
 800d430:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d432:	2b04      	cmp	r3, #4
 800d434:	d007      	beq.n	800d446 <__ssvfscanf_r+0x45e>
 800d436:	2048      	movs	r0, #72	; 0x48
 800d438:	2310      	movs	r3, #16
 800d43a:	181b      	adds	r3, r3, r0
 800d43c:	2208      	movs	r2, #8
 800d43e:	2100      	movs	r1, #0
 800d440:	19d8      	adds	r0, r3, r7
 800d442:	f7fd f997 	bl	800a774 <memset>
 800d446:	2148      	movs	r1, #72	; 0x48
 800d448:	2310      	movs	r3, #16
 800d44a:	228c      	movs	r2, #140	; 0x8c
 800d44c:	185b      	adds	r3, r3, r1
 800d44e:	0052      	lsls	r2, r2, #1
 800d450:	19db      	adds	r3, r3, r7
 800d452:	1852      	adds	r2, r2, r1
 800d454:	9300      	str	r3, [sp, #0]
 800d456:	0021      	movs	r1, r4
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d45c:	19d2      	adds	r2, r2, r7
 800d45e:	f002 fc57 	bl	800fd10 <_mbrtowc_r>
 800d462:	0003      	movs	r3, r0
 800d464:	62b8      	str	r0, [r7, #40]	; 0x28
 800d466:	3301      	adds	r3, #1
 800d468:	d100      	bne.n	800d46c <__ssvfscanf_r+0x484>
 800d46a:	e68c      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d46c:	2800      	cmp	r0, #0
 800d46e:	d139      	bne.n	800d4e4 <__ssvfscanf_r+0x4fc>
 800d470:	6a3b      	ldr	r3, [r7, #32]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d100      	bne.n	800d478 <__ssvfscanf_r+0x490>
 800d476:	6023      	str	r3, [r4, #0]
 800d478:	68fa      	ldr	r2, [r7, #12]
 800d47a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d47c:	4694      	mov	ip, r2
 800d47e:	4463      	add	r3, ip
 800d480:	63bb      	str	r3, [r7, #56]	; 0x38
 800d482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d484:	2b03      	cmp	r3, #3
 800d486:	d102      	bne.n	800d48e <__ssvfscanf_r+0x4a6>
 800d488:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d48a:	2b04      	cmp	r3, #4
 800d48c:	d002      	beq.n	800d494 <__ssvfscanf_r+0x4ac>
 800d48e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d490:	3b01      	subs	r3, #1
 800d492:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d494:	6a3b      	ldr	r3, [r7, #32]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d115      	bne.n	800d4c6 <__ssvfscanf_r+0x4de>
 800d49a:	2e00      	cmp	r6, #0
 800d49c:	d012      	beq.n	800d4c4 <__ssvfscanf_r+0x4dc>
 800d49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a0:	69fa      	ldr	r2, [r7, #28]
 800d4a2:	1ae5      	subs	r5, r4, r3
 800d4a4:	10ab      	asrs	r3, r5, #2
 800d4a6:	4293      	cmp	r3, r2
 800d4a8:	d30c      	bcc.n	800d4c4 <__ssvfscanf_r+0x4dc>
 800d4aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d4ac:	00d1      	lsls	r1, r2, #3
 800d4ae:	f002 f895 	bl	800f5dc <realloc>
 800d4b2:	6338      	str	r0, [r7, #48]	; 0x30
 800d4b4:	2800      	cmp	r0, #0
 800d4b6:	d100      	bne.n	800d4ba <__ssvfscanf_r+0x4d2>
 800d4b8:	e75e      	b.n	800d378 <__ssvfscanf_r+0x390>
 800d4ba:	69fb      	ldr	r3, [r7, #28]
 800d4bc:	1944      	adds	r4, r0, r5
 800d4be:	005b      	lsls	r3, r3, #1
 800d4c0:	6030      	str	r0, [r6, #0]
 800d4c2:	61fb      	str	r3, [r7, #28]
 800d4c4:	3404      	adds	r4, #4
 800d4c6:	2500      	movs	r5, #0
 800d4c8:	e010      	b.n	800d4ec <__ssvfscanf_r+0x504>
 800d4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4cc:	613b      	str	r3, [r7, #16]
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	001e      	movs	r6, r3
 800d4d2:	001c      	movs	r4, r3
 800d4d4:	61fb      	str	r3, [r7, #28]
 800d4d6:	633b      	str	r3, [r7, #48]	; 0x30
 800d4d8:	e78f      	b.n	800d3fa <__ssvfscanf_r+0x412>
 800d4da:	6a3b      	ldr	r3, [r7, #32]
 800d4dc:	001e      	movs	r6, r3
 800d4de:	61fb      	str	r3, [r7, #28]
 800d4e0:	633b      	str	r3, [r7, #48]	; 0x30
 800d4e2:	e78a      	b.n	800d3fa <__ssvfscanf_r+0x412>
 800d4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e6:	68fd      	ldr	r5, [r7, #12]
 800d4e8:	3302      	adds	r3, #2
 800d4ea:	d1c5      	bne.n	800d478 <__ssvfscanf_r+0x490>
 800d4ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d4ee:	685b      	ldr	r3, [r3, #4]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	dc12      	bgt.n	800d51a <__ssvfscanf_r+0x532>
 800d4f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d4f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d4f8:	f002 fd0a 	bl	800ff10 <__ssrefill_r>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	d00c      	beq.n	800d51a <__ssvfscanf_r+0x532>
 800d500:	2d00      	cmp	r5, #0
 800d502:	d000      	beq.n	800d506 <__ssvfscanf_r+0x51e>
 800d504:	e63f      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d506:	2e00      	cmp	r6, #0
 800d508:	d10c      	bne.n	800d524 <__ssvfscanf_r+0x53c>
 800d50a:	6a3b      	ldr	r3, [r7, #32]
 800d50c:	425a      	negs	r2, r3
 800d50e:	4153      	adcs	r3, r2
 800d510:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d512:	18d3      	adds	r3, r2, r3
 800d514:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	e6de      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d51a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d000      	beq.n	800d522 <__ssvfscanf_r+0x53a>
 800d520:	e76c      	b.n	800d3fc <__ssvfscanf_r+0x414>
 800d522:	e7f0      	b.n	800d506 <__ssvfscanf_r+0x51e>
 800d524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d526:	69fa      	ldr	r2, [r7, #28]
 800d528:	1ae1      	subs	r1, r4, r3
 800d52a:	108b      	asrs	r3, r1, #2
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d9ec      	bls.n	800d50a <__ssvfscanf_r+0x522>
 800d530:	6830      	ldr	r0, [r6, #0]
 800d532:	f002 f853 	bl	800f5dc <realloc>
 800d536:	2800      	cmp	r0, #0
 800d538:	d0e7      	beq.n	800d50a <__ssvfscanf_r+0x522>
 800d53a:	6030      	str	r0, [r6, #0]
 800d53c:	e7e5      	b.n	800d50a <__ssvfscanf_r+0x522>
 800d53e:	6a3b      	ldr	r3, [r7, #32]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d025      	beq.n	800d590 <__ssvfscanf_r+0x5a8>
 800d544:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d546:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d54c:	6812      	ldr	r2, [r2, #0]
 800d54e:	4299      	cmp	r1, r3
 800d550:	dd11      	ble.n	800d576 <__ssvfscanf_r+0x58e>
 800d552:	1ac9      	subs	r1, r1, r3
 800d554:	18d2      	adds	r2, r2, r3
 800d556:	18e4      	adds	r4, r4, r3
 800d558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d55a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800d55c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d55e:	0019      	movs	r1, r3
 800d560:	601a      	str	r2, [r3, #0]
 800d562:	f002 fcd5 	bl	800ff10 <__ssrefill_r>
 800d566:	2800      	cmp	r0, #0
 800d568:	d0ec      	beq.n	800d544 <__ssvfscanf_r+0x55c>
 800d56a:	2c00      	cmp	r4, #0
 800d56c:	d100      	bne.n	800d570 <__ssvfscanf_r+0x588>
 800d56e:	e60a      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d572:	191b      	adds	r3, r3, r4
 800d574:	e5ff      	b.n	800d176 <__ssvfscanf_r+0x18e>
 800d576:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d578:	1a5b      	subs	r3, r3, r1
 800d57a:	1864      	adds	r4, r4, r1
 800d57c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d57e:	604b      	str	r3, [r1, #4]
 800d580:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d582:	18d2      	adds	r2, r2, r3
 800d584:	600a      	str	r2, [r1, #0]
 800d586:	e7f3      	b.n	800d570 <__ssvfscanf_r+0x588>
 800d588:	0800a439 	.word	0x0800a439
 800d58c:	0000fff6 	.word	0x0000fff6
 800d590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d592:	0034      	movs	r4, r6
 800d594:	cb20      	ldmia	r3!, {r5}
 800d596:	633b      	str	r3, [r7, #48]	; 0x30
 800d598:	2380      	movs	r3, #128	; 0x80
 800d59a:	401c      	ands	r4, r3
 800d59c:	421e      	tst	r6, r3
 800d59e:	d028      	beq.n	800d5f2 <__ssvfscanf_r+0x60a>
 800d5a0:	2d00      	cmp	r5, #0
 800d5a2:	d100      	bne.n	800d5a6 <__ssvfscanf_r+0x5be>
 800d5a4:	e61d      	b.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d5a6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d5a8:	f7fb fe50 	bl	800924c <malloc>
 800d5ac:	6238      	str	r0, [r7, #32]
 800d5ae:	2800      	cmp	r0, #0
 800d5b0:	d100      	bne.n	800d5b4 <__ssvfscanf_r+0x5cc>
 800d5b2:	e5ef      	b.n	800d194 <__ssvfscanf_r+0x1ac>
 800d5b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5b6:	6028      	str	r0, [r5, #0]
 800d5b8:	88de      	ldrh	r6, [r3, #6]
 800d5ba:	889c      	ldrh	r4, [r3, #4]
 800d5bc:	6818      	ldr	r0, [r3, #0]
 800d5be:	42a6      	cmp	r6, r4
 800d5c0:	d30e      	bcc.n	800d5e0 <__ssvfscanf_r+0x5f8>
 800d5c2:	4bbf      	ldr	r3, [pc, #764]	; (800d8c0 <__ssvfscanf_r+0x8d8>)
 800d5c4:	429c      	cmp	r4, r3
 800d5c6:	d900      	bls.n	800d5ca <__ssvfscanf_r+0x5e2>
 800d5c8:	e6df      	b.n	800d38a <__ssvfscanf_r+0x3a2>
 800d5ca:	3408      	adds	r4, #8
 800d5cc:	b2a4      	uxth	r4, r4
 800d5ce:	00a1      	lsls	r1, r4, #2
 800d5d0:	f002 f804 	bl	800f5dc <realloc>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d100      	bne.n	800d5da <__ssvfscanf_r+0x5f2>
 800d5d8:	e6d7      	b.n	800d38a <__ssvfscanf_r+0x3a2>
 800d5da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5dc:	6018      	str	r0, [r3, #0]
 800d5de:	809c      	strh	r4, [r3, #4]
 800d5e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5e2:	1c72      	adds	r2, r6, #1
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d5e8:	00b6      	lsls	r6, r6, #2
 800d5ea:	002c      	movs	r4, r5
 800d5ec:	50f5      	str	r5, [r6, r3]
 800d5ee:	6a3d      	ldr	r5, [r7, #32]
 800d5f0:	80ca      	strh	r2, [r1, #6]
 800d5f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d5f4:	0029      	movs	r1, r5
 800d5f6:	9300      	str	r3, [sp, #0]
 800d5f8:	2201      	movs	r2, #1
 800d5fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d5fc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d5fe:	f002 fca6 	bl	800ff4e <_sfread_r>
 800d602:	1e05      	subs	r5, r0, #0
 800d604:	d100      	bne.n	800d608 <__ssvfscanf_r+0x620>
 800d606:	e5be      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d608:	2c00      	cmp	r4, #0
 800d60a:	d009      	beq.n	800d620 <__ssvfscanf_r+0x638>
 800d60c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d60e:	4283      	cmp	r3, r0
 800d610:	d906      	bls.n	800d620 <__ssvfscanf_r+0x638>
 800d612:	0001      	movs	r1, r0
 800d614:	6820      	ldr	r0, [r4, #0]
 800d616:	f001 ffe1 	bl	800f5dc <realloc>
 800d61a:	2800      	cmp	r0, #0
 800d61c:	d000      	beq.n	800d620 <__ssvfscanf_r+0x638>
 800d61e:	6020      	str	r0, [r4, #0]
 800d620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d622:	195b      	adds	r3, r3, r5
 800d624:	63bb      	str	r3, [r7, #56]	; 0x38
 800d626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d628:	3301      	adds	r3, #1
 800d62a:	e4f8      	b.n	800d01e <__ssvfscanf_r+0x36>
 800d62c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d101      	bne.n	800d636 <__ssvfscanf_r+0x64e>
 800d632:	3b01      	subs	r3, #1
 800d634:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d636:	2210      	movs	r2, #16
 800d638:	2301      	movs	r3, #1
 800d63a:	0034      	movs	r4, r6
 800d63c:	4032      	ands	r2, r6
 800d63e:	401c      	ands	r4, r3
 800d640:	623a      	str	r2, [r7, #32]
 800d642:	421e      	tst	r6, r3
 800d644:	d100      	bne.n	800d648 <__ssvfscanf_r+0x660>
 800d646:	e116      	b.n	800d876 <__ssvfscanf_r+0x88e>
 800d648:	2a00      	cmp	r2, #0
 800d64a:	d000      	beq.n	800d64e <__ssvfscanf_r+0x666>
 800d64c:	e0b0      	b.n	800d7b0 <__ssvfscanf_r+0x7c8>
 800d64e:	2080      	movs	r0, #128	; 0x80
 800d650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d652:	cb10      	ldmia	r3!, {r4}
 800d654:	60fb      	str	r3, [r7, #12]
 800d656:	4206      	tst	r6, r0
 800d658:	d100      	bne.n	800d65c <__ssvfscanf_r+0x674>
 800d65a:	e0b2      	b.n	800d7c2 <__ssvfscanf_r+0x7da>
 800d65c:	2c00      	cmp	r4, #0
 800d65e:	d100      	bne.n	800d662 <__ssvfscanf_r+0x67a>
 800d660:	e68d      	b.n	800d37e <__ssvfscanf_r+0x396>
 800d662:	f7fb fdf3 	bl	800924c <malloc>
 800d666:	6338      	str	r0, [r7, #48]	; 0x30
 800d668:	2800      	cmp	r0, #0
 800d66a:	d100      	bne.n	800d66e <__ssvfscanf_r+0x686>
 800d66c:	e684      	b.n	800d378 <__ssvfscanf_r+0x390>
 800d66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d670:	6023      	str	r3, [r4, #0]
 800d672:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d674:	88de      	ldrh	r6, [r3, #6]
 800d676:	889d      	ldrh	r5, [r3, #4]
 800d678:	42ae      	cmp	r6, r5
 800d67a:	d310      	bcc.n	800d69e <__ssvfscanf_r+0x6b6>
 800d67c:	4b90      	ldr	r3, [pc, #576]	; (800d8c0 <__ssvfscanf_r+0x8d8>)
 800d67e:	429d      	cmp	r5, r3
 800d680:	d900      	bls.n	800d684 <__ssvfscanf_r+0x69c>
 800d682:	e679      	b.n	800d378 <__ssvfscanf_r+0x390>
 800d684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d686:	3508      	adds	r5, #8
 800d688:	b2ad      	uxth	r5, r5
 800d68a:	6818      	ldr	r0, [r3, #0]
 800d68c:	00a9      	lsls	r1, r5, #2
 800d68e:	f001 ffa5 	bl	800f5dc <realloc>
 800d692:	2800      	cmp	r0, #0
 800d694:	d100      	bne.n	800d698 <__ssvfscanf_r+0x6b0>
 800d696:	e66f      	b.n	800d378 <__ssvfscanf_r+0x390>
 800d698:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d69a:	6018      	str	r0, [r3, #0]
 800d69c:	809d      	strh	r5, [r3, #4]
 800d69e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d6a0:	1c72      	adds	r2, r6, #1
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	00b6      	lsls	r6, r6, #2
 800d6a6:	50f4      	str	r4, [r6, r3]
 800d6a8:	2320      	movs	r3, #32
 800d6aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d6ac:	0026      	movs	r6, r4
 800d6ae:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800d6b0:	80ca      	strh	r2, [r1, #6]
 800d6b2:	613b      	str	r3, [r7, #16]
 800d6b4:	2500      	movs	r5, #0
 800d6b6:	f7fd f8a1 	bl	800a7fc <__locale_mb_cur_max>
 800d6ba:	42a8      	cmp	r0, r5
 800d6bc:	d100      	bne.n	800d6c0 <__ssvfscanf_r+0x6d8>
 800d6be:	e562      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d6c0:	1c6a      	adds	r2, r5, #1
 800d6c2:	61fa      	str	r2, [r7, #28]
 800d6c4:	228c      	movs	r2, #140	; 0x8c
 800d6c6:	2048      	movs	r0, #72	; 0x48
 800d6c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6ca:	0052      	lsls	r2, r2, #1
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	1812      	adds	r2, r2, r0
 800d6d0:	7819      	ldrb	r1, [r3, #0]
 800d6d2:	19d2      	adds	r2, r2, r7
 800d6d4:	5551      	strb	r1, [r2, r5]
 800d6d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d6d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d6da:	6852      	ldr	r2, [r2, #4]
 800d6dc:	3301      	adds	r3, #1
 800d6de:	600b      	str	r3, [r1, #0]
 800d6e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6e2:	3a01      	subs	r2, #1
 800d6e4:	604a      	str	r2, [r1, #4]
 800d6e6:	2b03      	cmp	r3, #3
 800d6e8:	d102      	bne.n	800d6f0 <__ssvfscanf_r+0x708>
 800d6ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d6ec:	2b04      	cmp	r3, #4
 800d6ee:	d006      	beq.n	800d6fe <__ssvfscanf_r+0x716>
 800d6f0:	2048      	movs	r0, #72	; 0x48
 800d6f2:	2208      	movs	r2, #8
 800d6f4:	1813      	adds	r3, r2, r0
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	19d8      	adds	r0, r3, r7
 800d6fa:	f7fd f83b 	bl	800a774 <memset>
 800d6fe:	2148      	movs	r1, #72	; 0x48
 800d700:	2308      	movs	r3, #8
 800d702:	228c      	movs	r2, #140	; 0x8c
 800d704:	185b      	adds	r3, r3, r1
 800d706:	0052      	lsls	r2, r2, #1
 800d708:	19db      	adds	r3, r3, r7
 800d70a:	1852      	adds	r2, r2, r1
 800d70c:	9300      	str	r3, [sp, #0]
 800d70e:	0021      	movs	r1, r4
 800d710:	69fb      	ldr	r3, [r7, #28]
 800d712:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d714:	19d2      	adds	r2, r2, r7
 800d716:	f002 fafb 	bl	800fd10 <_mbrtowc_r>
 800d71a:	0003      	movs	r3, r0
 800d71c:	62b8      	str	r0, [r7, #40]	; 0x28
 800d71e:	3301      	adds	r3, #1
 800d720:	d100      	bne.n	800d724 <__ssvfscanf_r+0x73c>
 800d722:	e530      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d724:	2800      	cmp	r0, #0
 800d726:	d151      	bne.n	800d7cc <__ssvfscanf_r+0x7e4>
 800d728:	6020      	str	r0, [r4, #0]
 800d72a:	2301      	movs	r3, #1
 800d72c:	6825      	ldr	r5, [r4, #0]
 800d72e:	425b      	negs	r3, r3
 800d730:	1c6a      	adds	r2, r5, #1
 800d732:	d01a      	beq.n	800d76a <__ssvfscanf_r+0x782>
 800d734:	2048      	movs	r0, #72	; 0x48
 800d736:	3311      	adds	r3, #17
 800d738:	181b      	adds	r3, r3, r0
 800d73a:	2208      	movs	r2, #8
 800d73c:	2100      	movs	r1, #0
 800d73e:	19d8      	adds	r0, r3, r7
 800d740:	f7fd f818 	bl	800a774 <memset>
 800d744:	4b5f      	ldr	r3, [pc, #380]	; (800d8c4 <__ssvfscanf_r+0x8dc>)
 800d746:	2148      	movs	r1, #72	; 0x48
 800d748:	33e0      	adds	r3, #224	; 0xe0
 800d74a:	681a      	ldr	r2, [r3, #0]
 800d74c:	2310      	movs	r3, #16
 800d74e:	4694      	mov	ip, r2
 800d750:	185b      	adds	r3, r3, r1
 800d752:	002a      	movs	r2, r5
 800d754:	19db      	adds	r3, r3, r7
 800d756:	4665      	mov	r5, ip
 800d758:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d75a:	1879      	adds	r1, r7, r1
 800d75c:	47a8      	blx	r5
 800d75e:	2300      	movs	r3, #0
 800d760:	2801      	cmp	r0, #1
 800d762:	d102      	bne.n	800d76a <__ssvfscanf_r+0x782>
 800d764:	3348      	adds	r3, #72	; 0x48
 800d766:	18fb      	adds	r3, r7, r3
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	2218      	movs	r2, #24
 800d76c:	2148      	movs	r1, #72	; 0x48
 800d76e:	1852      	adds	r2, r2, r1
 800d770:	19d2      	adds	r2, r2, r7
 800d772:	5cd3      	ldrb	r3, [r2, r3]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d149      	bne.n	800d80c <__ssvfscanf_r+0x824>
 800d778:	69fb      	ldr	r3, [r7, #28]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d137      	bne.n	800d7ee <__ssvfscanf_r+0x806>
 800d77e:	6a3b      	ldr	r3, [r7, #32]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d113      	bne.n	800d7ac <__ssvfscanf_r+0x7c4>
 800d784:	6023      	str	r3, [r4, #0]
 800d786:	2e00      	cmp	r6, #0
 800d788:	d00d      	beq.n	800d7a6 <__ssvfscanf_r+0x7be>
 800d78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d78c:	693a      	ldr	r2, [r7, #16]
 800d78e:	1ae4      	subs	r4, r4, r3
 800d790:	10a3      	asrs	r3, r4, #2
 800d792:	3301      	adds	r3, #1
 800d794:	429a      	cmp	r2, r3
 800d796:	d906      	bls.n	800d7a6 <__ssvfscanf_r+0x7be>
 800d798:	6830      	ldr	r0, [r6, #0]
 800d79a:	1d21      	adds	r1, r4, #4
 800d79c:	f001 ff1e 	bl	800f5dc <realloc>
 800d7a0:	2800      	cmp	r0, #0
 800d7a2:	d000      	beq.n	800d7a6 <__ssvfscanf_r+0x7be>
 800d7a4:	6030      	str	r0, [r6, #0]
 800d7a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	e593      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b2:	60fb      	str	r3, [r7, #12]
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	001e      	movs	r6, r3
 800d7b8:	613b      	str	r3, [r7, #16]
 800d7ba:	633b      	str	r3, [r7, #48]	; 0x30
 800d7bc:	334c      	adds	r3, #76	; 0x4c
 800d7be:	18fc      	adds	r4, r7, r3
 800d7c0:	e778      	b.n	800d6b4 <__ssvfscanf_r+0x6cc>
 800d7c2:	6a3b      	ldr	r3, [r7, #32]
 800d7c4:	001e      	movs	r6, r3
 800d7c6:	613b      	str	r3, [r7, #16]
 800d7c8:	633b      	str	r3, [r7, #48]	; 0x30
 800d7ca:	e773      	b.n	800d6b4 <__ssvfscanf_r+0x6cc>
 800d7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ce:	69fd      	ldr	r5, [r7, #28]
 800d7d0:	3302      	adds	r3, #2
 800d7d2:	d1aa      	bne.n	800d72a <__ssvfscanf_r+0x742>
 800d7d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	dc47      	bgt.n	800d86c <__ssvfscanf_r+0x884>
 800d7dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d7e0:	f002 fb96 	bl	800ff10 <__ssrefill_r>
 800d7e4:	2800      	cmp	r0, #0
 800d7e6:	d041      	beq.n	800d86c <__ssvfscanf_r+0x884>
 800d7e8:	2d00      	cmp	r5, #0
 800d7ea:	d0c8      	beq.n	800d77e <__ssvfscanf_r+0x796>
 800d7ec:	e4cb      	b.n	800d186 <__ssvfscanf_r+0x19e>
 800d7ee:	69fb      	ldr	r3, [r7, #28]
 800d7f0:	2248      	movs	r2, #72	; 0x48
 800d7f2:	3b01      	subs	r3, #1
 800d7f4:	61fb      	str	r3, [r7, #28]
 800d7f6:	238c      	movs	r3, #140	; 0x8c
 800d7f8:	005b      	lsls	r3, r3, #1
 800d7fa:	189b      	adds	r3, r3, r2
 800d7fc:	69fa      	ldr	r2, [r7, #28]
 800d7fe:	19db      	adds	r3, r3, r7
 800d800:	5cd1      	ldrb	r1, [r2, r3]
 800d802:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d804:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d806:	f002 fb47 	bl	800fe98 <_sungetc_r>
 800d80a:	e7b5      	b.n	800d778 <__ssvfscanf_r+0x790>
 800d80c:	69fa      	ldr	r2, [r7, #28]
 800d80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d810:	4694      	mov	ip, r2
 800d812:	4463      	add	r3, ip
 800d814:	63bb      	str	r3, [r7, #56]	; 0x38
 800d816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d818:	2b03      	cmp	r3, #3
 800d81a:	d102      	bne.n	800d822 <__ssvfscanf_r+0x83a>
 800d81c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d81e:	2b04      	cmp	r3, #4
 800d820:	d002      	beq.n	800d828 <__ssvfscanf_r+0x840>
 800d822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d824:	3b01      	subs	r3, #1
 800d826:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d828:	6a3b      	ldr	r3, [r7, #32]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d11a      	bne.n	800d864 <__ssvfscanf_r+0x87c>
 800d82e:	3404      	adds	r4, #4
 800d830:	2e00      	cmp	r6, #0
 800d832:	d019      	beq.n	800d868 <__ssvfscanf_r+0x880>
 800d834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d836:	693a      	ldr	r2, [r7, #16]
 800d838:	1ae3      	subs	r3, r4, r3
 800d83a:	61fb      	str	r3, [r7, #28]
 800d83c:	6a3d      	ldr	r5, [r7, #32]
 800d83e:	109b      	asrs	r3, r3, #2
 800d840:	4293      	cmp	r3, r2
 800d842:	d3c7      	bcc.n	800d7d4 <__ssvfscanf_r+0x7ec>
 800d844:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d846:	00d1      	lsls	r1, r2, #3
 800d848:	f001 fec8 	bl	800f5dc <realloc>
 800d84c:	6338      	str	r0, [r7, #48]	; 0x30
 800d84e:	2800      	cmp	r0, #0
 800d850:	d100      	bne.n	800d854 <__ssvfscanf_r+0x86c>
 800d852:	e591      	b.n	800d378 <__ssvfscanf_r+0x390>
 800d854:	4684      	mov	ip, r0
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	69fc      	ldr	r4, [r7, #28]
 800d85a:	005b      	lsls	r3, r3, #1
 800d85c:	4464      	add	r4, ip
 800d85e:	6030      	str	r0, [r6, #0]
 800d860:	613b      	str	r3, [r7, #16]
 800d862:	e7b7      	b.n	800d7d4 <__ssvfscanf_r+0x7ec>
 800d864:	2500      	movs	r5, #0
 800d866:	e7b5      	b.n	800d7d4 <__ssvfscanf_r+0x7ec>
 800d868:	0035      	movs	r5, r6
 800d86a:	e7b3      	b.n	800d7d4 <__ssvfscanf_r+0x7ec>
 800d86c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d000      	beq.n	800d874 <__ssvfscanf_r+0x88c>
 800d872:	e720      	b.n	800d6b6 <__ssvfscanf_r+0x6ce>
 800d874:	e783      	b.n	800d77e <__ssvfscanf_r+0x796>
 800d876:	6a3b      	ldr	r3, [r7, #32]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d025      	beq.n	800d8c8 <__ssvfscanf_r+0x8e0>
 800d87c:	2118      	movs	r1, #24
 800d87e:	2048      	movs	r0, #72	; 0x48
 800d880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d882:	1809      	adds	r1, r1, r0
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	19c9      	adds	r1, r1, r7
 800d888:	781a      	ldrb	r2, [r3, #0]
 800d88a:	5c8a      	ldrb	r2, [r1, r2]
 800d88c:	2a00      	cmp	r2, #0
 800d88e:	d103      	bne.n	800d898 <__ssvfscanf_r+0x8b0>
 800d890:	2c00      	cmp	r4, #0
 800d892:	d000      	beq.n	800d896 <__ssvfscanf_r+0x8ae>
 800d894:	e66c      	b.n	800d570 <__ssvfscanf_r+0x588>
 800d896:	e4a4      	b.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d898:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d89a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d89c:	6852      	ldr	r2, [r2, #4]
 800d89e:	3301      	adds	r3, #1
 800d8a0:	600b      	str	r3, [r1, #0]
 800d8a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d8a4:	3a01      	subs	r2, #1
 800d8a6:	3401      	adds	r4, #1
 800d8a8:	604a      	str	r2, [r1, #4]
 800d8aa:	429c      	cmp	r4, r3
 800d8ac:	d100      	bne.n	800d8b0 <__ssvfscanf_r+0x8c8>
 800d8ae:	e65f      	b.n	800d570 <__ssvfscanf_r+0x588>
 800d8b0:	2a00      	cmp	r2, #0
 800d8b2:	dce3      	bgt.n	800d87c <__ssvfscanf_r+0x894>
 800d8b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d8b6:	f002 fb2b 	bl	800ff10 <__ssrefill_r>
 800d8ba:	2800      	cmp	r0, #0
 800d8bc:	d0de      	beq.n	800d87c <__ssvfscanf_r+0x894>
 800d8be:	e657      	b.n	800d570 <__ssvfscanf_r+0x588>
 800d8c0:	0000fff6 	.word	0x0000fff6
 800d8c4:	20000454 	.word	0x20000454
 800d8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8ca:	0032      	movs	r2, r6
 800d8cc:	cb20      	ldmia	r3!, {r5}
 800d8ce:	61fb      	str	r3, [r7, #28]
 800d8d0:	2380      	movs	r3, #128	; 0x80
 800d8d2:	401a      	ands	r2, r3
 800d8d4:	421e      	tst	r6, r3
 800d8d6:	d100      	bne.n	800d8da <__ssvfscanf_r+0x8f2>
 800d8d8:	e086      	b.n	800d9e8 <__ssvfscanf_r+0xa00>
 800d8da:	2d00      	cmp	r5, #0
 800d8dc:	d100      	bne.n	800d8e0 <__ssvfscanf_r+0x8f8>
 800d8de:	e480      	b.n	800d1e2 <__ssvfscanf_r+0x1fa>
 800d8e0:	2020      	movs	r0, #32
 800d8e2:	f7fb fcb3 	bl	800924c <malloc>
 800d8e6:	6338      	str	r0, [r7, #48]	; 0x30
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d100      	bne.n	800d8ee <__ssvfscanf_r+0x906>
 800d8ec:	e452      	b.n	800d194 <__ssvfscanf_r+0x1ac>
 800d8ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8f0:	6028      	str	r0, [r5, #0]
 800d8f2:	88de      	ldrh	r6, [r3, #6]
 800d8f4:	889c      	ldrh	r4, [r3, #4]
 800d8f6:	6818      	ldr	r0, [r3, #0]
 800d8f8:	42a6      	cmp	r6, r4
 800d8fa:	d30e      	bcc.n	800d91a <__ssvfscanf_r+0x932>
 800d8fc:	4bc3      	ldr	r3, [pc, #780]	; (800dc0c <__ssvfscanf_r+0xc24>)
 800d8fe:	429c      	cmp	r4, r3
 800d900:	d900      	bls.n	800d904 <__ssvfscanf_r+0x91c>
 800d902:	e542      	b.n	800d38a <__ssvfscanf_r+0x3a2>
 800d904:	3408      	adds	r4, #8
 800d906:	b2a4      	uxth	r4, r4
 800d908:	00a1      	lsls	r1, r4, #2
 800d90a:	f001 fe67 	bl	800f5dc <realloc>
 800d90e:	2800      	cmp	r0, #0
 800d910:	d100      	bne.n	800d914 <__ssvfscanf_r+0x92c>
 800d912:	e53a      	b.n	800d38a <__ssvfscanf_r+0x3a2>
 800d914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d916:	6018      	str	r0, [r3, #0]
 800d918:	809c      	strh	r4, [r3, #4]
 800d91a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d91c:	1c72      	adds	r2, r6, #1
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	00b6      	lsls	r6, r6, #2
 800d922:	50f5      	str	r5, [r6, r3]
 800d924:	2320      	movs	r3, #32
 800d926:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d928:	002e      	movs	r6, r5
 800d92a:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800d92c:	80ca      	strh	r2, [r1, #6]
 800d92e:	623b      	str	r3, [r7, #32]
 800d930:	002c      	movs	r4, r5
 800d932:	2118      	movs	r1, #24
 800d934:	2048      	movs	r0, #72	; 0x48
 800d936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d938:	1809      	adds	r1, r1, r0
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	19c9      	adds	r1, r1, r7
 800d93e:	781a      	ldrb	r2, [r3, #0]
 800d940:	5c8a      	ldrb	r2, [r1, r2]
 800d942:	2a00      	cmp	r2, #0
 800d944:	d101      	bne.n	800d94a <__ssvfscanf_r+0x962>
 800d946:	633d      	str	r5, [r7, #48]	; 0x30
 800d948:	e031      	b.n	800d9ae <__ssvfscanf_r+0x9c6>
 800d94a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d94c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d94e:	6852      	ldr	r2, [r2, #4]
 800d950:	3a01      	subs	r2, #1
 800d952:	604a      	str	r2, [r1, #4]
 800d954:	1c5a      	adds	r2, r3, #1
 800d956:	600a      	str	r2, [r1, #0]
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	1c6a      	adds	r2, r5, #1
 800d95c:	633a      	str	r2, [r7, #48]	; 0x30
 800d95e:	702b      	strb	r3, [r5, #0]
 800d960:	2e00      	cmp	r6, #0
 800d962:	d010      	beq.n	800d986 <__ssvfscanf_r+0x99e>
 800d964:	6a3b      	ldr	r3, [r7, #32]
 800d966:	1b15      	subs	r5, r2, r4
 800d968:	429d      	cmp	r5, r3
 800d96a:	d30c      	bcc.n	800d986 <__ssvfscanf_r+0x99e>
 800d96c:	005b      	lsls	r3, r3, #1
 800d96e:	0020      	movs	r0, r4
 800d970:	0019      	movs	r1, r3
 800d972:	623b      	str	r3, [r7, #32]
 800d974:	f001 fe32 	bl	800f5dc <realloc>
 800d978:	1e04      	subs	r4, r0, #0
 800d97a:	d101      	bne.n	800d980 <__ssvfscanf_r+0x998>
 800d97c:	f7ff fc0a 	bl	800d194 <__ssvfscanf_r+0x1ac>
 800d980:	1943      	adds	r3, r0, r5
 800d982:	633b      	str	r3, [r7, #48]	; 0x30
 800d984:	6030      	str	r0, [r6, #0]
 800d986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d988:	3b01      	subs	r3, #1
 800d98a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d00e      	beq.n	800d9ae <__ssvfscanf_r+0x9c6>
 800d990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d992:	685b      	ldr	r3, [r3, #4]
 800d994:	2b00      	cmp	r3, #0
 800d996:	dc2a      	bgt.n	800d9ee <__ssvfscanf_r+0xa06>
 800d998:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d99a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d99c:	f002 fab8 	bl	800ff10 <__ssrefill_r>
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	d024      	beq.n	800d9ee <__ssvfscanf_r+0xa06>
 800d9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9a6:	42a3      	cmp	r3, r4
 800d9a8:	d101      	bne.n	800d9ae <__ssvfscanf_r+0x9c6>
 800d9aa:	f7ff fbec 	bl	800d186 <__ssvfscanf_r+0x19e>
 800d9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b0:	1b1d      	subs	r5, r3, r4
 800d9b2:	42a3      	cmp	r3, r4
 800d9b4:	d101      	bne.n	800d9ba <__ssvfscanf_r+0x9d2>
 800d9b6:	f7ff fc14 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9be:	7013      	strb	r3, [r2, #0]
 800d9c0:	429e      	cmp	r6, r3
 800d9c2:	d009      	beq.n	800d9d8 <__ssvfscanf_r+0x9f0>
 800d9c4:	6a3b      	ldr	r3, [r7, #32]
 800d9c6:	1c69      	adds	r1, r5, #1
 800d9c8:	428b      	cmp	r3, r1
 800d9ca:	d905      	bls.n	800d9d8 <__ssvfscanf_r+0x9f0>
 800d9cc:	6830      	ldr	r0, [r6, #0]
 800d9ce:	f001 fe05 	bl	800f5dc <realloc>
 800d9d2:	2800      	cmp	r0, #0
 800d9d4:	d000      	beq.n	800d9d8 <__ssvfscanf_r+0x9f0>
 800d9d6:	6030      	str	r0, [r6, #0]
 800d9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9da:	3301      	adds	r3, #1
 800d9dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e0:	195b      	adds	r3, r3, r5
 800d9e2:	63bb      	str	r3, [r7, #56]	; 0x38
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	e477      	b.n	800d2d8 <__ssvfscanf_r+0x2f0>
 800d9e8:	0016      	movs	r6, r2
 800d9ea:	623a      	str	r2, [r7, #32]
 800d9ec:	e7a0      	b.n	800d930 <__ssvfscanf_r+0x948>
 800d9ee:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800d9f0:	e79f      	b.n	800d932 <__ssvfscanf_r+0x94a>
 800d9f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d101      	bne.n	800d9fc <__ssvfscanf_r+0xa14>
 800d9f8:	3b01      	subs	r3, #1
 800d9fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d9fc:	2210      	movs	r2, #16
 800d9fe:	2301      	movs	r3, #1
 800da00:	0034      	movs	r4, r6
 800da02:	4032      	ands	r2, r6
 800da04:	401c      	ands	r4, r3
 800da06:	61fa      	str	r2, [r7, #28]
 800da08:	421e      	tst	r6, r3
 800da0a:	d100      	bne.n	800da0e <__ssvfscanf_r+0xa26>
 800da0c:	e102      	b.n	800dc14 <__ssvfscanf_r+0xc2c>
 800da0e:	2a00      	cmp	r2, #0
 800da10:	d000      	beq.n	800da14 <__ssvfscanf_r+0xa2c>
 800da12:	e09f      	b.n	800db54 <__ssvfscanf_r+0xb6c>
 800da14:	2080      	movs	r0, #128	; 0x80
 800da16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da18:	cb10      	ldmia	r3!, {r4}
 800da1a:	60fb      	str	r3, [r7, #12]
 800da1c:	4206      	tst	r6, r0
 800da1e:	d100      	bne.n	800da22 <__ssvfscanf_r+0xa3a>
 800da20:	e0a1      	b.n	800db66 <__ssvfscanf_r+0xb7e>
 800da22:	2c00      	cmp	r4, #0
 800da24:	d100      	bne.n	800da28 <__ssvfscanf_r+0xa40>
 800da26:	e4aa      	b.n	800d37e <__ssvfscanf_r+0x396>
 800da28:	f7fb fc10 	bl	800924c <malloc>
 800da2c:	6338      	str	r0, [r7, #48]	; 0x30
 800da2e:	2800      	cmp	r0, #0
 800da30:	d100      	bne.n	800da34 <__ssvfscanf_r+0xa4c>
 800da32:	e4a1      	b.n	800d378 <__ssvfscanf_r+0x390>
 800da34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da36:	6023      	str	r3, [r4, #0]
 800da38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da3a:	88de      	ldrh	r6, [r3, #6]
 800da3c:	889d      	ldrh	r5, [r3, #4]
 800da3e:	42ae      	cmp	r6, r5
 800da40:	d310      	bcc.n	800da64 <__ssvfscanf_r+0xa7c>
 800da42:	4b72      	ldr	r3, [pc, #456]	; (800dc0c <__ssvfscanf_r+0xc24>)
 800da44:	429d      	cmp	r5, r3
 800da46:	d900      	bls.n	800da4a <__ssvfscanf_r+0xa62>
 800da48:	e496      	b.n	800d378 <__ssvfscanf_r+0x390>
 800da4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da4c:	3508      	adds	r5, #8
 800da4e:	b2ad      	uxth	r5, r5
 800da50:	6818      	ldr	r0, [r3, #0]
 800da52:	00a9      	lsls	r1, r5, #2
 800da54:	f001 fdc2 	bl	800f5dc <realloc>
 800da58:	2800      	cmp	r0, #0
 800da5a:	d100      	bne.n	800da5e <__ssvfscanf_r+0xa76>
 800da5c:	e48c      	b.n	800d378 <__ssvfscanf_r+0x390>
 800da5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da60:	6018      	str	r0, [r3, #0]
 800da62:	809d      	strh	r5, [r3, #4]
 800da64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da66:	1c72      	adds	r2, r6, #1
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	00b6      	lsls	r6, r6, #2
 800da6c:	50f4      	str	r4, [r6, r3]
 800da6e:	2320      	movs	r3, #32
 800da70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800da72:	0025      	movs	r5, r4
 800da74:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800da76:	80ca      	strh	r2, [r1, #6]
 800da78:	613b      	str	r3, [r7, #16]
 800da7a:	2300      	movs	r3, #0
 800da7c:	623b      	str	r3, [r7, #32]
 800da7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800da80:	4a63      	ldr	r2, [pc, #396]	; (800dc10 <__ssvfscanf_r+0xc28>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	5cd3      	ldrb	r3, [r2, r3]
 800da88:	2208      	movs	r2, #8
 800da8a:	4213      	tst	r3, r2
 800da8c:	d149      	bne.n	800db22 <__ssvfscanf_r+0xb3a>
 800da8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da90:	2b00      	cmp	r3, #0
 800da92:	d046      	beq.n	800db22 <__ssvfscanf_r+0xb3a>
 800da94:	f7fc feb2 	bl	800a7fc <__locale_mb_cur_max>
 800da98:	6a3b      	ldr	r3, [r7, #32]
 800da9a:	4298      	cmp	r0, r3
 800da9c:	d101      	bne.n	800daa2 <__ssvfscanf_r+0xaba>
 800da9e:	f7ff fb72 	bl	800d186 <__ssvfscanf_r+0x19e>
 800daa2:	6a3a      	ldr	r2, [r7, #32]
 800daa4:	2048      	movs	r0, #72	; 0x48
 800daa6:	1c56      	adds	r6, r2, #1
 800daa8:	228c      	movs	r2, #140	; 0x8c
 800daaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800daac:	0052      	lsls	r2, r2, #1
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	1812      	adds	r2, r2, r0
 800dab2:	7819      	ldrb	r1, [r3, #0]
 800dab4:	6a38      	ldr	r0, [r7, #32]
 800dab6:	19d2      	adds	r2, r2, r7
 800dab8:	5411      	strb	r1, [r2, r0]
 800daba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dabc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dabe:	6852      	ldr	r2, [r2, #4]
 800dac0:	3301      	adds	r3, #1
 800dac2:	600b      	str	r3, [r1, #0]
 800dac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac6:	3a01      	subs	r2, #1
 800dac8:	604a      	str	r2, [r1, #4]
 800daca:	2b03      	cmp	r3, #3
 800dacc:	d102      	bne.n	800dad4 <__ssvfscanf_r+0xaec>
 800dace:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dad0:	2b04      	cmp	r3, #4
 800dad2:	d007      	beq.n	800dae4 <__ssvfscanf_r+0xafc>
 800dad4:	2048      	movs	r0, #72	; 0x48
 800dad6:	2310      	movs	r3, #16
 800dad8:	181b      	adds	r3, r3, r0
 800dada:	2208      	movs	r2, #8
 800dadc:	2100      	movs	r1, #0
 800dade:	19d8      	adds	r0, r3, r7
 800dae0:	f7fc fe48 	bl	800a774 <memset>
 800dae4:	2148      	movs	r1, #72	; 0x48
 800dae6:	2310      	movs	r3, #16
 800dae8:	228c      	movs	r2, #140	; 0x8c
 800daea:	185b      	adds	r3, r3, r1
 800daec:	0052      	lsls	r2, r2, #1
 800daee:	19db      	adds	r3, r3, r7
 800daf0:	1852      	adds	r2, r2, r1
 800daf2:	9300      	str	r3, [sp, #0]
 800daf4:	0021      	movs	r1, r4
 800daf6:	0033      	movs	r3, r6
 800daf8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dafa:	19d2      	adds	r2, r2, r7
 800dafc:	f002 f908 	bl	800fd10 <_mbrtowc_r>
 800db00:	0003      	movs	r3, r0
 800db02:	62b8      	str	r0, [r7, #40]	; 0x28
 800db04:	3301      	adds	r3, #1
 800db06:	d101      	bne.n	800db0c <__ssvfscanf_r+0xb24>
 800db08:	f7ff fb3d 	bl	800d186 <__ssvfscanf_r+0x19e>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	d12f      	bne.n	800db70 <__ssvfscanf_r+0xb88>
 800db10:	6020      	str	r0, [r4, #0]
 800db12:	6820      	ldr	r0, [r4, #0]
 800db14:	f002 f91a 	bl	800fd4c <iswspace>
 800db18:	6238      	str	r0, [r7, #32]
 800db1a:	2800      	cmp	r0, #0
 800db1c:	d04a      	beq.n	800dbb4 <__ssvfscanf_r+0xbcc>
 800db1e:	2e00      	cmp	r6, #0
 800db20:	d13c      	bne.n	800db9c <__ssvfscanf_r+0xbb4>
 800db22:	69fb      	ldr	r3, [r7, #28]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d000      	beq.n	800db2a <__ssvfscanf_r+0xb42>
 800db28:	e640      	b.n	800d7ac <__ssvfscanf_r+0x7c4>
 800db2a:	6023      	str	r3, [r4, #0]
 800db2c:	2d00      	cmp	r5, #0
 800db2e:	d100      	bne.n	800db32 <__ssvfscanf_r+0xb4a>
 800db30:	e639      	b.n	800d7a6 <__ssvfscanf_r+0x7be>
 800db32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db34:	693a      	ldr	r2, [r7, #16]
 800db36:	1ae4      	subs	r4, r4, r3
 800db38:	10a3      	asrs	r3, r4, #2
 800db3a:	3301      	adds	r3, #1
 800db3c:	429a      	cmp	r2, r3
 800db3e:	d800      	bhi.n	800db42 <__ssvfscanf_r+0xb5a>
 800db40:	e631      	b.n	800d7a6 <__ssvfscanf_r+0x7be>
 800db42:	6828      	ldr	r0, [r5, #0]
 800db44:	1d21      	adds	r1, r4, #4
 800db46:	f001 fd49 	bl	800f5dc <realloc>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d100      	bne.n	800db50 <__ssvfscanf_r+0xb68>
 800db4e:	e62a      	b.n	800d7a6 <__ssvfscanf_r+0x7be>
 800db50:	6028      	str	r0, [r5, #0]
 800db52:	e628      	b.n	800d7a6 <__ssvfscanf_r+0x7be>
 800db54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db56:	60fb      	str	r3, [r7, #12]
 800db58:	2300      	movs	r3, #0
 800db5a:	001d      	movs	r5, r3
 800db5c:	613b      	str	r3, [r7, #16]
 800db5e:	633b      	str	r3, [r7, #48]	; 0x30
 800db60:	334c      	adds	r3, #76	; 0x4c
 800db62:	18fc      	adds	r4, r7, r3
 800db64:	e789      	b.n	800da7a <__ssvfscanf_r+0xa92>
 800db66:	69fb      	ldr	r3, [r7, #28]
 800db68:	001d      	movs	r5, r3
 800db6a:	613b      	str	r3, [r7, #16]
 800db6c:	633b      	str	r3, [r7, #48]	; 0x30
 800db6e:	e784      	b.n	800da7a <__ssvfscanf_r+0xa92>
 800db70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db72:	623e      	str	r6, [r7, #32]
 800db74:	3302      	adds	r3, #2
 800db76:	d1cc      	bne.n	800db12 <__ssvfscanf_r+0xb2a>
 800db78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800db7a:	685b      	ldr	r3, [r3, #4]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	dd00      	ble.n	800db82 <__ssvfscanf_r+0xb9a>
 800db80:	e77d      	b.n	800da7e <__ssvfscanf_r+0xa96>
 800db82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db84:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800db86:	f002 f9c3 	bl	800ff10 <__ssrefill_r>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	d100      	bne.n	800db90 <__ssvfscanf_r+0xba8>
 800db8e:	e776      	b.n	800da7e <__ssvfscanf_r+0xa96>
 800db90:	6a3b      	ldr	r3, [r7, #32]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d001      	beq.n	800db9a <__ssvfscanf_r+0xbb2>
 800db96:	f7ff faf6 	bl	800d186 <__ssvfscanf_r+0x19e>
 800db9a:	e7c2      	b.n	800db22 <__ssvfscanf_r+0xb3a>
 800db9c:	238c      	movs	r3, #140	; 0x8c
 800db9e:	2248      	movs	r2, #72	; 0x48
 800dba0:	005b      	lsls	r3, r3, #1
 800dba2:	189b      	adds	r3, r3, r2
 800dba4:	3e01      	subs	r6, #1
 800dba6:	19db      	adds	r3, r3, r7
 800dba8:	5cf1      	ldrb	r1, [r6, r3]
 800dbaa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dbac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dbae:	f002 f973 	bl	800fe98 <_sungetc_r>
 800dbb2:	e7b4      	b.n	800db1e <__ssvfscanf_r+0xb36>
 800dbb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb6:	199b      	adds	r3, r3, r6
 800dbb8:	63bb      	str	r3, [r7, #56]	; 0x38
 800dbba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbbc:	2b03      	cmp	r3, #3
 800dbbe:	d102      	bne.n	800dbc6 <__ssvfscanf_r+0xbde>
 800dbc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dbc2:	2b04      	cmp	r3, #4
 800dbc4:	d002      	beq.n	800dbcc <__ssvfscanf_r+0xbe4>
 800dbc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbc8:	3b01      	subs	r3, #1
 800dbca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dbcc:	69fb      	ldr	r3, [r7, #28]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1d2      	bne.n	800db78 <__ssvfscanf_r+0xb90>
 800dbd2:	3404      	adds	r4, #4
 800dbd4:	2d00      	cmp	r5, #0
 800dbd6:	d016      	beq.n	800dc06 <__ssvfscanf_r+0xc1e>
 800dbd8:	69fa      	ldr	r2, [r7, #28]
 800dbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbdc:	623a      	str	r2, [r7, #32]
 800dbde:	693a      	ldr	r2, [r7, #16]
 800dbe0:	1ae6      	subs	r6, r4, r3
 800dbe2:	10b3      	asrs	r3, r6, #2
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d3c7      	bcc.n	800db78 <__ssvfscanf_r+0xb90>
 800dbe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbea:	00d1      	lsls	r1, r2, #3
 800dbec:	f001 fcf6 	bl	800f5dc <realloc>
 800dbf0:	6338      	str	r0, [r7, #48]	; 0x30
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d101      	bne.n	800dbfa <__ssvfscanf_r+0xc12>
 800dbf6:	f7ff fbbf 	bl	800d378 <__ssvfscanf_r+0x390>
 800dbfa:	693b      	ldr	r3, [r7, #16]
 800dbfc:	1984      	adds	r4, r0, r6
 800dbfe:	005b      	lsls	r3, r3, #1
 800dc00:	6028      	str	r0, [r5, #0]
 800dc02:	613b      	str	r3, [r7, #16]
 800dc04:	e7b8      	b.n	800db78 <__ssvfscanf_r+0xb90>
 800dc06:	623d      	str	r5, [r7, #32]
 800dc08:	e7b6      	b.n	800db78 <__ssvfscanf_r+0xb90>
 800dc0a:	46c0      	nop			; (mov r8, r8)
 800dc0c:	0000fff6 	.word	0x0000fff6
 800dc10:	08012b39 	.word	0x08012b39
 800dc14:	69fb      	ldr	r3, [r7, #28]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d01c      	beq.n	800dc54 <__ssvfscanf_r+0xc6c>
 800dc1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc1c:	49bf      	ldr	r1, [pc, #764]	; (800df1c <__ssvfscanf_r+0xf34>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	781a      	ldrb	r2, [r3, #0]
 800dc22:	5c8a      	ldrb	r2, [r1, r2]
 800dc24:	2108      	movs	r1, #8
 800dc26:	420a      	tst	r2, r1
 800dc28:	d000      	beq.n	800dc2c <__ssvfscanf_r+0xc44>
 800dc2a:	e4a1      	b.n	800d570 <__ssvfscanf_r+0x588>
 800dc2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dc30:	6852      	ldr	r2, [r2, #4]
 800dc32:	3301      	adds	r3, #1
 800dc34:	600b      	str	r3, [r1, #0]
 800dc36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc38:	3a01      	subs	r2, #1
 800dc3a:	3401      	adds	r4, #1
 800dc3c:	604a      	str	r2, [r1, #4]
 800dc3e:	429c      	cmp	r4, r3
 800dc40:	d100      	bne.n	800dc44 <__ssvfscanf_r+0xc5c>
 800dc42:	e495      	b.n	800d570 <__ssvfscanf_r+0x588>
 800dc44:	2a00      	cmp	r2, #0
 800dc46:	dce8      	bgt.n	800dc1a <__ssvfscanf_r+0xc32>
 800dc48:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dc4a:	f002 f961 	bl	800ff10 <__ssrefill_r>
 800dc4e:	2800      	cmp	r0, #0
 800dc50:	d0e3      	beq.n	800dc1a <__ssvfscanf_r+0xc32>
 800dc52:	e48d      	b.n	800d570 <__ssvfscanf_r+0x588>
 800dc54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc56:	0032      	movs	r2, r6
 800dc58:	cb10      	ldmia	r3!, {r4}
 800dc5a:	61fb      	str	r3, [r7, #28]
 800dc5c:	2380      	movs	r3, #128	; 0x80
 800dc5e:	401a      	ands	r2, r3
 800dc60:	421e      	tst	r6, r3
 800dc62:	d039      	beq.n	800dcd8 <__ssvfscanf_r+0xcf0>
 800dc64:	2c00      	cmp	r4, #0
 800dc66:	d101      	bne.n	800dc6c <__ssvfscanf_r+0xc84>
 800dc68:	f7ff fabb 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800dc6c:	2020      	movs	r0, #32
 800dc6e:	f7fb faed 	bl	800924c <malloc>
 800dc72:	6338      	str	r0, [r7, #48]	; 0x30
 800dc74:	2800      	cmp	r0, #0
 800dc76:	d101      	bne.n	800dc7c <__ssvfscanf_r+0xc94>
 800dc78:	f7ff fa8c 	bl	800d194 <__ssvfscanf_r+0x1ac>
 800dc7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc7e:	6020      	str	r0, [r4, #0]
 800dc80:	88de      	ldrh	r6, [r3, #6]
 800dc82:	889d      	ldrh	r5, [r3, #4]
 800dc84:	6818      	ldr	r0, [r3, #0]
 800dc86:	42ae      	cmp	r6, r5
 800dc88:	d310      	bcc.n	800dcac <__ssvfscanf_r+0xcc4>
 800dc8a:	4ba5      	ldr	r3, [pc, #660]	; (800df20 <__ssvfscanf_r+0xf38>)
 800dc8c:	429d      	cmp	r5, r3
 800dc8e:	d901      	bls.n	800dc94 <__ssvfscanf_r+0xcac>
 800dc90:	f7ff fb7b 	bl	800d38a <__ssvfscanf_r+0x3a2>
 800dc94:	3508      	adds	r5, #8
 800dc96:	b2ad      	uxth	r5, r5
 800dc98:	00a9      	lsls	r1, r5, #2
 800dc9a:	f001 fc9f 	bl	800f5dc <realloc>
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d101      	bne.n	800dca6 <__ssvfscanf_r+0xcbe>
 800dca2:	f7ff fb72 	bl	800d38a <__ssvfscanf_r+0x3a2>
 800dca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dca8:	6018      	str	r0, [r3, #0]
 800dcaa:	809d      	strh	r5, [r3, #4]
 800dcac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcae:	1c72      	adds	r2, r6, #1
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	00b6      	lsls	r6, r6, #2
 800dcb4:	50f4      	str	r4, [r6, r3]
 800dcb6:	2320      	movs	r3, #32
 800dcb8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dcba:	0026      	movs	r6, r4
 800dcbc:	80ca      	strh	r2, [r1, #6]
 800dcbe:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800dcc0:	633b      	str	r3, [r7, #48]	; 0x30
 800dcc2:	0025      	movs	r5, r4
 800dcc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcc6:	4995      	ldr	r1, [pc, #596]	; (800df1c <__ssvfscanf_r+0xf34>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	781a      	ldrb	r2, [r3, #0]
 800dccc:	5c8a      	ldrb	r2, [r1, r2]
 800dcce:	2108      	movs	r1, #8
 800dcd0:	420a      	tst	r2, r1
 800dcd2:	d004      	beq.n	800dcde <__ssvfscanf_r+0xcf6>
 800dcd4:	623c      	str	r4, [r7, #32]
 800dcd6:	e031      	b.n	800dd3c <__ssvfscanf_r+0xd54>
 800dcd8:	0016      	movs	r6, r2
 800dcda:	633a      	str	r2, [r7, #48]	; 0x30
 800dcdc:	e7f1      	b.n	800dcc2 <__ssvfscanf_r+0xcda>
 800dcde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dce0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dce2:	6852      	ldr	r2, [r2, #4]
 800dce4:	3a01      	subs	r2, #1
 800dce6:	604a      	str	r2, [r1, #4]
 800dce8:	1c5a      	adds	r2, r3, #1
 800dcea:	600a      	str	r2, [r1, #0]
 800dcec:	781b      	ldrb	r3, [r3, #0]
 800dcee:	1c62      	adds	r2, r4, #1
 800dcf0:	623a      	str	r2, [r7, #32]
 800dcf2:	7023      	strb	r3, [r4, #0]
 800dcf4:	2e00      	cmp	r6, #0
 800dcf6:	d010      	beq.n	800dd1a <__ssvfscanf_r+0xd32>
 800dcf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcfa:	1b54      	subs	r4, r2, r5
 800dcfc:	429c      	cmp	r4, r3
 800dcfe:	d30c      	bcc.n	800dd1a <__ssvfscanf_r+0xd32>
 800dd00:	005b      	lsls	r3, r3, #1
 800dd02:	0028      	movs	r0, r5
 800dd04:	0019      	movs	r1, r3
 800dd06:	633b      	str	r3, [r7, #48]	; 0x30
 800dd08:	f001 fc68 	bl	800f5dc <realloc>
 800dd0c:	1e05      	subs	r5, r0, #0
 800dd0e:	d101      	bne.n	800dd14 <__ssvfscanf_r+0xd2c>
 800dd10:	f7ff fa40 	bl	800d194 <__ssvfscanf_r+0x1ac>
 800dd14:	1903      	adds	r3, r0, r4
 800dd16:	623b      	str	r3, [r7, #32]
 800dd18:	6030      	str	r0, [r6, #0]
 800dd1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd1c:	3b01      	subs	r3, #1
 800dd1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00b      	beq.n	800dd3c <__ssvfscanf_r+0xd54>
 800dd24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dd26:	685b      	ldr	r3, [r3, #4]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	dd01      	ble.n	800dd30 <__ssvfscanf_r+0xd48>
 800dd2c:	6a3c      	ldr	r4, [r7, #32]
 800dd2e:	e7c9      	b.n	800dcc4 <__ssvfscanf_r+0xcdc>
 800dd30:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dd32:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dd34:	f002 f8ec 	bl	800ff10 <__ssrefill_r>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	d0f7      	beq.n	800dd2c <__ssvfscanf_r+0xd44>
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	6a3a      	ldr	r2, [r7, #32]
 800dd40:	7013      	strb	r3, [r2, #0]
 800dd42:	1b55      	subs	r5, r2, r5
 800dd44:	2e00      	cmp	r6, #0
 800dd46:	d009      	beq.n	800dd5c <__ssvfscanf_r+0xd74>
 800dd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd4a:	1c69      	adds	r1, r5, #1
 800dd4c:	428b      	cmp	r3, r1
 800dd4e:	d905      	bls.n	800dd5c <__ssvfscanf_r+0xd74>
 800dd50:	6830      	ldr	r0, [r6, #0]
 800dd52:	f001 fc43 	bl	800f5dc <realloc>
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d000      	beq.n	800dd5c <__ssvfscanf_r+0xd74>
 800dd5a:	6030      	str	r0, [r6, #0]
 800dd5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd5e:	195b      	adds	r3, r3, r5
 800dd60:	63bb      	str	r3, [r7, #56]	; 0x38
 800dd62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd64:	3301      	adds	r3, #1
 800dd66:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dd68:	e63c      	b.n	800d9e4 <__ssvfscanf_r+0x9fc>
 800dd6a:	22ae      	movs	r2, #174	; 0xae
 800dd6c:	2100      	movs	r1, #0
 800dd6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd70:	0052      	lsls	r2, r2, #1
 800dd72:	3b01      	subs	r3, #1
 800dd74:	6239      	str	r1, [r7, #32]
 800dd76:	4293      	cmp	r3, r2
 800dd78:	d906      	bls.n	800dd88 <__ssvfscanf_r+0xda0>
 800dd7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd7c:	3b5e      	subs	r3, #94	; 0x5e
 800dd7e:	3bff      	subs	r3, #255	; 0xff
 800dd80:	623b      	str	r3, [r7, #32]
 800dd82:	235e      	movs	r3, #94	; 0x5e
 800dd84:	33ff      	adds	r3, #255	; 0xff
 800dd86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dd88:	24d8      	movs	r4, #216	; 0xd8
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	2248      	movs	r2, #72	; 0x48
 800dd8e:	0124      	lsls	r4, r4, #4
 800dd90:	4334      	orrs	r4, r6
 800dd92:	2680      	movs	r6, #128	; 0x80
 800dd94:	61fb      	str	r3, [r7, #28]
 800dd96:	3319      	adds	r3, #25
 800dd98:	33ff      	adds	r3, #255	; 0xff
 800dd9a:	189b      	adds	r3, r3, r2
 800dd9c:	19dd      	adds	r5, r3, r7
 800dd9e:	00b6      	lsls	r6, r6, #2
 800dda0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dda2:	681a      	ldr	r2, [r3, #0]
 800dda4:	7813      	ldrb	r3, [r2, #0]
 800dda6:	2b39      	cmp	r3, #57	; 0x39
 800dda8:	d80f      	bhi.n	800ddca <__ssvfscanf_r+0xde2>
 800ddaa:	2b2a      	cmp	r3, #42	; 0x2a
 800ddac:	d91b      	bls.n	800dde6 <__ssvfscanf_r+0xdfe>
 800ddae:	0018      	movs	r0, r3
 800ddb0:	382b      	subs	r0, #43	; 0x2b
 800ddb2:	280e      	cmp	r0, #14
 800ddb4:	d817      	bhi.n	800dde6 <__ssvfscanf_r+0xdfe>
 800ddb6:	f7f2 f9ad 	bl	8000114 <__gnu_thumb1_case_uqi>
 800ddba:	168f      	.short	0x168f
 800ddbc:	5416168f 	.word	0x5416168f
 800ddc0:	80808080 	.word	0x80808080
 800ddc4:	87808080 	.word	0x87808080
 800ddc8:	87          	.byte	0x87
 800ddc9:	00          	.byte	0x00
 800ddca:	2b66      	cmp	r3, #102	; 0x66
 800ddcc:	d83a      	bhi.n	800de44 <__ssvfscanf_r+0xe5c>
 800ddce:	2b60      	cmp	r3, #96	; 0x60
 800ddd0:	d803      	bhi.n	800ddda <__ssvfscanf_r+0xdf2>
 800ddd2:	2b46      	cmp	r3, #70	; 0x46
 800ddd4:	d805      	bhi.n	800dde2 <__ssvfscanf_r+0xdfa>
 800ddd6:	2b40      	cmp	r3, #64	; 0x40
 800ddd8:	d905      	bls.n	800dde6 <__ssvfscanf_r+0xdfe>
 800ddda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dddc:	290a      	cmp	r1, #10
 800ddde:	dc71      	bgt.n	800dec4 <__ssvfscanf_r+0xedc>
 800dde0:	e001      	b.n	800dde6 <__ssvfscanf_r+0xdfe>
 800dde2:	2b58      	cmp	r3, #88	; 0x58
 800dde4:	d030      	beq.n	800de48 <__ssvfscanf_r+0xe60>
 800dde6:	05e3      	lsls	r3, r4, #23
 800dde8:	d515      	bpl.n	800de16 <__ssvfscanf_r+0xe2e>
 800ddea:	238c      	movs	r3, #140	; 0x8c
 800ddec:	2248      	movs	r2, #72	; 0x48
 800ddee:	005b      	lsls	r3, r3, #1
 800ddf0:	189b      	adds	r3, r3, r2
 800ddf2:	19db      	adds	r3, r3, r7
 800ddf4:	429d      	cmp	r5, r3
 800ddf6:	d905      	bls.n	800de04 <__ssvfscanf_r+0xe1c>
 800ddf8:	3d01      	subs	r5, #1
 800ddfa:	7829      	ldrb	r1, [r5, #0]
 800ddfc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ddfe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800de00:	f002 f84a 	bl	800fe98 <_sungetc_r>
 800de04:	238c      	movs	r3, #140	; 0x8c
 800de06:	2248      	movs	r2, #72	; 0x48
 800de08:	005b      	lsls	r3, r3, #1
 800de0a:	189b      	adds	r3, r3, r2
 800de0c:	19db      	adds	r3, r3, r7
 800de0e:	429d      	cmp	r5, r3
 800de10:	d101      	bne.n	800de16 <__ssvfscanf_r+0xe2e>
 800de12:	f7ff f9e6 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800de16:	2310      	movs	r3, #16
 800de18:	0022      	movs	r2, r4
 800de1a:	401a      	ands	r2, r3
 800de1c:	421c      	tst	r4, r3
 800de1e:	d171      	bne.n	800df04 <__ssvfscanf_r+0xf1c>
 800de20:	218c      	movs	r1, #140	; 0x8c
 800de22:	2048      	movs	r0, #72	; 0x48
 800de24:	0049      	lsls	r1, r1, #1
 800de26:	1809      	adds	r1, r1, r0
 800de28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2a:	697e      	ldr	r6, [r7, #20]
 800de2c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800de2e:	19c9      	adds	r1, r1, r7
 800de30:	702a      	strb	r2, [r5, #0]
 800de32:	47b0      	blx	r6
 800de34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de36:	1d1e      	adds	r6, r3, #4
 800de38:	06a3      	lsls	r3, r4, #26
 800de3a:	d559      	bpl.n	800def0 <__ssvfscanf_r+0xf08>
 800de3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	6018      	str	r0, [r3, #0]
 800de42:	e05b      	b.n	800defc <__ssvfscanf_r+0xf14>
 800de44:	2b78      	cmp	r3, #120	; 0x78
 800de46:	d1ce      	bne.n	800dde6 <__ssvfscanf_r+0xdfe>
 800de48:	21c0      	movs	r1, #192	; 0xc0
 800de4a:	00c9      	lsls	r1, r1, #3
 800de4c:	4021      	ands	r1, r4
 800de4e:	42b1      	cmp	r1, r6
 800de50:	d1c9      	bne.n	800dde6 <__ssvfscanf_r+0xdfe>
 800de52:	4934      	ldr	r1, [pc, #208]	; (800df24 <__ssvfscanf_r+0xf3c>)
 800de54:	4021      	ands	r1, r4
 800de56:	24a0      	movs	r4, #160	; 0xa0
 800de58:	00e4      	lsls	r4, r4, #3
 800de5a:	430c      	orrs	r4, r1
 800de5c:	2110      	movs	r1, #16
 800de5e:	6279      	str	r1, [r7, #36]	; 0x24
 800de60:	e00b      	b.n	800de7a <__ssvfscanf_r+0xe92>
 800de62:	0521      	lsls	r1, r4, #20
 800de64:	d509      	bpl.n	800de7a <__ssvfscanf_r+0xe92>
 800de66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de68:	2900      	cmp	r1, #0
 800de6a:	d102      	bne.n	800de72 <__ssvfscanf_r+0xe8a>
 800de6c:	3108      	adds	r1, #8
 800de6e:	4334      	orrs	r4, r6
 800de70:	6279      	str	r1, [r7, #36]	; 0x24
 800de72:	0561      	lsls	r1, r4, #21
 800de74:	d504      	bpl.n	800de80 <__ssvfscanf_r+0xe98>
 800de76:	492c      	ldr	r1, [pc, #176]	; (800df28 <__ssvfscanf_r+0xf40>)
 800de78:	400c      	ands	r4, r1
 800de7a:	702b      	strb	r3, [r5, #0]
 800de7c:	3501      	adds	r5, #1
 800de7e:	e00c      	b.n	800de9a <__ssvfscanf_r+0xeb2>
 800de80:	4b2a      	ldr	r3, [pc, #168]	; (800df2c <__ssvfscanf_r+0xf44>)
 800de82:	401c      	ands	r4, r3
 800de84:	6a3b      	ldr	r3, [r7, #32]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d004      	beq.n	800de94 <__ssvfscanf_r+0xeac>
 800de8a:	3b01      	subs	r3, #1
 800de8c:	623b      	str	r3, [r7, #32]
 800de8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de90:	3301      	adds	r3, #1
 800de92:	63fb      	str	r3, [r7, #60]	; 0x3c
 800de94:	69fb      	ldr	r3, [r7, #28]
 800de96:	3301      	adds	r3, #1
 800de98:	61fb      	str	r3, [r7, #28]
 800de9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de9c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de9e:	685b      	ldr	r3, [r3, #4]
 800dea0:	3b01      	subs	r3, #1
 800dea2:	604b      	str	r3, [r1, #4]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	dd1c      	ble.n	800dee2 <__ssvfscanf_r+0xefa>
 800dea8:	3201      	adds	r2, #1
 800deaa:	600a      	str	r2, [r1, #0]
 800deac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800deae:	3b01      	subs	r3, #1
 800deb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d000      	beq.n	800deb8 <__ssvfscanf_r+0xed0>
 800deb6:	e773      	b.n	800dda0 <__ssvfscanf_r+0xdb8>
 800deb8:	e795      	b.n	800dde6 <__ssvfscanf_r+0xdfe>
 800deba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800debc:	491c      	ldr	r1, [pc, #112]	; (800df30 <__ssvfscanf_r+0xf48>)
 800debe:	0040      	lsls	r0, r0, #1
 800dec0:	5e41      	ldrsh	r1, [r0, r1]
 800dec2:	6279      	str	r1, [r7, #36]	; 0x24
 800dec4:	491b      	ldr	r1, [pc, #108]	; (800df34 <__ssvfscanf_r+0xf4c>)
 800dec6:	e7d7      	b.n	800de78 <__ssvfscanf_r+0xe90>
 800dec8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800deca:	4919      	ldr	r1, [pc, #100]	; (800df30 <__ssvfscanf_r+0xf48>)
 800decc:	0040      	lsls	r0, r0, #1
 800dece:	5e41      	ldrsh	r1, [r0, r1]
 800ded0:	6279      	str	r1, [r7, #36]	; 0x24
 800ded2:	2908      	cmp	r1, #8
 800ded4:	dcf6      	bgt.n	800dec4 <__ssvfscanf_r+0xedc>
 800ded6:	e786      	b.n	800dde6 <__ssvfscanf_r+0xdfe>
 800ded8:	2180      	movs	r1, #128	; 0x80
 800deda:	420c      	tst	r4, r1
 800dedc:	d083      	beq.n	800dde6 <__ssvfscanf_r+0xdfe>
 800dede:	438c      	bics	r4, r1
 800dee0:	e7cb      	b.n	800de7a <__ssvfscanf_r+0xe92>
 800dee2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dee4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dee6:	f002 f813 	bl	800ff10 <__ssrefill_r>
 800deea:	2800      	cmp	r0, #0
 800deec:	d0de      	beq.n	800deac <__ssvfscanf_r+0xec4>
 800deee:	e77a      	b.n	800dde6 <__ssvfscanf_r+0xdfe>
 800def0:	2308      	movs	r3, #8
 800def2:	421c      	tst	r4, r3
 800def4:	d020      	beq.n	800df38 <__ssvfscanf_r+0xf50>
 800def6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	7018      	strb	r0, [r3, #0]
 800defc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800defe:	633e      	str	r6, [r7, #48]	; 0x30
 800df00:	3301      	adds	r3, #1
 800df02:	62fb      	str	r3, [r7, #44]	; 0x2c
 800df04:	238c      	movs	r3, #140	; 0x8c
 800df06:	2248      	movs	r2, #72	; 0x48
 800df08:	005b      	lsls	r3, r3, #1
 800df0a:	189b      	adds	r3, r3, r2
 800df0c:	19db      	adds	r3, r3, r7
 800df0e:	1aed      	subs	r5, r5, r3
 800df10:	69fb      	ldr	r3, [r7, #28]
 800df12:	18ed      	adds	r5, r5, r3
 800df14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df16:	195b      	adds	r3, r3, r5
 800df18:	f7ff f92d 	bl	800d176 <__ssvfscanf_r+0x18e>
 800df1c:	08012b39 	.word	0x08012b39
 800df20:	0000fff6 	.word	0x0000fff6
 800df24:	fffffdff 	.word	0xfffffdff
 800df28:	fffffa7f 	.word	0xfffffa7f
 800df2c:	fffffc7f 	.word	0xfffffc7f
 800df30:	08012e66 	.word	0x08012e66
 800df34:	fffff47f 	.word	0xfffff47f
 800df38:	0763      	lsls	r3, r4, #29
 800df3a:	d503      	bpl.n	800df44 <__ssvfscanf_r+0xf5c>
 800df3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	8018      	strh	r0, [r3, #0]
 800df42:	e7db      	b.n	800defc <__ssvfscanf_r+0xf14>
 800df44:	2301      	movs	r3, #1
 800df46:	0022      	movs	r2, r4
 800df48:	401a      	ands	r2, r3
 800df4a:	421c      	tst	r4, r3
 800df4c:	d000      	beq.n	800df50 <__ssvfscanf_r+0xf68>
 800df4e:	e775      	b.n	800de3c <__ssvfscanf_r+0xe54>
 800df50:	07a4      	lsls	r4, r4, #30
 800df52:	d400      	bmi.n	800df56 <__ssvfscanf_r+0xf6e>
 800df54:	e772      	b.n	800de3c <__ssvfscanf_r+0xe54>
 800df56:	4ba8      	ldr	r3, [pc, #672]	; (800e1f8 <__ssvfscanf_r+0x1210>)
 800df58:	6979      	ldr	r1, [r7, #20]
 800df5a:	4299      	cmp	r1, r3
 800df5c:	d10c      	bne.n	800df78 <__ssvfscanf_r+0xf90>
 800df5e:	218c      	movs	r1, #140	; 0x8c
 800df60:	2048      	movs	r0, #72	; 0x48
 800df62:	0049      	lsls	r1, r1, #1
 800df64:	1809      	adds	r1, r1, r0
 800df66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df68:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800df6a:	19c9      	adds	r1, r1, r7
 800df6c:	f001 fecc 	bl	800fd08 <_strtoull_r>
 800df70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	c303      	stmia	r3!, {r0, r1}
 800df76:	e7c1      	b.n	800defc <__ssvfscanf_r+0xf14>
 800df78:	218c      	movs	r1, #140	; 0x8c
 800df7a:	2048      	movs	r0, #72	; 0x48
 800df7c:	0049      	lsls	r1, r1, #1
 800df7e:	1809      	adds	r1, r1, r0
 800df80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df82:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800df84:	19c9      	adds	r1, r1, r7
 800df86:	f001 fe0d 	bl	800fba4 <_strtoll_r>
 800df8a:	e7f1      	b.n	800df70 <__ssvfscanf_r+0xf88>
 800df8c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800df8e:	f000 fb9f 	bl	800e6d0 <_localeconv_r>
 800df92:	22ae      	movs	r2, #174	; 0xae
 800df94:	2100      	movs	r1, #0
 800df96:	6803      	ldr	r3, [r0, #0]
 800df98:	0052      	lsls	r2, r2, #1
 800df9a:	603b      	str	r3, [r7, #0]
 800df9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df9e:	60f9      	str	r1, [r7, #12]
 800dfa0:	3b01      	subs	r3, #1
 800dfa2:	4293      	cmp	r3, r2
 800dfa4:	d906      	bls.n	800dfb4 <__ssvfscanf_r+0xfcc>
 800dfa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfa8:	3b5e      	subs	r3, #94	; 0x5e
 800dfaa:	3bff      	subs	r3, #255	; 0xff
 800dfac:	60fb      	str	r3, [r7, #12]
 800dfae:	235e      	movs	r3, #94	; 0x5e
 800dfb0:	33ff      	adds	r3, #255	; 0xff
 800dfb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dfb4:	23f0      	movs	r3, #240	; 0xf0
 800dfb6:	00db      	lsls	r3, r3, #3
 800dfb8:	431e      	orrs	r6, r3
 800dfba:	238c      	movs	r3, #140	; 0x8c
 800dfbc:	2248      	movs	r2, #72	; 0x48
 800dfbe:	2400      	movs	r4, #0
 800dfc0:	005b      	lsls	r3, r3, #1
 800dfc2:	189b      	adds	r3, r3, r2
 800dfc4:	623c      	str	r4, [r7, #32]
 800dfc6:	607c      	str	r4, [r7, #4]
 800dfc8:	60bc      	str	r4, [r7, #8]
 800dfca:	61fc      	str	r4, [r7, #28]
 800dfcc:	613c      	str	r4, [r7, #16]
 800dfce:	19dd      	adds	r5, r3, r7
 800dfd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	781a      	ldrb	r2, [r3, #0]
 800dfd6:	0010      	movs	r0, r2
 800dfd8:	382b      	subs	r0, #43	; 0x2b
 800dfda:	284e      	cmp	r0, #78	; 0x4e
 800dfdc:	d900      	bls.n	800dfe0 <__ssvfscanf_r+0xff8>
 800dfde:	e133      	b.n	800e248 <__ssvfscanf_r+0x1260>
 800dfe0:	f7f2 f8a2 	bl	8000128 <__gnu_thumb1_case_uhi>
 800dfe4:	0132009b 	.word	0x0132009b
 800dfe8:	0132009b 	.word	0x0132009b
 800dfec:	004f0132 	.word	0x004f0132
 800dff0:	00720072 	.word	0x00720072
 800dff4:	00720072 	.word	0x00720072
 800dff8:	00720072 	.word	0x00720072
 800dffc:	00720072 	.word	0x00720072
 800e000:	01320072 	.word	0x01320072
 800e004:	01320132 	.word	0x01320132
 800e008:	01320132 	.word	0x01320132
 800e00c:	01320132 	.word	0x01320132
 800e010:	007b00bc 	.word	0x007b00bc
 800e014:	007b007b 	.word	0x007b007b
 800e018:	00f7012f 	.word	0x00f7012f
 800e01c:	01320132 	.word	0x01320132
 800e020:	013200e3 	.word	0x013200e3
 800e024:	01320132 	.word	0x01320132
 800e028:	00a00132 	.word	0x00a00132
 800e02c:	01120132 	.word	0x01120132
 800e030:	01320132 	.word	0x01320132
 800e034:	01010132 	.word	0x01010132
 800e038:	01320132 	.word	0x01320132
 800e03c:	00820132 	.word	0x00820132
 800e040:	01320105 	.word	0x01320105
 800e044:	01320132 	.word	0x01320132
 800e048:	01320132 	.word	0x01320132
 800e04c:	01320132 	.word	0x01320132
 800e050:	007b00bc 	.word	0x007b00bc
 800e054:	007b007b 	.word	0x007b007b
 800e058:	00f7012f 	.word	0x00f7012f
 800e05c:	01320132 	.word	0x01320132
 800e060:	013200e3 	.word	0x013200e3
 800e064:	01320132 	.word	0x01320132
 800e068:	00a00132 	.word	0x00a00132
 800e06c:	01120132 	.word	0x01120132
 800e070:	01320132 	.word	0x01320132
 800e074:	01010132 	.word	0x01010132
 800e078:	01320132 	.word	0x01320132
 800e07c:	00820132 	.word	0x00820132
 800e080:	0105      	.short	0x0105
 800e082:	05f1      	lsls	r1, r6, #23
 800e084:	d520      	bpl.n	800e0c8 <__ssvfscanf_r+0x10e0>
 800e086:	2280      	movs	r2, #128	; 0x80
 800e088:	4396      	bics	r6, r2
 800e08a:	69fa      	ldr	r2, [r7, #28]
 800e08c:	3201      	adds	r2, #1
 800e08e:	61fa      	str	r2, [r7, #28]
 800e090:	68fa      	ldr	r2, [r7, #12]
 800e092:	2a00      	cmp	r2, #0
 800e094:	d004      	beq.n	800e0a0 <__ssvfscanf_r+0x10b8>
 800e096:	3a01      	subs	r2, #1
 800e098:	60fa      	str	r2, [r7, #12]
 800e09a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e09c:	3201      	adds	r2, #1
 800e09e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e0a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e0a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e0a4:	3a01      	subs	r2, #1
 800e0a6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e0a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e0aa:	3201      	adds	r2, #1
 800e0ac:	63ba      	str	r2, [r7, #56]	; 0x38
 800e0ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e0b0:	6852      	ldr	r2, [r2, #4]
 800e0b2:	3a01      	subs	r2, #1
 800e0b4:	604a      	str	r2, [r1, #4]
 800e0b6:	2a00      	cmp	r2, #0
 800e0b8:	dc00      	bgt.n	800e0bc <__ssvfscanf_r+0x10d4>
 800e0ba:	e0d6      	b.n	800e26a <__ssvfscanf_r+0x1282>
 800e0bc:	3301      	adds	r3, #1
 800e0be:	600b      	str	r3, [r1, #0]
 800e0c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d184      	bne.n	800dfd0 <__ssvfscanf_r+0xfe8>
 800e0c6:	e057      	b.n	800e178 <__ssvfscanf_r+0x1190>
 800e0c8:	6a39      	ldr	r1, [r7, #32]
 800e0ca:	1909      	adds	r1, r1, r4
 800e0cc:	2900      	cmp	r1, #0
 800e0ce:	d153      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e0d0:	494a      	ldr	r1, [pc, #296]	; (800e1fc <__ssvfscanf_r+0x1214>)
 800e0d2:	400e      	ands	r6, r1
 800e0d4:	702a      	strb	r2, [r5, #0]
 800e0d6:	3501      	adds	r5, #1
 800e0d8:	e7e2      	b.n	800e0a0 <__ssvfscanf_r+0x10b8>
 800e0da:	0531      	lsls	r1, r6, #20
 800e0dc:	d54c      	bpl.n	800e178 <__ssvfscanf_r+0x1190>
 800e0de:	6a39      	ldr	r1, [r7, #32]
 800e0e0:	1909      	adds	r1, r1, r4
 800e0e2:	2900      	cmp	r1, #0
 800e0e4:	d040      	beq.n	800e168 <__ssvfscanf_r+0x1180>
 800e0e6:	e047      	b.n	800e178 <__ssvfscanf_r+0x1190>
 800e0e8:	2198      	movs	r1, #152	; 0x98
 800e0ea:	2080      	movs	r0, #128	; 0x80
 800e0ec:	0109      	lsls	r1, r1, #4
 800e0ee:	4031      	ands	r1, r6
 800e0f0:	0040      	lsls	r0, r0, #1
 800e0f2:	4281      	cmp	r1, r0
 800e0f4:	d140      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e0f6:	69f9      	ldr	r1, [r7, #28]
 800e0f8:	2901      	cmp	r1, #1
 800e0fa:	d13d      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e0fc:	2080      	movs	r0, #128	; 0x80
 800e0fe:	4940      	ldr	r1, [pc, #256]	; (800e200 <__ssvfscanf_r+0x1218>)
 800e100:	0100      	lsls	r0, r0, #4
 800e102:	400e      	ands	r6, r1
 800e104:	3132      	adds	r1, #50	; 0x32
 800e106:	31ff      	adds	r1, #255	; 0xff
 800e108:	7029      	strb	r1, [r5, #0]
 800e10a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e10c:	4306      	orrs	r6, r0
 800e10e:	3901      	subs	r1, #1
 800e110:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e112:	3501      	adds	r5, #1
 800e114:	2100      	movs	r1, #0
 800e116:	61f9      	str	r1, [r7, #28]
 800e118:	e7dc      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e11a:	2180      	movs	r1, #128	; 0x80
 800e11c:	420e      	tst	r6, r1
 800e11e:	d02b      	beq.n	800e178 <__ssvfscanf_r+0x1190>
 800e120:	438e      	bics	r6, r1
 800e122:	e7d7      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e124:	6a39      	ldr	r1, [r7, #32]
 800e126:	2900      	cmp	r1, #0
 800e128:	d10d      	bne.n	800e146 <__ssvfscanf_r+0x115e>
 800e12a:	69f9      	ldr	r1, [r7, #28]
 800e12c:	2900      	cmp	r1, #0
 800e12e:	d10e      	bne.n	800e14e <__ssvfscanf_r+0x1166>
 800e130:	21e0      	movs	r1, #224	; 0xe0
 800e132:	0030      	movs	r0, r6
 800e134:	00c9      	lsls	r1, r1, #3
 800e136:	4008      	ands	r0, r1
 800e138:	4288      	cmp	r0, r1
 800e13a:	d108      	bne.n	800e14e <__ssvfscanf_r+0x1166>
 800e13c:	4931      	ldr	r1, [pc, #196]	; (800e204 <__ssvfscanf_r+0x121c>)
 800e13e:	400e      	ands	r6, r1
 800e140:	2101      	movs	r1, #1
 800e142:	6239      	str	r1, [r7, #32]
 800e144:	e7c6      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e146:	6a39      	ldr	r1, [r7, #32]
 800e148:	2902      	cmp	r1, #2
 800e14a:	d100      	bne.n	800e14e <__ssvfscanf_r+0x1166>
 800e14c:	e089      	b.n	800e262 <__ssvfscanf_r+0x127a>
 800e14e:	2c01      	cmp	r4, #1
 800e150:	d001      	beq.n	800e156 <__ssvfscanf_r+0x116e>
 800e152:	2c04      	cmp	r4, #4
 800e154:	d110      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e156:	3401      	adds	r4, #1
 800e158:	b2e4      	uxtb	r4, r4
 800e15a:	e7bb      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e15c:	0531      	lsls	r1, r6, #20
 800e15e:	d508      	bpl.n	800e172 <__ssvfscanf_r+0x118a>
 800e160:	6a39      	ldr	r1, [r7, #32]
 800e162:	1909      	adds	r1, r1, r4
 800e164:	2900      	cmp	r1, #0
 800e166:	d104      	bne.n	800e172 <__ssvfscanf_r+0x118a>
 800e168:	4824      	ldr	r0, [pc, #144]	; (800e1fc <__ssvfscanf_r+0x1214>)
 800e16a:	000c      	movs	r4, r1
 800e16c:	4006      	ands	r6, r0
 800e16e:	6239      	str	r1, [r7, #32]
 800e170:	e7b0      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e172:	6a39      	ldr	r1, [r7, #32]
 800e174:	2901      	cmp	r1, #1
 800e176:	d076      	beq.n	800e266 <__ssvfscanf_r+0x127e>
 800e178:	69fb      	ldr	r3, [r7, #28]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d001      	beq.n	800e182 <__ssvfscanf_r+0x119a>
 800e17e:	4b20      	ldr	r3, [pc, #128]	; (800e200 <__ssvfscanf_r+0x1218>)
 800e180:	401e      	ands	r6, r3
 800e182:	6a3b      	ldr	r3, [r7, #32]
 800e184:	3b01      	subs	r3, #1
 800e186:	2b01      	cmp	r3, #1
 800e188:	d877      	bhi.n	800e27a <__ssvfscanf_r+0x1292>
 800e18a:	238c      	movs	r3, #140	; 0x8c
 800e18c:	2248      	movs	r2, #72	; 0x48
 800e18e:	005b      	lsls	r3, r3, #1
 800e190:	189b      	adds	r3, r3, r2
 800e192:	19db      	adds	r3, r3, r7
 800e194:	429d      	cmp	r5, r3
 800e196:	d801      	bhi.n	800e19c <__ssvfscanf_r+0x11b4>
 800e198:	f7ff f823 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800e19c:	3d01      	subs	r5, #1
 800e19e:	7829      	ldrb	r1, [r5, #0]
 800e1a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e1a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e1a4:	f001 fe78 	bl	800fe98 <_sungetc_r>
 800e1a8:	e7ef      	b.n	800e18a <__ssvfscanf_r+0x11a2>
 800e1aa:	2c00      	cmp	r4, #0
 800e1ac:	d10c      	bne.n	800e1c8 <__ssvfscanf_r+0x11e0>
 800e1ae:	69f9      	ldr	r1, [r7, #28]
 800e1b0:	2900      	cmp	r1, #0
 800e1b2:	d1e4      	bne.n	800e17e <__ssvfscanf_r+0x1196>
 800e1b4:	21e0      	movs	r1, #224	; 0xe0
 800e1b6:	0030      	movs	r0, r6
 800e1b8:	00c9      	lsls	r1, r1, #3
 800e1ba:	4008      	ands	r0, r1
 800e1bc:	4288      	cmp	r0, r1
 800e1be:	d1e0      	bne.n	800e182 <__ssvfscanf_r+0x119a>
 800e1c0:	4910      	ldr	r1, [pc, #64]	; (800e204 <__ssvfscanf_r+0x121c>)
 800e1c2:	3401      	adds	r4, #1
 800e1c4:	400e      	ands	r6, r1
 800e1c6:	e785      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e1c8:	20fd      	movs	r0, #253	; 0xfd
 800e1ca:	1ee1      	subs	r1, r4, #3
 800e1cc:	4201      	tst	r1, r0
 800e1ce:	d1d3      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e1d0:	e7c1      	b.n	800e156 <__ssvfscanf_r+0x116e>
 800e1d2:	0531      	lsls	r1, r6, #20
 800e1d4:	d503      	bpl.n	800e1de <__ssvfscanf_r+0x11f6>
 800e1d6:	6a39      	ldr	r1, [r7, #32]
 800e1d8:	1909      	adds	r1, r1, r4
 800e1da:	2900      	cmp	r1, #0
 800e1dc:	d0c4      	beq.n	800e168 <__ssvfscanf_r+0x1180>
 800e1de:	2c02      	cmp	r4, #2
 800e1e0:	d1ca      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e1e2:	2403      	movs	r4, #3
 800e1e4:	e776      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e1e6:	2c06      	cmp	r4, #6
 800e1e8:	d1c6      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e1ea:	2407      	movs	r4, #7
 800e1ec:	e772      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e1ee:	2c07      	cmp	r4, #7
 800e1f0:	d1c2      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e1f2:	2408      	movs	r4, #8
 800e1f4:	e76e      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e1f6:	46c0      	nop			; (mov r8, r8)
 800e1f8:	0800fa41 	.word	0x0800fa41
 800e1fc:	fffffe7f 	.word	0xfffffe7f
 800e200:	fffffeff 	.word	0xfffffeff
 800e204:	fffff87f 	.word	0xfffff87f
 800e208:	0531      	lsls	r1, r6, #20
 800e20a:	d5b5      	bpl.n	800e178 <__ssvfscanf_r+0x1190>
 800e20c:	21a0      	movs	r1, #160	; 0xa0
 800e20e:	2080      	movs	r0, #128	; 0x80
 800e210:	00c9      	lsls	r1, r1, #3
 800e212:	00c0      	lsls	r0, r0, #3
 800e214:	4031      	ands	r1, r6
 800e216:	4281      	cmp	r1, r0
 800e218:	d004      	beq.n	800e224 <__ssvfscanf_r+0x123c>
 800e21a:	4206      	tst	r6, r0
 800e21c:	d0ac      	beq.n	800e178 <__ssvfscanf_r+0x1190>
 800e21e:	69f9      	ldr	r1, [r7, #28]
 800e220:	2900      	cmp	r1, #0
 800e222:	d0ae      	beq.n	800e182 <__ssvfscanf_r+0x119a>
 800e224:	2180      	movs	r1, #128	; 0x80
 800e226:	0089      	lsls	r1, r1, #2
 800e228:	420e      	tst	r6, r1
 800e22a:	d104      	bne.n	800e236 <__ssvfscanf_r+0x124e>
 800e22c:	69f9      	ldr	r1, [r7, #28]
 800e22e:	6938      	ldr	r0, [r7, #16]
 800e230:	607d      	str	r5, [r7, #4]
 800e232:	1a09      	subs	r1, r1, r0
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	20c0      	movs	r0, #192	; 0xc0
 800e238:	4973      	ldr	r1, [pc, #460]	; (800e408 <__ssvfscanf_r+0x1420>)
 800e23a:	0040      	lsls	r0, r0, #1
 800e23c:	400e      	ands	r6, r1
 800e23e:	4306      	orrs	r6, r0
 800e240:	e768      	b.n	800e114 <__ssvfscanf_r+0x112c>
 800e242:	0531      	lsls	r1, r6, #20
 800e244:	d5e2      	bpl.n	800e20c <__ssvfscanf_r+0x1224>
 800e246:	e74a      	b.n	800e0de <__ssvfscanf_r+0x10f6>
 800e248:	6839      	ldr	r1, [r7, #0]
 800e24a:	7809      	ldrb	r1, [r1, #0]
 800e24c:	4291      	cmp	r1, r2
 800e24e:	d193      	bne.n	800e178 <__ssvfscanf_r+0x1190>
 800e250:	2180      	movs	r1, #128	; 0x80
 800e252:	0089      	lsls	r1, r1, #2
 800e254:	420e      	tst	r6, r1
 800e256:	d08f      	beq.n	800e178 <__ssvfscanf_r+0x1190>
 800e258:	496c      	ldr	r1, [pc, #432]	; (800e40c <__ssvfscanf_r+0x1424>)
 800e25a:	400e      	ands	r6, r1
 800e25c:	69f9      	ldr	r1, [r7, #28]
 800e25e:	6139      	str	r1, [r7, #16]
 800e260:	e738      	b.n	800e0d4 <__ssvfscanf_r+0x10ec>
 800e262:	2103      	movs	r1, #3
 800e264:	e76d      	b.n	800e142 <__ssvfscanf_r+0x115a>
 800e266:	2102      	movs	r1, #2
 800e268:	e76b      	b.n	800e142 <__ssvfscanf_r+0x115a>
 800e26a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e26c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e26e:	f001 fe4f 	bl	800ff10 <__ssrefill_r>
 800e272:	2800      	cmp	r0, #0
 800e274:	d100      	bne.n	800e278 <__ssvfscanf_r+0x1290>
 800e276:	e723      	b.n	800e0c0 <__ssvfscanf_r+0x10d8>
 800e278:	e77e      	b.n	800e178 <__ssvfscanf_r+0x1190>
 800e27a:	1e63      	subs	r3, r4, #1
 800e27c:	2b06      	cmp	r3, #6
 800e27e:	d825      	bhi.n	800e2cc <__ssvfscanf_r+0x12e4>
 800e280:	2c02      	cmp	r4, #2
 800e282:	d837      	bhi.n	800e2f4 <__ssvfscanf_r+0x130c>
 800e284:	238c      	movs	r3, #140	; 0x8c
 800e286:	2248      	movs	r2, #72	; 0x48
 800e288:	005b      	lsls	r3, r3, #1
 800e28a:	189b      	adds	r3, r3, r2
 800e28c:	19db      	adds	r3, r3, r7
 800e28e:	429d      	cmp	r5, r3
 800e290:	d801      	bhi.n	800e296 <__ssvfscanf_r+0x12ae>
 800e292:	f7fe ffa6 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800e296:	3d01      	subs	r5, #1
 800e298:	7829      	ldrb	r1, [r5, #0]
 800e29a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e29c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e29e:	f001 fdfb 	bl	800fe98 <_sungetc_r>
 800e2a2:	e7ef      	b.n	800e284 <__ssvfscanf_r+0x129c>
 800e2a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2a8:	3b01      	subs	r3, #1
 800e2aa:	7819      	ldrb	r1, [r3, #0]
 800e2ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e2ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e2b0:	f001 fdf2 	bl	800fe98 <_sungetc_r>
 800e2b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2b6:	6a3a      	ldr	r2, [r7, #32]
 800e2b8:	189b      	adds	r3, r3, r2
 800e2ba:	b2db      	uxtb	r3, r3
 800e2bc:	2b03      	cmp	r3, #3
 800e2be:	d8f1      	bhi.n	800e2a4 <__ssvfscanf_r+0x12bc>
 800e2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2c2:	3c03      	subs	r4, #3
 800e2c4:	b2e4      	uxtb	r4, r4
 800e2c6:	1b1b      	subs	r3, r3, r4
 800e2c8:	1b2d      	subs	r5, r5, r4
 800e2ca:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2cc:	05f3      	lsls	r3, r6, #23
 800e2ce:	d52f      	bpl.n	800e330 <__ssvfscanf_r+0x1348>
 800e2d0:	0573      	lsls	r3, r6, #21
 800e2d2:	d514      	bpl.n	800e2fe <__ssvfscanf_r+0x1316>
 800e2d4:	238c      	movs	r3, #140	; 0x8c
 800e2d6:	2248      	movs	r2, #72	; 0x48
 800e2d8:	005b      	lsls	r3, r3, #1
 800e2da:	189b      	adds	r3, r3, r2
 800e2dc:	19db      	adds	r3, r3, r7
 800e2de:	429d      	cmp	r5, r3
 800e2e0:	d801      	bhi.n	800e2e6 <__ssvfscanf_r+0x12fe>
 800e2e2:	f7fe ff7e 	bl	800d1e2 <__ssvfscanf_r+0x1fa>
 800e2e6:	3d01      	subs	r5, #1
 800e2e8:	7829      	ldrb	r1, [r5, #0]
 800e2ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2ec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e2ee:	f001 fdd3 	bl	800fe98 <_sungetc_r>
 800e2f2:	e7ef      	b.n	800e2d4 <__ssvfscanf_r+0x12ec>
 800e2f4:	1b63      	subs	r3, r4, r5
 800e2f6:	b2db      	uxtb	r3, r3
 800e2f8:	63fd      	str	r5, [r7, #60]	; 0x3c
 800e2fa:	623b      	str	r3, [r7, #32]
 800e2fc:	e7da      	b.n	800e2b4 <__ssvfscanf_r+0x12cc>
 800e2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e300:	1e6c      	subs	r4, r5, #1
 800e302:	7821      	ldrb	r1, [r4, #0]
 800e304:	3b01      	subs	r3, #1
 800e306:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e308:	2965      	cmp	r1, #101	; 0x65
 800e30a:	d00a      	beq.n	800e322 <__ssvfscanf_r+0x133a>
 800e30c:	2945      	cmp	r1, #69	; 0x45
 800e30e:	d008      	beq.n	800e322 <__ssvfscanf_r+0x133a>
 800e310:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e312:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e314:	f001 fdc0 	bl	800fe98 <_sungetc_r>
 800e318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e31a:	1eac      	subs	r4, r5, #2
 800e31c:	3b02      	subs	r3, #2
 800e31e:	7821      	ldrb	r1, [r4, #0]
 800e320:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e322:	0025      	movs	r5, r4
 800e324:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e326:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e328:	f001 fdb6 	bl	800fe98 <_sungetc_r>
 800e32c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e32e:	63bb      	str	r3, [r7, #56]	; 0x38
 800e330:	2310      	movs	r3, #16
 800e332:	0032      	movs	r2, r6
 800e334:	401a      	ands	r2, r3
 800e336:	421e      	tst	r6, r3
 800e338:	d001      	beq.n	800e33e <__ssvfscanf_r+0x1356>
 800e33a:	f7fe fe71 	bl	800d020 <__ssvfscanf_r+0x38>
 800e33e:	23c0      	movs	r3, #192	; 0xc0
 800e340:	2180      	movs	r1, #128	; 0x80
 800e342:	00db      	lsls	r3, r3, #3
 800e344:	702a      	strb	r2, [r5, #0]
 800e346:	4033      	ands	r3, r6
 800e348:	00c9      	lsls	r1, r1, #3
 800e34a:	428b      	cmp	r3, r1
 800e34c:	d11f      	bne.n	800e38e <__ssvfscanf_r+0x13a6>
 800e34e:	693b      	ldr	r3, [r7, #16]
 800e350:	69fa      	ldr	r2, [r7, #28]
 800e352:	69f9      	ldr	r1, [r7, #28]
 800e354:	1a9a      	subs	r2, r3, r2
 800e356:	428b      	cmp	r3, r1
 800e358:	d125      	bne.n	800e3a6 <__ssvfscanf_r+0x13be>
 800e35a:	238c      	movs	r3, #140	; 0x8c
 800e35c:	2148      	movs	r1, #72	; 0x48
 800e35e:	005b      	lsls	r3, r3, #1
 800e360:	185b      	adds	r3, r3, r1
 800e362:	19d9      	adds	r1, r3, r7
 800e364:	2200      	movs	r2, #0
 800e366:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e368:	f7fb ffca 	bl	800a300 <_strtod_r>
 800e36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e36e:	0004      	movs	r4, r0
 800e370:	3304      	adds	r3, #4
 800e372:	000d      	movs	r5, r1
 800e374:	623b      	str	r3, [r7, #32]
 800e376:	07f3      	lsls	r3, r6, #31
 800e378:	d523      	bpl.n	800e3c2 <__ssvfscanf_r+0x13da>
 800e37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	601c      	str	r4, [r3, #0]
 800e380:	605d      	str	r5, [r3, #4]
 800e382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e384:	3301      	adds	r3, #1
 800e386:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e388:	6a3b      	ldr	r3, [r7, #32]
 800e38a:	f7fe ffa5 	bl	800d2d8 <__ssvfscanf_r+0x2f0>
 800e38e:	68bb      	ldr	r3, [r7, #8]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d0e2      	beq.n	800e35a <__ssvfscanf_r+0x1372>
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e398:	1c59      	adds	r1, r3, #1
 800e39a:	230a      	movs	r3, #10
 800e39c:	f7fc f84c 	bl	800a438 <_strtol_r>
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	687d      	ldr	r5, [r7, #4]
 800e3a4:	1ac2      	subs	r2, r0, r3
 800e3a6:	2148      	movs	r1, #72	; 0x48
 800e3a8:	4b19      	ldr	r3, [pc, #100]	; (800e410 <__ssvfscanf_r+0x1428>)
 800e3aa:	185b      	adds	r3, r3, r1
 800e3ac:	19db      	adds	r3, r3, r7
 800e3ae:	429d      	cmp	r5, r3
 800e3b0:	d302      	bcc.n	800e3b8 <__ssvfscanf_r+0x13d0>
 800e3b2:	4b18      	ldr	r3, [pc, #96]	; (800e414 <__ssvfscanf_r+0x142c>)
 800e3b4:	185b      	adds	r3, r3, r1
 800e3b6:	19dd      	adds	r5, r3, r7
 800e3b8:	0028      	movs	r0, r5
 800e3ba:	4917      	ldr	r1, [pc, #92]	; (800e418 <__ssvfscanf_r+0x1430>)
 800e3bc:	f7fc f944 	bl	800a648 <sprintf>
 800e3c0:	e7cb      	b.n	800e35a <__ssvfscanf_r+0x1372>
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e3c8:	07b6      	lsls	r6, r6, #30
 800e3ca:	d4d8      	bmi.n	800e37e <__ssvfscanf_r+0x1396>
 800e3cc:	0002      	movs	r2, r0
 800e3ce:	000b      	movs	r3, r1
 800e3d0:	f7f3 ff90 	bl	80022f4 <__aeabi_dcmpun>
 800e3d4:	2800      	cmp	r0, #0
 800e3d6:	d005      	beq.n	800e3e4 <__ssvfscanf_r+0x13fc>
 800e3d8:	4810      	ldr	r0, [pc, #64]	; (800e41c <__ssvfscanf_r+0x1434>)
 800e3da:	f7fc fabf 	bl	800a95c <nanf>
 800e3de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3e0:	6018      	str	r0, [r3, #0]
 800e3e2:	e7ce      	b.n	800e382 <__ssvfscanf_r+0x139a>
 800e3e4:	0020      	movs	r0, r4
 800e3e6:	0029      	movs	r1, r5
 800e3e8:	f7f4 f82e 	bl	8002448 <__aeabi_d2f>
 800e3ec:	e7f7      	b.n	800e3de <__ssvfscanf_r+0x13f6>
 800e3ee:	00a3      	lsls	r3, r4, #2
 800e3f0:	18ed      	adds	r5, r5, r3
 800e3f2:	682b      	ldr	r3, [r5, #0]
 800e3f4:	3401      	adds	r4, #1
 800e3f6:	6818      	ldr	r0, [r3, #0]
 800e3f8:	f7fa ff32 	bl	8009260 <free>
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	682b      	ldr	r3, [r5, #0]
 800e400:	601a      	str	r2, [r3, #0]
 800e402:	f7fe ffc3 	bl	800d38c <__ssvfscanf_r+0x3a4>
 800e406:	46c0      	nop			; (mov r8, r8)
 800e408:	fffff07f 	.word	0xfffff07f
 800e40c:	fffffd7f 	.word	0xfffffd7f
 800e410:	0000026b 	.word	0x0000026b
 800e414:	0000026a 	.word	0x0000026a
 800e418:	08012e60 	.word	0x08012e60
 800e41c:	08012ec3 	.word	0x08012ec3

0800e420 <_fclose_r>:
 800e420:	b570      	push	{r4, r5, r6, lr}
 800e422:	0005      	movs	r5, r0
 800e424:	1e0c      	subs	r4, r1, #0
 800e426:	d102      	bne.n	800e42e <_fclose_r+0xe>
 800e428:	2600      	movs	r6, #0
 800e42a:	0030      	movs	r0, r6
 800e42c:	bd70      	pop	{r4, r5, r6, pc}
 800e42e:	2800      	cmp	r0, #0
 800e430:	d004      	beq.n	800e43c <_fclose_r+0x1c>
 800e432:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e434:	2b00      	cmp	r3, #0
 800e436:	d101      	bne.n	800e43c <_fclose_r+0x1c>
 800e438:	f7fc f89e 	bl	800a578 <__sinit>
 800e43c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e43e:	07db      	lsls	r3, r3, #31
 800e440:	d405      	bmi.n	800e44e <_fclose_r+0x2e>
 800e442:	89a3      	ldrh	r3, [r4, #12]
 800e444:	059b      	lsls	r3, r3, #22
 800e446:	d402      	bmi.n	800e44e <_fclose_r+0x2e>
 800e448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e44a:	f7fc fa6b 	bl	800a924 <__retarget_lock_acquire_recursive>
 800e44e:	220c      	movs	r2, #12
 800e450:	5ea3      	ldrsh	r3, [r4, r2]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d109      	bne.n	800e46a <_fclose_r+0x4a>
 800e456:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e458:	3301      	adds	r3, #1
 800e45a:	0016      	movs	r6, r2
 800e45c:	401e      	ands	r6, r3
 800e45e:	421a      	tst	r2, r3
 800e460:	d1e2      	bne.n	800e428 <_fclose_r+0x8>
 800e462:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e464:	f7fc fa5f 	bl	800a926 <__retarget_lock_release_recursive>
 800e468:	e7df      	b.n	800e42a <_fclose_r+0xa>
 800e46a:	0021      	movs	r1, r4
 800e46c:	0028      	movs	r0, r5
 800e46e:	f000 f837 	bl	800e4e0 <__sflush_r>
 800e472:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e474:	0006      	movs	r6, r0
 800e476:	2b00      	cmp	r3, #0
 800e478:	d006      	beq.n	800e488 <_fclose_r+0x68>
 800e47a:	0028      	movs	r0, r5
 800e47c:	69e1      	ldr	r1, [r4, #28]
 800e47e:	4798      	blx	r3
 800e480:	2800      	cmp	r0, #0
 800e482:	da01      	bge.n	800e488 <_fclose_r+0x68>
 800e484:	2601      	movs	r6, #1
 800e486:	4276      	negs	r6, r6
 800e488:	89a3      	ldrh	r3, [r4, #12]
 800e48a:	061b      	lsls	r3, r3, #24
 800e48c:	d503      	bpl.n	800e496 <_fclose_r+0x76>
 800e48e:	0028      	movs	r0, r5
 800e490:	6921      	ldr	r1, [r4, #16]
 800e492:	f7fc facf 	bl	800aa34 <_free_r>
 800e496:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e498:	2900      	cmp	r1, #0
 800e49a:	d008      	beq.n	800e4ae <_fclose_r+0x8e>
 800e49c:	0023      	movs	r3, r4
 800e49e:	3340      	adds	r3, #64	; 0x40
 800e4a0:	4299      	cmp	r1, r3
 800e4a2:	d002      	beq.n	800e4aa <_fclose_r+0x8a>
 800e4a4:	0028      	movs	r0, r5
 800e4a6:	f7fc fac5 	bl	800aa34 <_free_r>
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	6323      	str	r3, [r4, #48]	; 0x30
 800e4ae:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e4b0:	2900      	cmp	r1, #0
 800e4b2:	d004      	beq.n	800e4be <_fclose_r+0x9e>
 800e4b4:	0028      	movs	r0, r5
 800e4b6:	f7fc fabd 	bl	800aa34 <_free_r>
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	6463      	str	r3, [r4, #68]	; 0x44
 800e4be:	f7fc f84b 	bl	800a558 <__sfp_lock_acquire>
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	81a3      	strh	r3, [r4, #12]
 800e4c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e4c8:	07db      	lsls	r3, r3, #31
 800e4ca:	d402      	bmi.n	800e4d2 <_fclose_r+0xb2>
 800e4cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4ce:	f7fc fa2a 	bl	800a926 <__retarget_lock_release_recursive>
 800e4d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4d4:	f7fc fa25 	bl	800a922 <__retarget_lock_close_recursive>
 800e4d8:	f7fc f846 	bl	800a568 <__sfp_lock_release>
 800e4dc:	e7a5      	b.n	800e42a <_fclose_r+0xa>
	...

0800e4e0 <__sflush_r>:
 800e4e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4e2:	230c      	movs	r3, #12
 800e4e4:	5eca      	ldrsh	r2, [r1, r3]
 800e4e6:	000c      	movs	r4, r1
 800e4e8:	0005      	movs	r5, r0
 800e4ea:	b291      	uxth	r1, r2
 800e4ec:	0713      	lsls	r3, r2, #28
 800e4ee:	d464      	bmi.n	800e5ba <__sflush_r+0xda>
 800e4f0:	2380      	movs	r3, #128	; 0x80
 800e4f2:	011b      	lsls	r3, r3, #4
 800e4f4:	4313      	orrs	r3, r2
 800e4f6:	6862      	ldr	r2, [r4, #4]
 800e4f8:	81a3      	strh	r3, [r4, #12]
 800e4fa:	2a00      	cmp	r2, #0
 800e4fc:	dc04      	bgt.n	800e508 <__sflush_r+0x28>
 800e4fe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800e500:	2a00      	cmp	r2, #0
 800e502:	dc01      	bgt.n	800e508 <__sflush_r+0x28>
 800e504:	2000      	movs	r0, #0
 800e506:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e508:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800e50a:	2f00      	cmp	r7, #0
 800e50c:	d0fa      	beq.n	800e504 <__sflush_r+0x24>
 800e50e:	2200      	movs	r2, #0
 800e510:	2080      	movs	r0, #128	; 0x80
 800e512:	682e      	ldr	r6, [r5, #0]
 800e514:	602a      	str	r2, [r5, #0]
 800e516:	001a      	movs	r2, r3
 800e518:	0140      	lsls	r0, r0, #5
 800e51a:	69e1      	ldr	r1, [r4, #28]
 800e51c:	4002      	ands	r2, r0
 800e51e:	4203      	tst	r3, r0
 800e520:	d038      	beq.n	800e594 <__sflush_r+0xb4>
 800e522:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800e524:	89a3      	ldrh	r3, [r4, #12]
 800e526:	075b      	lsls	r3, r3, #29
 800e528:	d506      	bpl.n	800e538 <__sflush_r+0x58>
 800e52a:	6863      	ldr	r3, [r4, #4]
 800e52c:	1ac0      	subs	r0, r0, r3
 800e52e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e530:	2b00      	cmp	r3, #0
 800e532:	d001      	beq.n	800e538 <__sflush_r+0x58>
 800e534:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e536:	1ac0      	subs	r0, r0, r3
 800e538:	0002      	movs	r2, r0
 800e53a:	2300      	movs	r3, #0
 800e53c:	0028      	movs	r0, r5
 800e53e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800e540:	69e1      	ldr	r1, [r4, #28]
 800e542:	47b8      	blx	r7
 800e544:	89a2      	ldrh	r2, [r4, #12]
 800e546:	1c43      	adds	r3, r0, #1
 800e548:	d106      	bne.n	800e558 <__sflush_r+0x78>
 800e54a:	6829      	ldr	r1, [r5, #0]
 800e54c:	291d      	cmp	r1, #29
 800e54e:	d830      	bhi.n	800e5b2 <__sflush_r+0xd2>
 800e550:	4b2c      	ldr	r3, [pc, #176]	; (800e604 <__sflush_r+0x124>)
 800e552:	410b      	asrs	r3, r1
 800e554:	07db      	lsls	r3, r3, #31
 800e556:	d42c      	bmi.n	800e5b2 <__sflush_r+0xd2>
 800e558:	4b2b      	ldr	r3, [pc, #172]	; (800e608 <__sflush_r+0x128>)
 800e55a:	4013      	ands	r3, r2
 800e55c:	2200      	movs	r2, #0
 800e55e:	6062      	str	r2, [r4, #4]
 800e560:	6922      	ldr	r2, [r4, #16]
 800e562:	b21b      	sxth	r3, r3
 800e564:	81a3      	strh	r3, [r4, #12]
 800e566:	6022      	str	r2, [r4, #0]
 800e568:	04db      	lsls	r3, r3, #19
 800e56a:	d505      	bpl.n	800e578 <__sflush_r+0x98>
 800e56c:	1c43      	adds	r3, r0, #1
 800e56e:	d102      	bne.n	800e576 <__sflush_r+0x96>
 800e570:	682b      	ldr	r3, [r5, #0]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d100      	bne.n	800e578 <__sflush_r+0x98>
 800e576:	6520      	str	r0, [r4, #80]	; 0x50
 800e578:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e57a:	602e      	str	r6, [r5, #0]
 800e57c:	2900      	cmp	r1, #0
 800e57e:	d0c1      	beq.n	800e504 <__sflush_r+0x24>
 800e580:	0023      	movs	r3, r4
 800e582:	3340      	adds	r3, #64	; 0x40
 800e584:	4299      	cmp	r1, r3
 800e586:	d002      	beq.n	800e58e <__sflush_r+0xae>
 800e588:	0028      	movs	r0, r5
 800e58a:	f7fc fa53 	bl	800aa34 <_free_r>
 800e58e:	2000      	movs	r0, #0
 800e590:	6320      	str	r0, [r4, #48]	; 0x30
 800e592:	e7b8      	b.n	800e506 <__sflush_r+0x26>
 800e594:	2301      	movs	r3, #1
 800e596:	0028      	movs	r0, r5
 800e598:	47b8      	blx	r7
 800e59a:	1c43      	adds	r3, r0, #1
 800e59c:	d1c2      	bne.n	800e524 <__sflush_r+0x44>
 800e59e:	682b      	ldr	r3, [r5, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d0bf      	beq.n	800e524 <__sflush_r+0x44>
 800e5a4:	2b1d      	cmp	r3, #29
 800e5a6:	d001      	beq.n	800e5ac <__sflush_r+0xcc>
 800e5a8:	2b16      	cmp	r3, #22
 800e5aa:	d101      	bne.n	800e5b0 <__sflush_r+0xd0>
 800e5ac:	602e      	str	r6, [r5, #0]
 800e5ae:	e7a9      	b.n	800e504 <__sflush_r+0x24>
 800e5b0:	89a2      	ldrh	r2, [r4, #12]
 800e5b2:	2340      	movs	r3, #64	; 0x40
 800e5b4:	4313      	orrs	r3, r2
 800e5b6:	81a3      	strh	r3, [r4, #12]
 800e5b8:	e7a5      	b.n	800e506 <__sflush_r+0x26>
 800e5ba:	6926      	ldr	r6, [r4, #16]
 800e5bc:	2e00      	cmp	r6, #0
 800e5be:	d0a1      	beq.n	800e504 <__sflush_r+0x24>
 800e5c0:	6827      	ldr	r7, [r4, #0]
 800e5c2:	6026      	str	r6, [r4, #0]
 800e5c4:	1bbb      	subs	r3, r7, r6
 800e5c6:	9301      	str	r3, [sp, #4]
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	0789      	lsls	r1, r1, #30
 800e5cc:	d100      	bne.n	800e5d0 <__sflush_r+0xf0>
 800e5ce:	6963      	ldr	r3, [r4, #20]
 800e5d0:	60a3      	str	r3, [r4, #8]
 800e5d2:	9b01      	ldr	r3, [sp, #4]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	dc00      	bgt.n	800e5da <__sflush_r+0xfa>
 800e5d8:	e794      	b.n	800e504 <__sflush_r+0x24>
 800e5da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5dc:	0032      	movs	r2, r6
 800e5de:	001f      	movs	r7, r3
 800e5e0:	0028      	movs	r0, r5
 800e5e2:	9b01      	ldr	r3, [sp, #4]
 800e5e4:	69e1      	ldr	r1, [r4, #28]
 800e5e6:	47b8      	blx	r7
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	dc06      	bgt.n	800e5fa <__sflush_r+0x11a>
 800e5ec:	2340      	movs	r3, #64	; 0x40
 800e5ee:	2001      	movs	r0, #1
 800e5f0:	89a2      	ldrh	r2, [r4, #12]
 800e5f2:	4240      	negs	r0, r0
 800e5f4:	4313      	orrs	r3, r2
 800e5f6:	81a3      	strh	r3, [r4, #12]
 800e5f8:	e785      	b.n	800e506 <__sflush_r+0x26>
 800e5fa:	9b01      	ldr	r3, [sp, #4]
 800e5fc:	1836      	adds	r6, r6, r0
 800e5fe:	1a1b      	subs	r3, r3, r0
 800e600:	9301      	str	r3, [sp, #4]
 800e602:	e7e6      	b.n	800e5d2 <__sflush_r+0xf2>
 800e604:	dfbffffe 	.word	0xdfbffffe
 800e608:	fffff7ff 	.word	0xfffff7ff

0800e60c <_fflush_r>:
 800e60c:	b570      	push	{r4, r5, r6, lr}
 800e60e:	0005      	movs	r5, r0
 800e610:	000c      	movs	r4, r1
 800e612:	2800      	cmp	r0, #0
 800e614:	d004      	beq.n	800e620 <_fflush_r+0x14>
 800e616:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d101      	bne.n	800e620 <_fflush_r+0x14>
 800e61c:	f7fb ffac 	bl	800a578 <__sinit>
 800e620:	220c      	movs	r2, #12
 800e622:	5ea3      	ldrsh	r3, [r4, r2]
 800e624:	1e1e      	subs	r6, r3, #0
 800e626:	d015      	beq.n	800e654 <_fflush_r+0x48>
 800e628:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e62a:	07d2      	lsls	r2, r2, #31
 800e62c:	d404      	bmi.n	800e638 <_fflush_r+0x2c>
 800e62e:	059b      	lsls	r3, r3, #22
 800e630:	d402      	bmi.n	800e638 <_fflush_r+0x2c>
 800e632:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e634:	f7fc f976 	bl	800a924 <__retarget_lock_acquire_recursive>
 800e638:	0021      	movs	r1, r4
 800e63a:	0028      	movs	r0, r5
 800e63c:	f7ff ff50 	bl	800e4e0 <__sflush_r>
 800e640:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e642:	0006      	movs	r6, r0
 800e644:	07db      	lsls	r3, r3, #31
 800e646:	d405      	bmi.n	800e654 <_fflush_r+0x48>
 800e648:	89a3      	ldrh	r3, [r4, #12]
 800e64a:	059b      	lsls	r3, r3, #22
 800e64c:	d402      	bmi.n	800e654 <_fflush_r+0x48>
 800e64e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e650:	f7fc f969 	bl	800a926 <__retarget_lock_release_recursive>
 800e654:	0030      	movs	r0, r6
 800e656:	bd70      	pop	{r4, r5, r6, pc}

0800e658 <__sccl>:
 800e658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e65a:	780b      	ldrb	r3, [r1, #0]
 800e65c:	0004      	movs	r4, r0
 800e65e:	2b5e      	cmp	r3, #94	; 0x5e
 800e660:	d019      	beq.n	800e696 <__sccl+0x3e>
 800e662:	2200      	movs	r2, #0
 800e664:	1c4d      	adds	r5, r1, #1
 800e666:	0021      	movs	r1, r4
 800e668:	1c60      	adds	r0, r4, #1
 800e66a:	30ff      	adds	r0, #255	; 0xff
 800e66c:	700a      	strb	r2, [r1, #0]
 800e66e:	3101      	adds	r1, #1
 800e670:	4281      	cmp	r1, r0
 800e672:	d1fb      	bne.n	800e66c <__sccl+0x14>
 800e674:	1e68      	subs	r0, r5, #1
 800e676:	2b00      	cmp	r3, #0
 800e678:	d00c      	beq.n	800e694 <__sccl+0x3c>
 800e67a:	2101      	movs	r1, #1
 800e67c:	262d      	movs	r6, #45	; 0x2d
 800e67e:	404a      	eors	r2, r1
 800e680:	0028      	movs	r0, r5
 800e682:	54e2      	strb	r2, [r4, r3]
 800e684:	7801      	ldrb	r1, [r0, #0]
 800e686:	1c45      	adds	r5, r0, #1
 800e688:	292d      	cmp	r1, #45	; 0x2d
 800e68a:	d00c      	beq.n	800e6a6 <__sccl+0x4e>
 800e68c:	295d      	cmp	r1, #93	; 0x5d
 800e68e:	d01d      	beq.n	800e6cc <__sccl+0x74>
 800e690:	2900      	cmp	r1, #0
 800e692:	d104      	bne.n	800e69e <__sccl+0x46>
 800e694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e696:	2201      	movs	r2, #1
 800e698:	784b      	ldrb	r3, [r1, #1]
 800e69a:	1c8d      	adds	r5, r1, #2
 800e69c:	e7e3      	b.n	800e666 <__sccl+0xe>
 800e69e:	000b      	movs	r3, r1
 800e6a0:	e7ee      	b.n	800e680 <__sccl+0x28>
 800e6a2:	0033      	movs	r3, r6
 800e6a4:	e7ec      	b.n	800e680 <__sccl+0x28>
 800e6a6:	7841      	ldrb	r1, [r0, #1]
 800e6a8:	295d      	cmp	r1, #93	; 0x5d
 800e6aa:	d0fa      	beq.n	800e6a2 <__sccl+0x4a>
 800e6ac:	428b      	cmp	r3, r1
 800e6ae:	dcf8      	bgt.n	800e6a2 <__sccl+0x4a>
 800e6b0:	001d      	movs	r5, r3
 800e6b2:	3002      	adds	r0, #2
 800e6b4:	3501      	adds	r5, #1
 800e6b6:	5562      	strb	r2, [r4, r5]
 800e6b8:	42a9      	cmp	r1, r5
 800e6ba:	dcfb      	bgt.n	800e6b4 <__sccl+0x5c>
 800e6bc:	2500      	movs	r5, #0
 800e6be:	1c5f      	adds	r7, r3, #1
 800e6c0:	428b      	cmp	r3, r1
 800e6c2:	da01      	bge.n	800e6c8 <__sccl+0x70>
 800e6c4:	1acd      	subs	r5, r1, r3
 800e6c6:	3d01      	subs	r5, #1
 800e6c8:	197b      	adds	r3, r7, r5
 800e6ca:	e7db      	b.n	800e684 <__sccl+0x2c>
 800e6cc:	0028      	movs	r0, r5
 800e6ce:	e7e1      	b.n	800e694 <__sccl+0x3c>

0800e6d0 <_localeconv_r>:
 800e6d0:	4800      	ldr	r0, [pc, #0]	; (800e6d4 <_localeconv_r+0x4>)
 800e6d2:	4770      	bx	lr
 800e6d4:	20000544 	.word	0x20000544

0800e6d8 <__libc_fini_array>:
 800e6d8:	b570      	push	{r4, r5, r6, lr}
 800e6da:	4c07      	ldr	r4, [pc, #28]	; (800e6f8 <__libc_fini_array+0x20>)
 800e6dc:	4d07      	ldr	r5, [pc, #28]	; (800e6fc <__libc_fini_array+0x24>)
 800e6de:	1b64      	subs	r4, r4, r5
 800e6e0:	10a4      	asrs	r4, r4, #2
 800e6e2:	2c00      	cmp	r4, #0
 800e6e4:	d102      	bne.n	800e6ec <__libc_fini_array+0x14>
 800e6e6:	f002 fdcd 	bl	8011284 <_fini>
 800e6ea:	bd70      	pop	{r4, r5, r6, pc}
 800e6ec:	3c01      	subs	r4, #1
 800e6ee:	00a3      	lsls	r3, r4, #2
 800e6f0:	58eb      	ldr	r3, [r5, r3]
 800e6f2:	4798      	blx	r3
 800e6f4:	e7f5      	b.n	800e6e2 <__libc_fini_array+0xa>
 800e6f6:	46c0      	nop			; (mov r8, r8)
 800e6f8:	08012f60 	.word	0x08012f60
 800e6fc:	08012f5c 	.word	0x08012f5c

0800e700 <memchr>:
 800e700:	b2c9      	uxtb	r1, r1
 800e702:	1882      	adds	r2, r0, r2
 800e704:	4290      	cmp	r0, r2
 800e706:	d101      	bne.n	800e70c <memchr+0xc>
 800e708:	2000      	movs	r0, #0
 800e70a:	4770      	bx	lr
 800e70c:	7803      	ldrb	r3, [r0, #0]
 800e70e:	428b      	cmp	r3, r1
 800e710:	d0fb      	beq.n	800e70a <memchr+0xa>
 800e712:	3001      	adds	r0, #1
 800e714:	e7f6      	b.n	800e704 <memchr+0x4>
	...

0800e718 <frexp>:
 800e718:	b570      	push	{r4, r5, r6, lr}
 800e71a:	0014      	movs	r4, r2
 800e71c:	2500      	movs	r5, #0
 800e71e:	6025      	str	r5, [r4, #0]
 800e720:	4d10      	ldr	r5, [pc, #64]	; (800e764 <frexp+0x4c>)
 800e722:	004b      	lsls	r3, r1, #1
 800e724:	000a      	movs	r2, r1
 800e726:	085b      	lsrs	r3, r3, #1
 800e728:	42ab      	cmp	r3, r5
 800e72a:	dc1a      	bgt.n	800e762 <frexp+0x4a>
 800e72c:	001d      	movs	r5, r3
 800e72e:	4305      	orrs	r5, r0
 800e730:	d017      	beq.n	800e762 <frexp+0x4a>
 800e732:	4d0d      	ldr	r5, [pc, #52]	; (800e768 <frexp+0x50>)
 800e734:	4229      	tst	r1, r5
 800e736:	d109      	bne.n	800e74c <frexp+0x34>
 800e738:	2200      	movs	r2, #0
 800e73a:	4b0c      	ldr	r3, [pc, #48]	; (800e76c <frexp+0x54>)
 800e73c:	f7f2 ff96 	bl	800166c <__aeabi_dmul>
 800e740:	2536      	movs	r5, #54	; 0x36
 800e742:	000a      	movs	r2, r1
 800e744:	004b      	lsls	r3, r1, #1
 800e746:	426d      	negs	r5, r5
 800e748:	085b      	lsrs	r3, r3, #1
 800e74a:	6025      	str	r5, [r4, #0]
 800e74c:	4d08      	ldr	r5, [pc, #32]	; (800e770 <frexp+0x58>)
 800e74e:	151b      	asrs	r3, r3, #20
 800e750:	195b      	adds	r3, r3, r5
 800e752:	6825      	ldr	r5, [r4, #0]
 800e754:	18eb      	adds	r3, r5, r3
 800e756:	6023      	str	r3, [r4, #0]
 800e758:	4b06      	ldr	r3, [pc, #24]	; (800e774 <frexp+0x5c>)
 800e75a:	401a      	ands	r2, r3
 800e75c:	4b06      	ldr	r3, [pc, #24]	; (800e778 <frexp+0x60>)
 800e75e:	4313      	orrs	r3, r2
 800e760:	0019      	movs	r1, r3
 800e762:	bd70      	pop	{r4, r5, r6, pc}
 800e764:	7fefffff 	.word	0x7fefffff
 800e768:	7ff00000 	.word	0x7ff00000
 800e76c:	43500000 	.word	0x43500000
 800e770:	fffffc02 	.word	0xfffffc02
 800e774:	800fffff 	.word	0x800fffff
 800e778:	3fe00000 	.word	0x3fe00000

0800e77c <__register_exitproc>:
 800e77c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e77e:	4f1c      	ldr	r7, [pc, #112]	; (800e7f0 <__register_exitproc+0x74>)
 800e780:	0004      	movs	r4, r0
 800e782:	6838      	ldr	r0, [r7, #0]
 800e784:	0016      	movs	r6, r2
 800e786:	9301      	str	r3, [sp, #4]
 800e788:	9100      	str	r1, [sp, #0]
 800e78a:	f7fc f8cb 	bl	800a924 <__retarget_lock_acquire_recursive>
 800e78e:	4a19      	ldr	r2, [pc, #100]	; (800e7f4 <__register_exitproc+0x78>)
 800e790:	6813      	ldr	r3, [r2, #0]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d101      	bne.n	800e79a <__register_exitproc+0x1e>
 800e796:	4b18      	ldr	r3, [pc, #96]	; (800e7f8 <__register_exitproc+0x7c>)
 800e798:	6013      	str	r3, [r2, #0]
 800e79a:	685a      	ldr	r2, [r3, #4]
 800e79c:	6838      	ldr	r0, [r7, #0]
 800e79e:	2a1f      	cmp	r2, #31
 800e7a0:	dd04      	ble.n	800e7ac <__register_exitproc+0x30>
 800e7a2:	f7fc f8c0 	bl	800a926 <__retarget_lock_release_recursive>
 800e7a6:	2001      	movs	r0, #1
 800e7a8:	4240      	negs	r0, r0
 800e7aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e7ac:	2c00      	cmp	r4, #0
 800e7ae:	d014      	beq.n	800e7da <__register_exitproc+0x5e>
 800e7b0:	0091      	lsls	r1, r2, #2
 800e7b2:	1859      	adds	r1, r3, r1
 800e7b4:	000f      	movs	r7, r1
 800e7b6:	3788      	adds	r7, #136	; 0x88
 800e7b8:	603e      	str	r6, [r7, #0]
 800e7ba:	2701      	movs	r7, #1
 800e7bc:	001e      	movs	r6, r3
 800e7be:	4097      	lsls	r7, r2
 800e7c0:	3685      	adds	r6, #133	; 0x85
 800e7c2:	36ff      	adds	r6, #255	; 0xff
 800e7c4:	6875      	ldr	r5, [r6, #4]
 800e7c6:	31fc      	adds	r1, #252	; 0xfc
 800e7c8:	433d      	orrs	r5, r7
 800e7ca:	6075      	str	r5, [r6, #4]
 800e7cc:	9d01      	ldr	r5, [sp, #4]
 800e7ce:	60cd      	str	r5, [r1, #12]
 800e7d0:	2c02      	cmp	r4, #2
 800e7d2:	d102      	bne.n	800e7da <__register_exitproc+0x5e>
 800e7d4:	68b1      	ldr	r1, [r6, #8]
 800e7d6:	4339      	orrs	r1, r7
 800e7d8:	60b1      	str	r1, [r6, #8]
 800e7da:	1c51      	adds	r1, r2, #1
 800e7dc:	6059      	str	r1, [r3, #4]
 800e7de:	3202      	adds	r2, #2
 800e7e0:	9900      	ldr	r1, [sp, #0]
 800e7e2:	0092      	lsls	r2, r2, #2
 800e7e4:	50d1      	str	r1, [r2, r3]
 800e7e6:	f7fc f89e 	bl	800a926 <__retarget_lock_release_recursive>
 800e7ea:	2000      	movs	r0, #0
 800e7ec:	e7dd      	b.n	800e7aa <__register_exitproc+0x2e>
 800e7ee:	46c0      	nop			; (mov r8, r8)
 800e7f0:	200006e4 	.word	0x200006e4
 800e7f4:	20000d48 	.word	0x20000d48
 800e7f8:	20000d4c 	.word	0x20000d4c

0800e7fc <__assert_func>:
 800e7fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800e7fe:	0014      	movs	r4, r2
 800e800:	001a      	movs	r2, r3
 800e802:	4b09      	ldr	r3, [pc, #36]	; (800e828 <__assert_func+0x2c>)
 800e804:	0005      	movs	r5, r0
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	000e      	movs	r6, r1
 800e80a:	68d8      	ldr	r0, [r3, #12]
 800e80c:	4b07      	ldr	r3, [pc, #28]	; (800e82c <__assert_func+0x30>)
 800e80e:	2c00      	cmp	r4, #0
 800e810:	d101      	bne.n	800e816 <__assert_func+0x1a>
 800e812:	4b07      	ldr	r3, [pc, #28]	; (800e830 <__assert_func+0x34>)
 800e814:	001c      	movs	r4, r3
 800e816:	4907      	ldr	r1, [pc, #28]	; (800e834 <__assert_func+0x38>)
 800e818:	9301      	str	r3, [sp, #4]
 800e81a:	9402      	str	r4, [sp, #8]
 800e81c:	002b      	movs	r3, r5
 800e81e:	9600      	str	r6, [sp, #0]
 800e820:	f001 faa6 	bl	800fd70 <fiprintf>
 800e824:	f002 fb8e 	bl	8010f44 <abort>
 800e828:	200006e0 	.word	0x200006e0
 800e82c:	08012e88 	.word	0x08012e88
 800e830:	08012ec3 	.word	0x08012ec3
 800e834:	08012e95 	.word	0x08012e95

0800e838 <_calloc_r>:
 800e838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e83a:	2400      	movs	r4, #0
 800e83c:	0c0b      	lsrs	r3, r1, #16
 800e83e:	0c16      	lsrs	r6, r2, #16
 800e840:	42a3      	cmp	r3, r4
 800e842:	d133      	bne.n	800e8ac <_calloc_r+0x74>
 800e844:	42a6      	cmp	r6, r4
 800e846:	d121      	bne.n	800e88c <_calloc_r+0x54>
 800e848:	b28b      	uxth	r3, r1
 800e84a:	b291      	uxth	r1, r2
 800e84c:	4359      	muls	r1, r3
 800e84e:	f7fa fd11 	bl	8009274 <_malloc_r>
 800e852:	1e05      	subs	r5, r0, #0
 800e854:	d033      	beq.n	800e8be <_calloc_r+0x86>
 800e856:	0003      	movs	r3, r0
 800e858:	3b08      	subs	r3, #8
 800e85a:	685a      	ldr	r2, [r3, #4]
 800e85c:	2303      	movs	r3, #3
 800e85e:	439a      	bics	r2, r3
 800e860:	3a04      	subs	r2, #4
 800e862:	2a24      	cmp	r2, #36	; 0x24
 800e864:	d832      	bhi.n	800e8cc <_calloc_r+0x94>
 800e866:	0003      	movs	r3, r0
 800e868:	2a13      	cmp	r2, #19
 800e86a:	d90a      	bls.n	800e882 <_calloc_r+0x4a>
 800e86c:	6004      	str	r4, [r0, #0]
 800e86e:	6044      	str	r4, [r0, #4]
 800e870:	3308      	adds	r3, #8
 800e872:	2a1b      	cmp	r2, #27
 800e874:	d905      	bls.n	800e882 <_calloc_r+0x4a>
 800e876:	6084      	str	r4, [r0, #8]
 800e878:	60c4      	str	r4, [r0, #12]
 800e87a:	2a24      	cmp	r2, #36	; 0x24
 800e87c:	d021      	beq.n	800e8c2 <_calloc_r+0x8a>
 800e87e:	0003      	movs	r3, r0
 800e880:	3310      	adds	r3, #16
 800e882:	2200      	movs	r2, #0
 800e884:	601a      	str	r2, [r3, #0]
 800e886:	605a      	str	r2, [r3, #4]
 800e888:	609a      	str	r2, [r3, #8]
 800e88a:	e018      	b.n	800e8be <_calloc_r+0x86>
 800e88c:	1c33      	adds	r3, r6, #0
 800e88e:	1c0d      	adds	r5, r1, #0
 800e890:	b289      	uxth	r1, r1
 800e892:	b292      	uxth	r2, r2
 800e894:	434a      	muls	r2, r1
 800e896:	b2ad      	uxth	r5, r5
 800e898:	b299      	uxth	r1, r3
 800e89a:	4369      	muls	r1, r5
 800e89c:	0c13      	lsrs	r3, r2, #16
 800e89e:	18c9      	adds	r1, r1, r3
 800e8a0:	0c0b      	lsrs	r3, r1, #16
 800e8a2:	d107      	bne.n	800e8b4 <_calloc_r+0x7c>
 800e8a4:	0409      	lsls	r1, r1, #16
 800e8a6:	b292      	uxth	r2, r2
 800e8a8:	4311      	orrs	r1, r2
 800e8aa:	e7d0      	b.n	800e84e <_calloc_r+0x16>
 800e8ac:	2e00      	cmp	r6, #0
 800e8ae:	d101      	bne.n	800e8b4 <_calloc_r+0x7c>
 800e8b0:	1c15      	adds	r5, r2, #0
 800e8b2:	e7ed      	b.n	800e890 <_calloc_r+0x58>
 800e8b4:	f7fc f80a 	bl	800a8cc <__errno>
 800e8b8:	230c      	movs	r3, #12
 800e8ba:	2500      	movs	r5, #0
 800e8bc:	6003      	str	r3, [r0, #0]
 800e8be:	0028      	movs	r0, r5
 800e8c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8c2:	0003      	movs	r3, r0
 800e8c4:	6104      	str	r4, [r0, #16]
 800e8c6:	3318      	adds	r3, #24
 800e8c8:	6144      	str	r4, [r0, #20]
 800e8ca:	e7da      	b.n	800e882 <_calloc_r+0x4a>
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	f7fb ff51 	bl	800a774 <memset>
 800e8d2:	e7f4      	b.n	800e8be <_calloc_r+0x86>

0800e8d4 <quorem>:
 800e8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e8d6:	6902      	ldr	r2, [r0, #16]
 800e8d8:	690b      	ldr	r3, [r1, #16]
 800e8da:	b089      	sub	sp, #36	; 0x24
 800e8dc:	0007      	movs	r7, r0
 800e8de:	9104      	str	r1, [sp, #16]
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	429a      	cmp	r2, r3
 800e8e4:	db69      	blt.n	800e9ba <quorem+0xe6>
 800e8e6:	3b01      	subs	r3, #1
 800e8e8:	009c      	lsls	r4, r3, #2
 800e8ea:	9301      	str	r3, [sp, #4]
 800e8ec:	000b      	movs	r3, r1
 800e8ee:	3314      	adds	r3, #20
 800e8f0:	9306      	str	r3, [sp, #24]
 800e8f2:	191b      	adds	r3, r3, r4
 800e8f4:	9305      	str	r3, [sp, #20]
 800e8f6:	003b      	movs	r3, r7
 800e8f8:	3314      	adds	r3, #20
 800e8fa:	9303      	str	r3, [sp, #12]
 800e8fc:	191c      	adds	r4, r3, r4
 800e8fe:	9b05      	ldr	r3, [sp, #20]
 800e900:	6826      	ldr	r6, [r4, #0]
 800e902:	681d      	ldr	r5, [r3, #0]
 800e904:	0030      	movs	r0, r6
 800e906:	3501      	adds	r5, #1
 800e908:	0029      	movs	r1, r5
 800e90a:	f7f1 fc17 	bl	800013c <__udivsi3>
 800e90e:	9002      	str	r0, [sp, #8]
 800e910:	42ae      	cmp	r6, r5
 800e912:	d329      	bcc.n	800e968 <quorem+0x94>
 800e914:	9b06      	ldr	r3, [sp, #24]
 800e916:	2600      	movs	r6, #0
 800e918:	469c      	mov	ip, r3
 800e91a:	9d03      	ldr	r5, [sp, #12]
 800e91c:	9606      	str	r6, [sp, #24]
 800e91e:	4662      	mov	r2, ip
 800e920:	ca08      	ldmia	r2!, {r3}
 800e922:	6828      	ldr	r0, [r5, #0]
 800e924:	4694      	mov	ip, r2
 800e926:	9a02      	ldr	r2, [sp, #8]
 800e928:	b299      	uxth	r1, r3
 800e92a:	4351      	muls	r1, r2
 800e92c:	0c1b      	lsrs	r3, r3, #16
 800e92e:	4353      	muls	r3, r2
 800e930:	1989      	adds	r1, r1, r6
 800e932:	0c0a      	lsrs	r2, r1, #16
 800e934:	189b      	adds	r3, r3, r2
 800e936:	9307      	str	r3, [sp, #28]
 800e938:	0c1e      	lsrs	r6, r3, #16
 800e93a:	9b06      	ldr	r3, [sp, #24]
 800e93c:	b282      	uxth	r2, r0
 800e93e:	18d2      	adds	r2, r2, r3
 800e940:	466b      	mov	r3, sp
 800e942:	b289      	uxth	r1, r1
 800e944:	8b9b      	ldrh	r3, [r3, #28]
 800e946:	1a52      	subs	r2, r2, r1
 800e948:	0c01      	lsrs	r1, r0, #16
 800e94a:	1ac9      	subs	r1, r1, r3
 800e94c:	1413      	asrs	r3, r2, #16
 800e94e:	18cb      	adds	r3, r1, r3
 800e950:	1419      	asrs	r1, r3, #16
 800e952:	b292      	uxth	r2, r2
 800e954:	041b      	lsls	r3, r3, #16
 800e956:	4313      	orrs	r3, r2
 800e958:	c508      	stmia	r5!, {r3}
 800e95a:	9b05      	ldr	r3, [sp, #20]
 800e95c:	9106      	str	r1, [sp, #24]
 800e95e:	4563      	cmp	r3, ip
 800e960:	d2dd      	bcs.n	800e91e <quorem+0x4a>
 800e962:	6823      	ldr	r3, [r4, #0]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d030      	beq.n	800e9ca <quorem+0xf6>
 800e968:	0038      	movs	r0, r7
 800e96a:	9904      	ldr	r1, [sp, #16]
 800e96c:	f7fc ff04 	bl	800b778 <__mcmp>
 800e970:	2800      	cmp	r0, #0
 800e972:	db21      	blt.n	800e9b8 <quorem+0xe4>
 800e974:	0038      	movs	r0, r7
 800e976:	2600      	movs	r6, #0
 800e978:	9b02      	ldr	r3, [sp, #8]
 800e97a:	9c04      	ldr	r4, [sp, #16]
 800e97c:	3301      	adds	r3, #1
 800e97e:	9302      	str	r3, [sp, #8]
 800e980:	3014      	adds	r0, #20
 800e982:	3414      	adds	r4, #20
 800e984:	6803      	ldr	r3, [r0, #0]
 800e986:	cc02      	ldmia	r4!, {r1}
 800e988:	b29d      	uxth	r5, r3
 800e98a:	19ad      	adds	r5, r5, r6
 800e98c:	b28a      	uxth	r2, r1
 800e98e:	1aaa      	subs	r2, r5, r2
 800e990:	0c09      	lsrs	r1, r1, #16
 800e992:	0c1b      	lsrs	r3, r3, #16
 800e994:	1a5b      	subs	r3, r3, r1
 800e996:	1411      	asrs	r1, r2, #16
 800e998:	185b      	adds	r3, r3, r1
 800e99a:	141e      	asrs	r6, r3, #16
 800e99c:	b292      	uxth	r2, r2
 800e99e:	041b      	lsls	r3, r3, #16
 800e9a0:	4313      	orrs	r3, r2
 800e9a2:	c008      	stmia	r0!, {r3}
 800e9a4:	9b05      	ldr	r3, [sp, #20]
 800e9a6:	42a3      	cmp	r3, r4
 800e9a8:	d2ec      	bcs.n	800e984 <quorem+0xb0>
 800e9aa:	9b01      	ldr	r3, [sp, #4]
 800e9ac:	9a03      	ldr	r2, [sp, #12]
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	18d3      	adds	r3, r2, r3
 800e9b2:	681a      	ldr	r2, [r3, #0]
 800e9b4:	2a00      	cmp	r2, #0
 800e9b6:	d015      	beq.n	800e9e4 <quorem+0x110>
 800e9b8:	9802      	ldr	r0, [sp, #8]
 800e9ba:	b009      	add	sp, #36	; 0x24
 800e9bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9be:	6823      	ldr	r3, [r4, #0]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d106      	bne.n	800e9d2 <quorem+0xfe>
 800e9c4:	9b01      	ldr	r3, [sp, #4]
 800e9c6:	3b01      	subs	r3, #1
 800e9c8:	9301      	str	r3, [sp, #4]
 800e9ca:	9b03      	ldr	r3, [sp, #12]
 800e9cc:	3c04      	subs	r4, #4
 800e9ce:	42a3      	cmp	r3, r4
 800e9d0:	d3f5      	bcc.n	800e9be <quorem+0xea>
 800e9d2:	9b01      	ldr	r3, [sp, #4]
 800e9d4:	613b      	str	r3, [r7, #16]
 800e9d6:	e7c7      	b.n	800e968 <quorem+0x94>
 800e9d8:	681a      	ldr	r2, [r3, #0]
 800e9da:	2a00      	cmp	r2, #0
 800e9dc:	d106      	bne.n	800e9ec <quorem+0x118>
 800e9de:	9a01      	ldr	r2, [sp, #4]
 800e9e0:	3a01      	subs	r2, #1
 800e9e2:	9201      	str	r2, [sp, #4]
 800e9e4:	9a03      	ldr	r2, [sp, #12]
 800e9e6:	3b04      	subs	r3, #4
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	d3f5      	bcc.n	800e9d8 <quorem+0x104>
 800e9ec:	9b01      	ldr	r3, [sp, #4]
 800e9ee:	613b      	str	r3, [r7, #16]
 800e9f0:	e7e2      	b.n	800e9b8 <quorem+0xe4>
	...

0800e9f4 <_dtoa_r>:
 800e9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9f6:	0014      	movs	r4, r2
 800e9f8:	001d      	movs	r5, r3
 800e9fa:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800e9fc:	b09d      	sub	sp, #116	; 0x74
 800e9fe:	9408      	str	r4, [sp, #32]
 800ea00:	9509      	str	r5, [sp, #36]	; 0x24
 800ea02:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800ea04:	9004      	str	r0, [sp, #16]
 800ea06:	2900      	cmp	r1, #0
 800ea08:	d009      	beq.n	800ea1e <_dtoa_r+0x2a>
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ea0e:	4093      	lsls	r3, r2
 800ea10:	604a      	str	r2, [r1, #4]
 800ea12:	608b      	str	r3, [r1, #8]
 800ea14:	f7fc fc56 	bl	800b2c4 <_Bfree>
 800ea18:	2300      	movs	r3, #0
 800ea1a:	9a04      	ldr	r2, [sp, #16]
 800ea1c:	6393      	str	r3, [r2, #56]	; 0x38
 800ea1e:	2d00      	cmp	r5, #0
 800ea20:	da1e      	bge.n	800ea60 <_dtoa_r+0x6c>
 800ea22:	2301      	movs	r3, #1
 800ea24:	6033      	str	r3, [r6, #0]
 800ea26:	006b      	lsls	r3, r5, #1
 800ea28:	085b      	lsrs	r3, r3, #1
 800ea2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ea2c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ea2e:	4bb5      	ldr	r3, [pc, #724]	; (800ed04 <_dtoa_r+0x310>)
 800ea30:	4ab4      	ldr	r2, [pc, #720]	; (800ed04 <_dtoa_r+0x310>)
 800ea32:	403b      	ands	r3, r7
 800ea34:	4293      	cmp	r3, r2
 800ea36:	d116      	bne.n	800ea66 <_dtoa_r+0x72>
 800ea38:	4bb3      	ldr	r3, [pc, #716]	; (800ed08 <_dtoa_r+0x314>)
 800ea3a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ea3c:	6013      	str	r3, [r2, #0]
 800ea3e:	033b      	lsls	r3, r7, #12
 800ea40:	0b1b      	lsrs	r3, r3, #12
 800ea42:	4323      	orrs	r3, r4
 800ea44:	d101      	bne.n	800ea4a <_dtoa_r+0x56>
 800ea46:	f000 fdb2 	bl	800f5ae <_dtoa_r+0xbba>
 800ea4a:	4bb0      	ldr	r3, [pc, #704]	; (800ed0c <_dtoa_r+0x318>)
 800ea4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ea4e:	9306      	str	r3, [sp, #24]
 800ea50:	2a00      	cmp	r2, #0
 800ea52:	d002      	beq.n	800ea5a <_dtoa_r+0x66>
 800ea54:	4bae      	ldr	r3, [pc, #696]	; (800ed10 <_dtoa_r+0x31c>)
 800ea56:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ea58:	6013      	str	r3, [r2, #0]
 800ea5a:	9806      	ldr	r0, [sp, #24]
 800ea5c:	b01d      	add	sp, #116	; 0x74
 800ea5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea60:	2300      	movs	r3, #0
 800ea62:	6033      	str	r3, [r6, #0]
 800ea64:	e7e2      	b.n	800ea2c <_dtoa_r+0x38>
 800ea66:	9a08      	ldr	r2, [sp, #32]
 800ea68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea6a:	9210      	str	r2, [sp, #64]	; 0x40
 800ea6c:	9311      	str	r3, [sp, #68]	; 0x44
 800ea6e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ea70:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ea72:	2200      	movs	r2, #0
 800ea74:	2300      	movs	r3, #0
 800ea76:	f7f1 fce7 	bl	8000448 <__aeabi_dcmpeq>
 800ea7a:	1e06      	subs	r6, r0, #0
 800ea7c:	d009      	beq.n	800ea92 <_dtoa_r+0x9e>
 800ea7e:	2301      	movs	r3, #1
 800ea80:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ea82:	6013      	str	r3, [r2, #0]
 800ea84:	4ba3      	ldr	r3, [pc, #652]	; (800ed14 <_dtoa_r+0x320>)
 800ea86:	9306      	str	r3, [sp, #24]
 800ea88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d0e5      	beq.n	800ea5a <_dtoa_r+0x66>
 800ea8e:	4ba2      	ldr	r3, [pc, #648]	; (800ed18 <_dtoa_r+0x324>)
 800ea90:	e7e1      	b.n	800ea56 <_dtoa_r+0x62>
 800ea92:	ab1a      	add	r3, sp, #104	; 0x68
 800ea94:	9301      	str	r3, [sp, #4]
 800ea96:	ab1b      	add	r3, sp, #108	; 0x6c
 800ea98:	9300      	str	r3, [sp, #0]
 800ea9a:	9804      	ldr	r0, [sp, #16]
 800ea9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ea9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eaa0:	f7fc ff86 	bl	800b9b0 <__d2b>
 800eaa4:	007a      	lsls	r2, r7, #1
 800eaa6:	9005      	str	r0, [sp, #20]
 800eaa8:	0d52      	lsrs	r2, r2, #21
 800eaaa:	d100      	bne.n	800eaae <_dtoa_r+0xba>
 800eaac:	e07b      	b.n	800eba6 <_dtoa_r+0x1b2>
 800eaae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eab0:	9617      	str	r6, [sp, #92]	; 0x5c
 800eab2:	0319      	lsls	r1, r3, #12
 800eab4:	4b99      	ldr	r3, [pc, #612]	; (800ed1c <_dtoa_r+0x328>)
 800eab6:	0b09      	lsrs	r1, r1, #12
 800eab8:	430b      	orrs	r3, r1
 800eaba:	4999      	ldr	r1, [pc, #612]	; (800ed20 <_dtoa_r+0x32c>)
 800eabc:	1857      	adds	r7, r2, r1
 800eabe:	9810      	ldr	r0, [sp, #64]	; 0x40
 800eac0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eac2:	0019      	movs	r1, r3
 800eac4:	2200      	movs	r2, #0
 800eac6:	4b97      	ldr	r3, [pc, #604]	; (800ed24 <_dtoa_r+0x330>)
 800eac8:	f7f3 f892 	bl	8001bf0 <__aeabi_dsub>
 800eacc:	4a96      	ldr	r2, [pc, #600]	; (800ed28 <_dtoa_r+0x334>)
 800eace:	4b97      	ldr	r3, [pc, #604]	; (800ed2c <_dtoa_r+0x338>)
 800ead0:	f7f2 fdcc 	bl	800166c <__aeabi_dmul>
 800ead4:	4a96      	ldr	r2, [pc, #600]	; (800ed30 <_dtoa_r+0x33c>)
 800ead6:	4b97      	ldr	r3, [pc, #604]	; (800ed34 <_dtoa_r+0x340>)
 800ead8:	f7f1 fe6e 	bl	80007b8 <__aeabi_dadd>
 800eadc:	0004      	movs	r4, r0
 800eade:	0038      	movs	r0, r7
 800eae0:	000d      	movs	r5, r1
 800eae2:	f7f3 fc5b 	bl	800239c <__aeabi_i2d>
 800eae6:	4a94      	ldr	r2, [pc, #592]	; (800ed38 <_dtoa_r+0x344>)
 800eae8:	4b94      	ldr	r3, [pc, #592]	; (800ed3c <_dtoa_r+0x348>)
 800eaea:	f7f2 fdbf 	bl	800166c <__aeabi_dmul>
 800eaee:	0002      	movs	r2, r0
 800eaf0:	000b      	movs	r3, r1
 800eaf2:	0020      	movs	r0, r4
 800eaf4:	0029      	movs	r1, r5
 800eaf6:	f7f1 fe5f 	bl	80007b8 <__aeabi_dadd>
 800eafa:	0004      	movs	r4, r0
 800eafc:	000d      	movs	r5, r1
 800eafe:	f7f3 fc17 	bl	8002330 <__aeabi_d2iz>
 800eb02:	2200      	movs	r2, #0
 800eb04:	9003      	str	r0, [sp, #12]
 800eb06:	2300      	movs	r3, #0
 800eb08:	0020      	movs	r0, r4
 800eb0a:	0029      	movs	r1, r5
 800eb0c:	f7f1 fca2 	bl	8000454 <__aeabi_dcmplt>
 800eb10:	2800      	cmp	r0, #0
 800eb12:	d00b      	beq.n	800eb2c <_dtoa_r+0x138>
 800eb14:	9803      	ldr	r0, [sp, #12]
 800eb16:	f7f3 fc41 	bl	800239c <__aeabi_i2d>
 800eb1a:	002b      	movs	r3, r5
 800eb1c:	0022      	movs	r2, r4
 800eb1e:	f7f1 fc93 	bl	8000448 <__aeabi_dcmpeq>
 800eb22:	4243      	negs	r3, r0
 800eb24:	4158      	adcs	r0, r3
 800eb26:	9b03      	ldr	r3, [sp, #12]
 800eb28:	1a1b      	subs	r3, r3, r0
 800eb2a:	9303      	str	r3, [sp, #12]
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	9316      	str	r3, [sp, #88]	; 0x58
 800eb30:	9b03      	ldr	r3, [sp, #12]
 800eb32:	2b16      	cmp	r3, #22
 800eb34:	d810      	bhi.n	800eb58 <_dtoa_r+0x164>
 800eb36:	9810      	ldr	r0, [sp, #64]	; 0x40
 800eb38:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eb3a:	9a03      	ldr	r2, [sp, #12]
 800eb3c:	4b80      	ldr	r3, [pc, #512]	; (800ed40 <_dtoa_r+0x34c>)
 800eb3e:	00d2      	lsls	r2, r2, #3
 800eb40:	189b      	adds	r3, r3, r2
 800eb42:	681a      	ldr	r2, [r3, #0]
 800eb44:	685b      	ldr	r3, [r3, #4]
 800eb46:	f7f1 fc85 	bl	8000454 <__aeabi_dcmplt>
 800eb4a:	2800      	cmp	r0, #0
 800eb4c:	d047      	beq.n	800ebde <_dtoa_r+0x1ea>
 800eb4e:	9b03      	ldr	r3, [sp, #12]
 800eb50:	3b01      	subs	r3, #1
 800eb52:	9303      	str	r3, [sp, #12]
 800eb54:	2300      	movs	r3, #0
 800eb56:	9316      	str	r3, [sp, #88]	; 0x58
 800eb58:	2200      	movs	r2, #0
 800eb5a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800eb5c:	920a      	str	r2, [sp, #40]	; 0x28
 800eb5e:	1bdb      	subs	r3, r3, r7
 800eb60:	1e5a      	subs	r2, r3, #1
 800eb62:	d53e      	bpl.n	800ebe2 <_dtoa_r+0x1ee>
 800eb64:	2201      	movs	r2, #1
 800eb66:	1ad3      	subs	r3, r2, r3
 800eb68:	930a      	str	r3, [sp, #40]	; 0x28
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	930c      	str	r3, [sp, #48]	; 0x30
 800eb6e:	9b03      	ldr	r3, [sp, #12]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	db38      	blt.n	800ebe6 <_dtoa_r+0x1f2>
 800eb74:	9a03      	ldr	r2, [sp, #12]
 800eb76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb78:	4694      	mov	ip, r2
 800eb7a:	4463      	add	r3, ip
 800eb7c:	930c      	str	r3, [sp, #48]	; 0x30
 800eb7e:	2300      	movs	r3, #0
 800eb80:	9213      	str	r2, [sp, #76]	; 0x4c
 800eb82:	930d      	str	r3, [sp, #52]	; 0x34
 800eb84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb86:	2401      	movs	r4, #1
 800eb88:	2b09      	cmp	r3, #9
 800eb8a:	d867      	bhi.n	800ec5c <_dtoa_r+0x268>
 800eb8c:	2b05      	cmp	r3, #5
 800eb8e:	dd02      	ble.n	800eb96 <_dtoa_r+0x1a2>
 800eb90:	2400      	movs	r4, #0
 800eb92:	3b04      	subs	r3, #4
 800eb94:	9322      	str	r3, [sp, #136]	; 0x88
 800eb96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb98:	1e98      	subs	r0, r3, #2
 800eb9a:	2803      	cmp	r0, #3
 800eb9c:	d867      	bhi.n	800ec6e <_dtoa_r+0x27a>
 800eb9e:	f7f1 fab9 	bl	8000114 <__gnu_thumb1_case_uqi>
 800eba2:	3a2b      	.short	0x3a2b
 800eba4:	5b38      	.short	0x5b38
 800eba6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eba8:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800ebaa:	18f6      	adds	r6, r6, r3
 800ebac:	4b65      	ldr	r3, [pc, #404]	; (800ed44 <_dtoa_r+0x350>)
 800ebae:	18f2      	adds	r2, r6, r3
 800ebb0:	2a20      	cmp	r2, #32
 800ebb2:	dd0f      	ble.n	800ebd4 <_dtoa_r+0x1e0>
 800ebb4:	2340      	movs	r3, #64	; 0x40
 800ebb6:	1a9b      	subs	r3, r3, r2
 800ebb8:	409f      	lsls	r7, r3
 800ebba:	4b63      	ldr	r3, [pc, #396]	; (800ed48 <_dtoa_r+0x354>)
 800ebbc:	0038      	movs	r0, r7
 800ebbe:	18f3      	adds	r3, r6, r3
 800ebc0:	40dc      	lsrs	r4, r3
 800ebc2:	4320      	orrs	r0, r4
 800ebc4:	f7f3 fc1a 	bl	80023fc <__aeabi_ui2d>
 800ebc8:	2201      	movs	r2, #1
 800ebca:	4b60      	ldr	r3, [pc, #384]	; (800ed4c <_dtoa_r+0x358>)
 800ebcc:	1e77      	subs	r7, r6, #1
 800ebce:	18cb      	adds	r3, r1, r3
 800ebd0:	9217      	str	r2, [sp, #92]	; 0x5c
 800ebd2:	e776      	b.n	800eac2 <_dtoa_r+0xce>
 800ebd4:	2320      	movs	r3, #32
 800ebd6:	0020      	movs	r0, r4
 800ebd8:	1a9b      	subs	r3, r3, r2
 800ebda:	4098      	lsls	r0, r3
 800ebdc:	e7f2      	b.n	800ebc4 <_dtoa_r+0x1d0>
 800ebde:	9016      	str	r0, [sp, #88]	; 0x58
 800ebe0:	e7ba      	b.n	800eb58 <_dtoa_r+0x164>
 800ebe2:	920c      	str	r2, [sp, #48]	; 0x30
 800ebe4:	e7c3      	b.n	800eb6e <_dtoa_r+0x17a>
 800ebe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebe8:	9a03      	ldr	r2, [sp, #12]
 800ebea:	1a9b      	subs	r3, r3, r2
 800ebec:	930a      	str	r3, [sp, #40]	; 0x28
 800ebee:	4253      	negs	r3, r2
 800ebf0:	930d      	str	r3, [sp, #52]	; 0x34
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	9313      	str	r3, [sp, #76]	; 0x4c
 800ebf6:	e7c5      	b.n	800eb84 <_dtoa_r+0x190>
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	930f      	str	r3, [sp, #60]	; 0x3c
 800ebfc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ebfe:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec00:	9307      	str	r3, [sp, #28]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	dc13      	bgt.n	800ec2e <_dtoa_r+0x23a>
 800ec06:	2301      	movs	r3, #1
 800ec08:	001a      	movs	r2, r3
 800ec0a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec0c:	9307      	str	r3, [sp, #28]
 800ec0e:	9223      	str	r2, [sp, #140]	; 0x8c
 800ec10:	e00d      	b.n	800ec2e <_dtoa_r+0x23a>
 800ec12:	2301      	movs	r3, #1
 800ec14:	e7f1      	b.n	800ebfa <_dtoa_r+0x206>
 800ec16:	2300      	movs	r3, #0
 800ec18:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ec1a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ec1c:	4694      	mov	ip, r2
 800ec1e:	9b03      	ldr	r3, [sp, #12]
 800ec20:	4463      	add	r3, ip
 800ec22:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec24:	3301      	adds	r3, #1
 800ec26:	9307      	str	r3, [sp, #28]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	dc00      	bgt.n	800ec2e <_dtoa_r+0x23a>
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	2100      	movs	r1, #0
 800ec30:	2204      	movs	r2, #4
 800ec32:	0010      	movs	r0, r2
 800ec34:	3014      	adds	r0, #20
 800ec36:	4298      	cmp	r0, r3
 800ec38:	d91d      	bls.n	800ec76 <_dtoa_r+0x282>
 800ec3a:	9b04      	ldr	r3, [sp, #16]
 800ec3c:	0018      	movs	r0, r3
 800ec3e:	63d9      	str	r1, [r3, #60]	; 0x3c
 800ec40:	f7fc fb18 	bl	800b274 <_Balloc>
 800ec44:	9006      	str	r0, [sp, #24]
 800ec46:	2800      	cmp	r0, #0
 800ec48:	d118      	bne.n	800ec7c <_dtoa_r+0x288>
 800ec4a:	21b0      	movs	r1, #176	; 0xb0
 800ec4c:	4b40      	ldr	r3, [pc, #256]	; (800ed50 <_dtoa_r+0x35c>)
 800ec4e:	4841      	ldr	r0, [pc, #260]	; (800ed54 <_dtoa_r+0x360>)
 800ec50:	9a06      	ldr	r2, [sp, #24]
 800ec52:	31ff      	adds	r1, #255	; 0xff
 800ec54:	f7ff fdd2 	bl	800e7fc <__assert_func>
 800ec58:	2301      	movs	r3, #1
 800ec5a:	e7dd      	b.n	800ec18 <_dtoa_r+0x224>
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	940f      	str	r4, [sp, #60]	; 0x3c
 800ec60:	9322      	str	r3, [sp, #136]	; 0x88
 800ec62:	3b01      	subs	r3, #1
 800ec64:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec66:	9307      	str	r3, [sp, #28]
 800ec68:	2200      	movs	r2, #0
 800ec6a:	3313      	adds	r3, #19
 800ec6c:	e7cf      	b.n	800ec0e <_dtoa_r+0x21a>
 800ec6e:	2301      	movs	r3, #1
 800ec70:	930f      	str	r3, [sp, #60]	; 0x3c
 800ec72:	3b02      	subs	r3, #2
 800ec74:	e7f6      	b.n	800ec64 <_dtoa_r+0x270>
 800ec76:	3101      	adds	r1, #1
 800ec78:	0052      	lsls	r2, r2, #1
 800ec7a:	e7da      	b.n	800ec32 <_dtoa_r+0x23e>
 800ec7c:	9b04      	ldr	r3, [sp, #16]
 800ec7e:	9a06      	ldr	r2, [sp, #24]
 800ec80:	639a      	str	r2, [r3, #56]	; 0x38
 800ec82:	9b07      	ldr	r3, [sp, #28]
 800ec84:	2b0e      	cmp	r3, #14
 800ec86:	d900      	bls.n	800ec8a <_dtoa_r+0x296>
 800ec88:	e0e3      	b.n	800ee52 <_dtoa_r+0x45e>
 800ec8a:	2c00      	cmp	r4, #0
 800ec8c:	d100      	bne.n	800ec90 <_dtoa_r+0x29c>
 800ec8e:	e0e0      	b.n	800ee52 <_dtoa_r+0x45e>
 800ec90:	9b03      	ldr	r3, [sp, #12]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	dd62      	ble.n	800ed5c <_dtoa_r+0x368>
 800ec96:	210f      	movs	r1, #15
 800ec98:	9a03      	ldr	r2, [sp, #12]
 800ec9a:	4b29      	ldr	r3, [pc, #164]	; (800ed40 <_dtoa_r+0x34c>)
 800ec9c:	400a      	ands	r2, r1
 800ec9e:	00d2      	lsls	r2, r2, #3
 800eca0:	189b      	adds	r3, r3, r2
 800eca2:	681e      	ldr	r6, [r3, #0]
 800eca4:	685f      	ldr	r7, [r3, #4]
 800eca6:	9b03      	ldr	r3, [sp, #12]
 800eca8:	2402      	movs	r4, #2
 800ecaa:	111d      	asrs	r5, r3, #4
 800ecac:	05db      	lsls	r3, r3, #23
 800ecae:	d50a      	bpl.n	800ecc6 <_dtoa_r+0x2d2>
 800ecb0:	4b29      	ldr	r3, [pc, #164]	; (800ed58 <_dtoa_r+0x364>)
 800ecb2:	400d      	ands	r5, r1
 800ecb4:	6a1a      	ldr	r2, [r3, #32]
 800ecb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecb8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ecba:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ecbc:	f7f2 f8dc 	bl	8000e78 <__aeabi_ddiv>
 800ecc0:	9008      	str	r0, [sp, #32]
 800ecc2:	9109      	str	r1, [sp, #36]	; 0x24
 800ecc4:	3401      	adds	r4, #1
 800ecc6:	4b24      	ldr	r3, [pc, #144]	; (800ed58 <_dtoa_r+0x364>)
 800ecc8:	930e      	str	r3, [sp, #56]	; 0x38
 800ecca:	2d00      	cmp	r5, #0
 800eccc:	d108      	bne.n	800ece0 <_dtoa_r+0x2ec>
 800ecce:	9808      	ldr	r0, [sp, #32]
 800ecd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecd2:	0032      	movs	r2, r6
 800ecd4:	003b      	movs	r3, r7
 800ecd6:	f7f2 f8cf 	bl	8000e78 <__aeabi_ddiv>
 800ecda:	9008      	str	r0, [sp, #32]
 800ecdc:	9109      	str	r1, [sp, #36]	; 0x24
 800ecde:	e058      	b.n	800ed92 <_dtoa_r+0x39e>
 800ece0:	2301      	movs	r3, #1
 800ece2:	421d      	tst	r5, r3
 800ece4:	d009      	beq.n	800ecfa <_dtoa_r+0x306>
 800ece6:	18e4      	adds	r4, r4, r3
 800ece8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ecea:	0030      	movs	r0, r6
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	685b      	ldr	r3, [r3, #4]
 800ecf0:	0039      	movs	r1, r7
 800ecf2:	f7f2 fcbb 	bl	800166c <__aeabi_dmul>
 800ecf6:	0006      	movs	r6, r0
 800ecf8:	000f      	movs	r7, r1
 800ecfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ecfc:	106d      	asrs	r5, r5, #1
 800ecfe:	3308      	adds	r3, #8
 800ed00:	e7e2      	b.n	800ecc8 <_dtoa_r+0x2d4>
 800ed02:	46c0      	nop			; (mov r8, r8)
 800ed04:	7ff00000 	.word	0x7ff00000
 800ed08:	0000270f 	.word	0x0000270f
 800ed0c:	08012ecd 	.word	0x08012ecd
 800ed10:	08012ed0 	.word	0x08012ed0
 800ed14:	08012e3e 	.word	0x08012e3e
 800ed18:	08012e3f 	.word	0x08012e3f
 800ed1c:	3ff00000 	.word	0x3ff00000
 800ed20:	fffffc01 	.word	0xfffffc01
 800ed24:	3ff80000 	.word	0x3ff80000
 800ed28:	636f4361 	.word	0x636f4361
 800ed2c:	3fd287a7 	.word	0x3fd287a7
 800ed30:	8b60c8b3 	.word	0x8b60c8b3
 800ed34:	3fc68a28 	.word	0x3fc68a28
 800ed38:	509f79fb 	.word	0x509f79fb
 800ed3c:	3fd34413 	.word	0x3fd34413
 800ed40:	08012d38 	.word	0x08012d38
 800ed44:	00000432 	.word	0x00000432
 800ed48:	00000412 	.word	0x00000412
 800ed4c:	fe100000 	.word	0xfe100000
 800ed50:	08012c41 	.word	0x08012c41
 800ed54:	08012ed1 	.word	0x08012ed1
 800ed58:	08012d10 	.word	0x08012d10
 800ed5c:	9b03      	ldr	r3, [sp, #12]
 800ed5e:	2402      	movs	r4, #2
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d016      	beq.n	800ed92 <_dtoa_r+0x39e>
 800ed64:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ed66:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ed68:	220f      	movs	r2, #15
 800ed6a:	425d      	negs	r5, r3
 800ed6c:	402a      	ands	r2, r5
 800ed6e:	4bdd      	ldr	r3, [pc, #884]	; (800f0e4 <_dtoa_r+0x6f0>)
 800ed70:	00d2      	lsls	r2, r2, #3
 800ed72:	189b      	adds	r3, r3, r2
 800ed74:	681a      	ldr	r2, [r3, #0]
 800ed76:	685b      	ldr	r3, [r3, #4]
 800ed78:	f7f2 fc78 	bl	800166c <__aeabi_dmul>
 800ed7c:	2701      	movs	r7, #1
 800ed7e:	2300      	movs	r3, #0
 800ed80:	9008      	str	r0, [sp, #32]
 800ed82:	9109      	str	r1, [sp, #36]	; 0x24
 800ed84:	4ed8      	ldr	r6, [pc, #864]	; (800f0e8 <_dtoa_r+0x6f4>)
 800ed86:	112d      	asrs	r5, r5, #4
 800ed88:	2d00      	cmp	r5, #0
 800ed8a:	d000      	beq.n	800ed8e <_dtoa_r+0x39a>
 800ed8c:	e091      	b.n	800eeb2 <_dtoa_r+0x4be>
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d1a3      	bne.n	800ecda <_dtoa_r+0x2e6>
 800ed92:	9e08      	ldr	r6, [sp, #32]
 800ed94:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ed96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d100      	bne.n	800ed9e <_dtoa_r+0x3aa>
 800ed9c:	e094      	b.n	800eec8 <_dtoa_r+0x4d4>
 800ed9e:	2200      	movs	r2, #0
 800eda0:	0030      	movs	r0, r6
 800eda2:	0039      	movs	r1, r7
 800eda4:	4bd1      	ldr	r3, [pc, #836]	; (800f0ec <_dtoa_r+0x6f8>)
 800eda6:	f7f1 fb55 	bl	8000454 <__aeabi_dcmplt>
 800edaa:	2800      	cmp	r0, #0
 800edac:	d100      	bne.n	800edb0 <_dtoa_r+0x3bc>
 800edae:	e08b      	b.n	800eec8 <_dtoa_r+0x4d4>
 800edb0:	9b07      	ldr	r3, [sp, #28]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d100      	bne.n	800edb8 <_dtoa_r+0x3c4>
 800edb6:	e087      	b.n	800eec8 <_dtoa_r+0x4d4>
 800edb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	dd45      	ble.n	800ee4a <_dtoa_r+0x456>
 800edbe:	9b03      	ldr	r3, [sp, #12]
 800edc0:	2200      	movs	r2, #0
 800edc2:	3b01      	subs	r3, #1
 800edc4:	930e      	str	r3, [sp, #56]	; 0x38
 800edc6:	0030      	movs	r0, r6
 800edc8:	4bc9      	ldr	r3, [pc, #804]	; (800f0f0 <_dtoa_r+0x6fc>)
 800edca:	0039      	movs	r1, r7
 800edcc:	f7f2 fc4e 	bl	800166c <__aeabi_dmul>
 800edd0:	9008      	str	r0, [sp, #32]
 800edd2:	9109      	str	r1, [sp, #36]	; 0x24
 800edd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edd6:	3401      	adds	r4, #1
 800edd8:	0020      	movs	r0, r4
 800edda:	9e08      	ldr	r6, [sp, #32]
 800eddc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800edde:	9312      	str	r3, [sp, #72]	; 0x48
 800ede0:	f7f3 fadc 	bl	800239c <__aeabi_i2d>
 800ede4:	0032      	movs	r2, r6
 800ede6:	003b      	movs	r3, r7
 800ede8:	f7f2 fc40 	bl	800166c <__aeabi_dmul>
 800edec:	2200      	movs	r2, #0
 800edee:	4bc1      	ldr	r3, [pc, #772]	; (800f0f4 <_dtoa_r+0x700>)
 800edf0:	f7f1 fce2 	bl	80007b8 <__aeabi_dadd>
 800edf4:	4ac0      	ldr	r2, [pc, #768]	; (800f0f8 <_dtoa_r+0x704>)
 800edf6:	9014      	str	r0, [sp, #80]	; 0x50
 800edf8:	9115      	str	r1, [sp, #84]	; 0x54
 800edfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800edfc:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800edfe:	4694      	mov	ip, r2
 800ee00:	9308      	str	r3, [sp, #32]
 800ee02:	9409      	str	r4, [sp, #36]	; 0x24
 800ee04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee06:	4463      	add	r3, ip
 800ee08:	9318      	str	r3, [sp, #96]	; 0x60
 800ee0a:	9309      	str	r3, [sp, #36]	; 0x24
 800ee0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d15e      	bne.n	800eed0 <_dtoa_r+0x4dc>
 800ee12:	2200      	movs	r2, #0
 800ee14:	4bb9      	ldr	r3, [pc, #740]	; (800f0fc <_dtoa_r+0x708>)
 800ee16:	0030      	movs	r0, r6
 800ee18:	0039      	movs	r1, r7
 800ee1a:	f7f2 fee9 	bl	8001bf0 <__aeabi_dsub>
 800ee1e:	9a08      	ldr	r2, [sp, #32]
 800ee20:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ee22:	0004      	movs	r4, r0
 800ee24:	000d      	movs	r5, r1
 800ee26:	f7f1 fb29 	bl	800047c <__aeabi_dcmpgt>
 800ee2a:	2800      	cmp	r0, #0
 800ee2c:	d000      	beq.n	800ee30 <_dtoa_r+0x43c>
 800ee2e:	e2b3      	b.n	800f398 <_dtoa_r+0x9a4>
 800ee30:	48b3      	ldr	r0, [pc, #716]	; (800f100 <_dtoa_r+0x70c>)
 800ee32:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ee34:	4684      	mov	ip, r0
 800ee36:	4461      	add	r1, ip
 800ee38:	000b      	movs	r3, r1
 800ee3a:	0020      	movs	r0, r4
 800ee3c:	0029      	movs	r1, r5
 800ee3e:	9a08      	ldr	r2, [sp, #32]
 800ee40:	f7f1 fb08 	bl	8000454 <__aeabi_dcmplt>
 800ee44:	2800      	cmp	r0, #0
 800ee46:	d000      	beq.n	800ee4a <_dtoa_r+0x456>
 800ee48:	e2a3      	b.n	800f392 <_dtoa_r+0x99e>
 800ee4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee4c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800ee4e:	9308      	str	r3, [sp, #32]
 800ee50:	9409      	str	r4, [sp, #36]	; 0x24
 800ee52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	da00      	bge.n	800ee5a <_dtoa_r+0x466>
 800ee58:	e179      	b.n	800f14e <_dtoa_r+0x75a>
 800ee5a:	9a03      	ldr	r2, [sp, #12]
 800ee5c:	2a0e      	cmp	r2, #14
 800ee5e:	dd00      	ble.n	800ee62 <_dtoa_r+0x46e>
 800ee60:	e175      	b.n	800f14e <_dtoa_r+0x75a>
 800ee62:	4ba0      	ldr	r3, [pc, #640]	; (800f0e4 <_dtoa_r+0x6f0>)
 800ee64:	00d2      	lsls	r2, r2, #3
 800ee66:	189b      	adds	r3, r3, r2
 800ee68:	681e      	ldr	r6, [r3, #0]
 800ee6a:	685f      	ldr	r7, [r3, #4]
 800ee6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	db00      	blt.n	800ee74 <_dtoa_r+0x480>
 800ee72:	e0e5      	b.n	800f040 <_dtoa_r+0x64c>
 800ee74:	9b07      	ldr	r3, [sp, #28]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	dd00      	ble.n	800ee7c <_dtoa_r+0x488>
 800ee7a:	e0e1      	b.n	800f040 <_dtoa_r+0x64c>
 800ee7c:	d000      	beq.n	800ee80 <_dtoa_r+0x48c>
 800ee7e:	e288      	b.n	800f392 <_dtoa_r+0x99e>
 800ee80:	2200      	movs	r2, #0
 800ee82:	0030      	movs	r0, r6
 800ee84:	0039      	movs	r1, r7
 800ee86:	4b9d      	ldr	r3, [pc, #628]	; (800f0fc <_dtoa_r+0x708>)
 800ee88:	f7f2 fbf0 	bl	800166c <__aeabi_dmul>
 800ee8c:	9a08      	ldr	r2, [sp, #32]
 800ee8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee90:	f7f1 fafe 	bl	8000490 <__aeabi_dcmpge>
 800ee94:	9e07      	ldr	r6, [sp, #28]
 800ee96:	0037      	movs	r7, r6
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	d000      	beq.n	800ee9e <_dtoa_r+0x4aa>
 800ee9c:	e25f      	b.n	800f35e <_dtoa_r+0x96a>
 800ee9e:	9b06      	ldr	r3, [sp, #24]
 800eea0:	9a06      	ldr	r2, [sp, #24]
 800eea2:	3301      	adds	r3, #1
 800eea4:	9308      	str	r3, [sp, #32]
 800eea6:	2331      	movs	r3, #49	; 0x31
 800eea8:	7013      	strb	r3, [r2, #0]
 800eeaa:	9b03      	ldr	r3, [sp, #12]
 800eeac:	3301      	adds	r3, #1
 800eeae:	9303      	str	r3, [sp, #12]
 800eeb0:	e25a      	b.n	800f368 <_dtoa_r+0x974>
 800eeb2:	423d      	tst	r5, r7
 800eeb4:	d005      	beq.n	800eec2 <_dtoa_r+0x4ce>
 800eeb6:	6832      	ldr	r2, [r6, #0]
 800eeb8:	6873      	ldr	r3, [r6, #4]
 800eeba:	f7f2 fbd7 	bl	800166c <__aeabi_dmul>
 800eebe:	003b      	movs	r3, r7
 800eec0:	3401      	adds	r4, #1
 800eec2:	106d      	asrs	r5, r5, #1
 800eec4:	3608      	adds	r6, #8
 800eec6:	e75f      	b.n	800ed88 <_dtoa_r+0x394>
 800eec8:	9b03      	ldr	r3, [sp, #12]
 800eeca:	930e      	str	r3, [sp, #56]	; 0x38
 800eecc:	9b07      	ldr	r3, [sp, #28]
 800eece:	e783      	b.n	800edd8 <_dtoa_r+0x3e4>
 800eed0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eed2:	4b84      	ldr	r3, [pc, #528]	; (800f0e4 <_dtoa_r+0x6f0>)
 800eed4:	3a01      	subs	r2, #1
 800eed6:	00d2      	lsls	r2, r2, #3
 800eed8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eeda:	189b      	adds	r3, r3, r2
 800eedc:	9c08      	ldr	r4, [sp, #32]
 800eede:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800eee0:	681a      	ldr	r2, [r3, #0]
 800eee2:	685b      	ldr	r3, [r3, #4]
 800eee4:	2900      	cmp	r1, #0
 800eee6:	d051      	beq.n	800ef8c <_dtoa_r+0x598>
 800eee8:	2000      	movs	r0, #0
 800eeea:	4986      	ldr	r1, [pc, #536]	; (800f104 <_dtoa_r+0x710>)
 800eeec:	f7f1 ffc4 	bl	8000e78 <__aeabi_ddiv>
 800eef0:	0022      	movs	r2, r4
 800eef2:	002b      	movs	r3, r5
 800eef4:	f7f2 fe7c 	bl	8001bf0 <__aeabi_dsub>
 800eef8:	9a06      	ldr	r2, [sp, #24]
 800eefa:	0004      	movs	r4, r0
 800eefc:	4694      	mov	ip, r2
 800eefe:	000d      	movs	r5, r1
 800ef00:	9b06      	ldr	r3, [sp, #24]
 800ef02:	9314      	str	r3, [sp, #80]	; 0x50
 800ef04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef06:	4463      	add	r3, ip
 800ef08:	9318      	str	r3, [sp, #96]	; 0x60
 800ef0a:	0039      	movs	r1, r7
 800ef0c:	0030      	movs	r0, r6
 800ef0e:	f7f3 fa0f 	bl	8002330 <__aeabi_d2iz>
 800ef12:	9012      	str	r0, [sp, #72]	; 0x48
 800ef14:	f7f3 fa42 	bl	800239c <__aeabi_i2d>
 800ef18:	0002      	movs	r2, r0
 800ef1a:	000b      	movs	r3, r1
 800ef1c:	0030      	movs	r0, r6
 800ef1e:	0039      	movs	r1, r7
 800ef20:	f7f2 fe66 	bl	8001bf0 <__aeabi_dsub>
 800ef24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ef28:	3301      	adds	r3, #1
 800ef2a:	9308      	str	r3, [sp, #32]
 800ef2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef2e:	0006      	movs	r6, r0
 800ef30:	3330      	adds	r3, #48	; 0x30
 800ef32:	7013      	strb	r3, [r2, #0]
 800ef34:	0022      	movs	r2, r4
 800ef36:	002b      	movs	r3, r5
 800ef38:	000f      	movs	r7, r1
 800ef3a:	f7f1 fa8b 	bl	8000454 <__aeabi_dcmplt>
 800ef3e:	2800      	cmp	r0, #0
 800ef40:	d174      	bne.n	800f02c <_dtoa_r+0x638>
 800ef42:	0032      	movs	r2, r6
 800ef44:	003b      	movs	r3, r7
 800ef46:	2000      	movs	r0, #0
 800ef48:	4968      	ldr	r1, [pc, #416]	; (800f0ec <_dtoa_r+0x6f8>)
 800ef4a:	f7f2 fe51 	bl	8001bf0 <__aeabi_dsub>
 800ef4e:	0022      	movs	r2, r4
 800ef50:	002b      	movs	r3, r5
 800ef52:	f7f1 fa7f 	bl	8000454 <__aeabi_dcmplt>
 800ef56:	2800      	cmp	r0, #0
 800ef58:	d000      	beq.n	800ef5c <_dtoa_r+0x568>
 800ef5a:	e0d7      	b.n	800f10c <_dtoa_r+0x718>
 800ef5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ef5e:	9a08      	ldr	r2, [sp, #32]
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d100      	bne.n	800ef66 <_dtoa_r+0x572>
 800ef64:	e771      	b.n	800ee4a <_dtoa_r+0x456>
 800ef66:	2200      	movs	r2, #0
 800ef68:	0020      	movs	r0, r4
 800ef6a:	0029      	movs	r1, r5
 800ef6c:	4b60      	ldr	r3, [pc, #384]	; (800f0f0 <_dtoa_r+0x6fc>)
 800ef6e:	f7f2 fb7d 	bl	800166c <__aeabi_dmul>
 800ef72:	4b5f      	ldr	r3, [pc, #380]	; (800f0f0 <_dtoa_r+0x6fc>)
 800ef74:	0004      	movs	r4, r0
 800ef76:	000d      	movs	r5, r1
 800ef78:	0030      	movs	r0, r6
 800ef7a:	0039      	movs	r1, r7
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	f7f2 fb75 	bl	800166c <__aeabi_dmul>
 800ef82:	9b08      	ldr	r3, [sp, #32]
 800ef84:	0006      	movs	r6, r0
 800ef86:	000f      	movs	r7, r1
 800ef88:	9314      	str	r3, [sp, #80]	; 0x50
 800ef8a:	e7be      	b.n	800ef0a <_dtoa_r+0x516>
 800ef8c:	0020      	movs	r0, r4
 800ef8e:	0029      	movs	r1, r5
 800ef90:	f7f2 fb6c 	bl	800166c <__aeabi_dmul>
 800ef94:	9a06      	ldr	r2, [sp, #24]
 800ef96:	9b06      	ldr	r3, [sp, #24]
 800ef98:	4694      	mov	ip, r2
 800ef9a:	9308      	str	r3, [sp, #32]
 800ef9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef9e:	9014      	str	r0, [sp, #80]	; 0x50
 800efa0:	9115      	str	r1, [sp, #84]	; 0x54
 800efa2:	4463      	add	r3, ip
 800efa4:	9319      	str	r3, [sp, #100]	; 0x64
 800efa6:	0030      	movs	r0, r6
 800efa8:	0039      	movs	r1, r7
 800efaa:	f7f3 f9c1 	bl	8002330 <__aeabi_d2iz>
 800efae:	9018      	str	r0, [sp, #96]	; 0x60
 800efb0:	f7f3 f9f4 	bl	800239c <__aeabi_i2d>
 800efb4:	0002      	movs	r2, r0
 800efb6:	000b      	movs	r3, r1
 800efb8:	0030      	movs	r0, r6
 800efba:	0039      	movs	r1, r7
 800efbc:	f7f2 fe18 	bl	8001bf0 <__aeabi_dsub>
 800efc0:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800efc2:	9b08      	ldr	r3, [sp, #32]
 800efc4:	3630      	adds	r6, #48	; 0x30
 800efc6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800efc8:	701e      	strb	r6, [r3, #0]
 800efca:	3301      	adds	r3, #1
 800efcc:	0004      	movs	r4, r0
 800efce:	000d      	movs	r5, r1
 800efd0:	9308      	str	r3, [sp, #32]
 800efd2:	4293      	cmp	r3, r2
 800efd4:	d12d      	bne.n	800f032 <_dtoa_r+0x63e>
 800efd6:	9814      	ldr	r0, [sp, #80]	; 0x50
 800efd8:	9915      	ldr	r1, [sp, #84]	; 0x54
 800efda:	9a06      	ldr	r2, [sp, #24]
 800efdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800efde:	4694      	mov	ip, r2
 800efe0:	4463      	add	r3, ip
 800efe2:	2200      	movs	r2, #0
 800efe4:	9308      	str	r3, [sp, #32]
 800efe6:	4b47      	ldr	r3, [pc, #284]	; (800f104 <_dtoa_r+0x710>)
 800efe8:	f7f1 fbe6 	bl	80007b8 <__aeabi_dadd>
 800efec:	0002      	movs	r2, r0
 800efee:	000b      	movs	r3, r1
 800eff0:	0020      	movs	r0, r4
 800eff2:	0029      	movs	r1, r5
 800eff4:	f7f1 fa42 	bl	800047c <__aeabi_dcmpgt>
 800eff8:	2800      	cmp	r0, #0
 800effa:	d000      	beq.n	800effe <_dtoa_r+0x60a>
 800effc:	e086      	b.n	800f10c <_dtoa_r+0x718>
 800effe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f000:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f002:	2000      	movs	r0, #0
 800f004:	493f      	ldr	r1, [pc, #252]	; (800f104 <_dtoa_r+0x710>)
 800f006:	f7f2 fdf3 	bl	8001bf0 <__aeabi_dsub>
 800f00a:	0002      	movs	r2, r0
 800f00c:	000b      	movs	r3, r1
 800f00e:	0020      	movs	r0, r4
 800f010:	0029      	movs	r1, r5
 800f012:	f7f1 fa1f 	bl	8000454 <__aeabi_dcmplt>
 800f016:	2800      	cmp	r0, #0
 800f018:	d100      	bne.n	800f01c <_dtoa_r+0x628>
 800f01a:	e716      	b.n	800ee4a <_dtoa_r+0x456>
 800f01c:	9b08      	ldr	r3, [sp, #32]
 800f01e:	001a      	movs	r2, r3
 800f020:	3a01      	subs	r2, #1
 800f022:	9208      	str	r2, [sp, #32]
 800f024:	7812      	ldrb	r2, [r2, #0]
 800f026:	2a30      	cmp	r2, #48	; 0x30
 800f028:	d0f8      	beq.n	800f01c <_dtoa_r+0x628>
 800f02a:	9308      	str	r3, [sp, #32]
 800f02c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f02e:	9303      	str	r3, [sp, #12]
 800f030:	e046      	b.n	800f0c0 <_dtoa_r+0x6cc>
 800f032:	2200      	movs	r2, #0
 800f034:	4b2e      	ldr	r3, [pc, #184]	; (800f0f0 <_dtoa_r+0x6fc>)
 800f036:	f7f2 fb19 	bl	800166c <__aeabi_dmul>
 800f03a:	0006      	movs	r6, r0
 800f03c:	000f      	movs	r7, r1
 800f03e:	e7b2      	b.n	800efa6 <_dtoa_r+0x5b2>
 800f040:	9b06      	ldr	r3, [sp, #24]
 800f042:	9a06      	ldr	r2, [sp, #24]
 800f044:	930a      	str	r3, [sp, #40]	; 0x28
 800f046:	9b07      	ldr	r3, [sp, #28]
 800f048:	9c08      	ldr	r4, [sp, #32]
 800f04a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f04c:	3b01      	subs	r3, #1
 800f04e:	189b      	adds	r3, r3, r2
 800f050:	930b      	str	r3, [sp, #44]	; 0x2c
 800f052:	0032      	movs	r2, r6
 800f054:	003b      	movs	r3, r7
 800f056:	0020      	movs	r0, r4
 800f058:	0029      	movs	r1, r5
 800f05a:	f7f1 ff0d 	bl	8000e78 <__aeabi_ddiv>
 800f05e:	f7f3 f967 	bl	8002330 <__aeabi_d2iz>
 800f062:	9007      	str	r0, [sp, #28]
 800f064:	f7f3 f99a 	bl	800239c <__aeabi_i2d>
 800f068:	0032      	movs	r2, r6
 800f06a:	003b      	movs	r3, r7
 800f06c:	f7f2 fafe 	bl	800166c <__aeabi_dmul>
 800f070:	0002      	movs	r2, r0
 800f072:	000b      	movs	r3, r1
 800f074:	0020      	movs	r0, r4
 800f076:	0029      	movs	r1, r5
 800f078:	f7f2 fdba 	bl	8001bf0 <__aeabi_dsub>
 800f07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f07e:	001a      	movs	r2, r3
 800f080:	3201      	adds	r2, #1
 800f082:	920a      	str	r2, [sp, #40]	; 0x28
 800f084:	9208      	str	r2, [sp, #32]
 800f086:	9a07      	ldr	r2, [sp, #28]
 800f088:	3230      	adds	r2, #48	; 0x30
 800f08a:	701a      	strb	r2, [r3, #0]
 800f08c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f08e:	429a      	cmp	r2, r3
 800f090:	d14f      	bne.n	800f132 <_dtoa_r+0x73e>
 800f092:	0002      	movs	r2, r0
 800f094:	000b      	movs	r3, r1
 800f096:	f7f1 fb8f 	bl	80007b8 <__aeabi_dadd>
 800f09a:	0032      	movs	r2, r6
 800f09c:	003b      	movs	r3, r7
 800f09e:	0004      	movs	r4, r0
 800f0a0:	000d      	movs	r5, r1
 800f0a2:	f7f1 f9eb 	bl	800047c <__aeabi_dcmpgt>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d12e      	bne.n	800f108 <_dtoa_r+0x714>
 800f0aa:	0032      	movs	r2, r6
 800f0ac:	003b      	movs	r3, r7
 800f0ae:	0020      	movs	r0, r4
 800f0b0:	0029      	movs	r1, r5
 800f0b2:	f7f1 f9c9 	bl	8000448 <__aeabi_dcmpeq>
 800f0b6:	2800      	cmp	r0, #0
 800f0b8:	d002      	beq.n	800f0c0 <_dtoa_r+0x6cc>
 800f0ba:	9b07      	ldr	r3, [sp, #28]
 800f0bc:	07de      	lsls	r6, r3, #31
 800f0be:	d423      	bmi.n	800f108 <_dtoa_r+0x714>
 800f0c0:	9905      	ldr	r1, [sp, #20]
 800f0c2:	9804      	ldr	r0, [sp, #16]
 800f0c4:	f7fc f8fe 	bl	800b2c4 <_Bfree>
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	9a08      	ldr	r2, [sp, #32]
 800f0cc:	7013      	strb	r3, [r2, #0]
 800f0ce:	9b03      	ldr	r3, [sp, #12]
 800f0d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f0d2:	3301      	adds	r3, #1
 800f0d4:	6013      	str	r3, [r2, #0]
 800f0d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d100      	bne.n	800f0de <_dtoa_r+0x6ea>
 800f0dc:	e4bd      	b.n	800ea5a <_dtoa_r+0x66>
 800f0de:	9a08      	ldr	r2, [sp, #32]
 800f0e0:	601a      	str	r2, [r3, #0]
 800f0e2:	e4ba      	b.n	800ea5a <_dtoa_r+0x66>
 800f0e4:	08012d38 	.word	0x08012d38
 800f0e8:	08012d10 	.word	0x08012d10
 800f0ec:	3ff00000 	.word	0x3ff00000
 800f0f0:	40240000 	.word	0x40240000
 800f0f4:	401c0000 	.word	0x401c0000
 800f0f8:	fcc00000 	.word	0xfcc00000
 800f0fc:	40140000 	.word	0x40140000
 800f100:	7cc00000 	.word	0x7cc00000
 800f104:	3fe00000 	.word	0x3fe00000
 800f108:	9b03      	ldr	r3, [sp, #12]
 800f10a:	930e      	str	r3, [sp, #56]	; 0x38
 800f10c:	9b08      	ldr	r3, [sp, #32]
 800f10e:	9308      	str	r3, [sp, #32]
 800f110:	3b01      	subs	r3, #1
 800f112:	781a      	ldrb	r2, [r3, #0]
 800f114:	2a39      	cmp	r2, #57	; 0x39
 800f116:	d108      	bne.n	800f12a <_dtoa_r+0x736>
 800f118:	9a06      	ldr	r2, [sp, #24]
 800f11a:	429a      	cmp	r2, r3
 800f11c:	d1f7      	bne.n	800f10e <_dtoa_r+0x71a>
 800f11e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f120:	9906      	ldr	r1, [sp, #24]
 800f122:	3201      	adds	r2, #1
 800f124:	920e      	str	r2, [sp, #56]	; 0x38
 800f126:	2230      	movs	r2, #48	; 0x30
 800f128:	700a      	strb	r2, [r1, #0]
 800f12a:	781a      	ldrb	r2, [r3, #0]
 800f12c:	3201      	adds	r2, #1
 800f12e:	701a      	strb	r2, [r3, #0]
 800f130:	e77c      	b.n	800f02c <_dtoa_r+0x638>
 800f132:	2200      	movs	r2, #0
 800f134:	4ba9      	ldr	r3, [pc, #676]	; (800f3dc <_dtoa_r+0x9e8>)
 800f136:	f7f2 fa99 	bl	800166c <__aeabi_dmul>
 800f13a:	2200      	movs	r2, #0
 800f13c:	2300      	movs	r3, #0
 800f13e:	0004      	movs	r4, r0
 800f140:	000d      	movs	r5, r1
 800f142:	f7f1 f981 	bl	8000448 <__aeabi_dcmpeq>
 800f146:	2800      	cmp	r0, #0
 800f148:	d100      	bne.n	800f14c <_dtoa_r+0x758>
 800f14a:	e782      	b.n	800f052 <_dtoa_r+0x65e>
 800f14c:	e7b8      	b.n	800f0c0 <_dtoa_r+0x6cc>
 800f14e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f150:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f152:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f154:	2f00      	cmp	r7, #0
 800f156:	d012      	beq.n	800f17e <_dtoa_r+0x78a>
 800f158:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f15a:	2a01      	cmp	r2, #1
 800f15c:	dc6e      	bgt.n	800f23c <_dtoa_r+0x848>
 800f15e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f160:	2a00      	cmp	r2, #0
 800f162:	d065      	beq.n	800f230 <_dtoa_r+0x83c>
 800f164:	4a9e      	ldr	r2, [pc, #632]	; (800f3e0 <_dtoa_r+0x9ec>)
 800f166:	189b      	adds	r3, r3, r2
 800f168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f16a:	2101      	movs	r1, #1
 800f16c:	18d2      	adds	r2, r2, r3
 800f16e:	920a      	str	r2, [sp, #40]	; 0x28
 800f170:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f172:	9804      	ldr	r0, [sp, #16]
 800f174:	18d3      	adds	r3, r2, r3
 800f176:	930c      	str	r3, [sp, #48]	; 0x30
 800f178:	f7fc f986 	bl	800b488 <__i2b>
 800f17c:	0007      	movs	r7, r0
 800f17e:	2c00      	cmp	r4, #0
 800f180:	d00e      	beq.n	800f1a0 <_dtoa_r+0x7ac>
 800f182:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f184:	2b00      	cmp	r3, #0
 800f186:	dd0b      	ble.n	800f1a0 <_dtoa_r+0x7ac>
 800f188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f18a:	0023      	movs	r3, r4
 800f18c:	4294      	cmp	r4, r2
 800f18e:	dd00      	ble.n	800f192 <_dtoa_r+0x79e>
 800f190:	0013      	movs	r3, r2
 800f192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f194:	1ae4      	subs	r4, r4, r3
 800f196:	1ad2      	subs	r2, r2, r3
 800f198:	920a      	str	r2, [sp, #40]	; 0x28
 800f19a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f19c:	1ad3      	subs	r3, r2, r3
 800f19e:	930c      	str	r3, [sp, #48]	; 0x30
 800f1a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d01e      	beq.n	800f1e4 <_dtoa_r+0x7f0>
 800f1a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d05c      	beq.n	800f266 <_dtoa_r+0x872>
 800f1ac:	2d00      	cmp	r5, #0
 800f1ae:	dd10      	ble.n	800f1d2 <_dtoa_r+0x7de>
 800f1b0:	0039      	movs	r1, r7
 800f1b2:	002a      	movs	r2, r5
 800f1b4:	9804      	ldr	r0, [sp, #16]
 800f1b6:	f7fc fa2f 	bl	800b618 <__pow5mult>
 800f1ba:	9a05      	ldr	r2, [sp, #20]
 800f1bc:	0001      	movs	r1, r0
 800f1be:	0007      	movs	r7, r0
 800f1c0:	9804      	ldr	r0, [sp, #16]
 800f1c2:	f7fc f979 	bl	800b4b8 <__multiply>
 800f1c6:	0006      	movs	r6, r0
 800f1c8:	9905      	ldr	r1, [sp, #20]
 800f1ca:	9804      	ldr	r0, [sp, #16]
 800f1cc:	f7fc f87a 	bl	800b2c4 <_Bfree>
 800f1d0:	9605      	str	r6, [sp, #20]
 800f1d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1d4:	1b5a      	subs	r2, r3, r5
 800f1d6:	42ab      	cmp	r3, r5
 800f1d8:	d004      	beq.n	800f1e4 <_dtoa_r+0x7f0>
 800f1da:	9905      	ldr	r1, [sp, #20]
 800f1dc:	9804      	ldr	r0, [sp, #16]
 800f1de:	f7fc fa1b 	bl	800b618 <__pow5mult>
 800f1e2:	9005      	str	r0, [sp, #20]
 800f1e4:	2101      	movs	r1, #1
 800f1e6:	9804      	ldr	r0, [sp, #16]
 800f1e8:	f7fc f94e 	bl	800b488 <__i2b>
 800f1ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f1ee:	0006      	movs	r6, r0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	dd3a      	ble.n	800f26a <_dtoa_r+0x876>
 800f1f4:	001a      	movs	r2, r3
 800f1f6:	0001      	movs	r1, r0
 800f1f8:	9804      	ldr	r0, [sp, #16]
 800f1fa:	f7fc fa0d 	bl	800b618 <__pow5mult>
 800f1fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f200:	0006      	movs	r6, r0
 800f202:	2500      	movs	r5, #0
 800f204:	2b01      	cmp	r3, #1
 800f206:	dc38      	bgt.n	800f27a <_dtoa_r+0x886>
 800f208:	2500      	movs	r5, #0
 800f20a:	9b08      	ldr	r3, [sp, #32]
 800f20c:	42ab      	cmp	r3, r5
 800f20e:	d130      	bne.n	800f272 <_dtoa_r+0x87e>
 800f210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f212:	031b      	lsls	r3, r3, #12
 800f214:	42ab      	cmp	r3, r5
 800f216:	d12c      	bne.n	800f272 <_dtoa_r+0x87e>
 800f218:	4b72      	ldr	r3, [pc, #456]	; (800f3e4 <_dtoa_r+0x9f0>)
 800f21a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f21c:	4213      	tst	r3, r2
 800f21e:	d028      	beq.n	800f272 <_dtoa_r+0x87e>
 800f220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f222:	3501      	adds	r5, #1
 800f224:	3301      	adds	r3, #1
 800f226:	930a      	str	r3, [sp, #40]	; 0x28
 800f228:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f22a:	3301      	adds	r3, #1
 800f22c:	930c      	str	r3, [sp, #48]	; 0x30
 800f22e:	e020      	b.n	800f272 <_dtoa_r+0x87e>
 800f230:	2336      	movs	r3, #54	; 0x36
 800f232:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f234:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f236:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f238:	1a9b      	subs	r3, r3, r2
 800f23a:	e795      	b.n	800f168 <_dtoa_r+0x774>
 800f23c:	9b07      	ldr	r3, [sp, #28]
 800f23e:	1e5d      	subs	r5, r3, #1
 800f240:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f242:	42ab      	cmp	r3, r5
 800f244:	db07      	blt.n	800f256 <_dtoa_r+0x862>
 800f246:	1b5d      	subs	r5, r3, r5
 800f248:	9b07      	ldr	r3, [sp, #28]
 800f24a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	da8b      	bge.n	800f168 <_dtoa_r+0x774>
 800f250:	1ae4      	subs	r4, r4, r3
 800f252:	2300      	movs	r3, #0
 800f254:	e788      	b.n	800f168 <_dtoa_r+0x774>
 800f256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f258:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f25a:	1aeb      	subs	r3, r5, r3
 800f25c:	18d3      	adds	r3, r2, r3
 800f25e:	950d      	str	r5, [sp, #52]	; 0x34
 800f260:	9313      	str	r3, [sp, #76]	; 0x4c
 800f262:	2500      	movs	r5, #0
 800f264:	e7f0      	b.n	800f248 <_dtoa_r+0x854>
 800f266:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f268:	e7b7      	b.n	800f1da <_dtoa_r+0x7e6>
 800f26a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f26c:	2500      	movs	r5, #0
 800f26e:	2b01      	cmp	r3, #1
 800f270:	ddca      	ble.n	800f208 <_dtoa_r+0x814>
 800f272:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f274:	2001      	movs	r0, #1
 800f276:	2b00      	cmp	r3, #0
 800f278:	d008      	beq.n	800f28c <_dtoa_r+0x898>
 800f27a:	6933      	ldr	r3, [r6, #16]
 800f27c:	3303      	adds	r3, #3
 800f27e:	009b      	lsls	r3, r3, #2
 800f280:	18f3      	adds	r3, r6, r3
 800f282:	6858      	ldr	r0, [r3, #4]
 800f284:	f7fc f8b8 	bl	800b3f8 <__hi0bits>
 800f288:	2320      	movs	r3, #32
 800f28a:	1a18      	subs	r0, r3, r0
 800f28c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f28e:	1818      	adds	r0, r3, r0
 800f290:	0002      	movs	r2, r0
 800f292:	231f      	movs	r3, #31
 800f294:	401a      	ands	r2, r3
 800f296:	4218      	tst	r0, r3
 800f298:	d047      	beq.n	800f32a <_dtoa_r+0x936>
 800f29a:	3301      	adds	r3, #1
 800f29c:	1a9b      	subs	r3, r3, r2
 800f29e:	2b04      	cmp	r3, #4
 800f2a0:	dd3f      	ble.n	800f322 <_dtoa_r+0x92e>
 800f2a2:	231c      	movs	r3, #28
 800f2a4:	1a9b      	subs	r3, r3, r2
 800f2a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2a8:	18e4      	adds	r4, r4, r3
 800f2aa:	18d2      	adds	r2, r2, r3
 800f2ac:	920a      	str	r2, [sp, #40]	; 0x28
 800f2ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f2b0:	18d3      	adds	r3, r2, r3
 800f2b2:	930c      	str	r3, [sp, #48]	; 0x30
 800f2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	dd05      	ble.n	800f2c6 <_dtoa_r+0x8d2>
 800f2ba:	001a      	movs	r2, r3
 800f2bc:	9905      	ldr	r1, [sp, #20]
 800f2be:	9804      	ldr	r0, [sp, #16]
 800f2c0:	f7fc f9ec 	bl	800b69c <__lshift>
 800f2c4:	9005      	str	r0, [sp, #20]
 800f2c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	dd05      	ble.n	800f2d8 <_dtoa_r+0x8e4>
 800f2cc:	0031      	movs	r1, r6
 800f2ce:	001a      	movs	r2, r3
 800f2d0:	9804      	ldr	r0, [sp, #16]
 800f2d2:	f7fc f9e3 	bl	800b69c <__lshift>
 800f2d6:	0006      	movs	r6, r0
 800f2d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d027      	beq.n	800f32e <_dtoa_r+0x93a>
 800f2de:	0031      	movs	r1, r6
 800f2e0:	9805      	ldr	r0, [sp, #20]
 800f2e2:	f7fc fa49 	bl	800b778 <__mcmp>
 800f2e6:	2800      	cmp	r0, #0
 800f2e8:	da21      	bge.n	800f32e <_dtoa_r+0x93a>
 800f2ea:	9b03      	ldr	r3, [sp, #12]
 800f2ec:	220a      	movs	r2, #10
 800f2ee:	3b01      	subs	r3, #1
 800f2f0:	9303      	str	r3, [sp, #12]
 800f2f2:	9905      	ldr	r1, [sp, #20]
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	9804      	ldr	r0, [sp, #16]
 800f2f8:	f7fb ffee 	bl	800b2d8 <__multadd>
 800f2fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2fe:	9005      	str	r0, [sp, #20]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d100      	bne.n	800f306 <_dtoa_r+0x912>
 800f304:	e15d      	b.n	800f5c2 <_dtoa_r+0xbce>
 800f306:	2300      	movs	r3, #0
 800f308:	0039      	movs	r1, r7
 800f30a:	220a      	movs	r2, #10
 800f30c:	9804      	ldr	r0, [sp, #16]
 800f30e:	f7fb ffe3 	bl	800b2d8 <__multadd>
 800f312:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f314:	0007      	movs	r7, r0
 800f316:	2b00      	cmp	r3, #0
 800f318:	dc49      	bgt.n	800f3ae <_dtoa_r+0x9ba>
 800f31a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f31c:	2b02      	cmp	r3, #2
 800f31e:	dc0e      	bgt.n	800f33e <_dtoa_r+0x94a>
 800f320:	e045      	b.n	800f3ae <_dtoa_r+0x9ba>
 800f322:	2b04      	cmp	r3, #4
 800f324:	d0c6      	beq.n	800f2b4 <_dtoa_r+0x8c0>
 800f326:	331c      	adds	r3, #28
 800f328:	e7bd      	b.n	800f2a6 <_dtoa_r+0x8b2>
 800f32a:	0013      	movs	r3, r2
 800f32c:	e7fb      	b.n	800f326 <_dtoa_r+0x932>
 800f32e:	9b07      	ldr	r3, [sp, #28]
 800f330:	2b00      	cmp	r3, #0
 800f332:	dc36      	bgt.n	800f3a2 <_dtoa_r+0x9ae>
 800f334:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f336:	2b02      	cmp	r3, #2
 800f338:	dd33      	ble.n	800f3a2 <_dtoa_r+0x9ae>
 800f33a:	9b07      	ldr	r3, [sp, #28]
 800f33c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f33e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f340:	2b00      	cmp	r3, #0
 800f342:	d10c      	bne.n	800f35e <_dtoa_r+0x96a>
 800f344:	0031      	movs	r1, r6
 800f346:	2205      	movs	r2, #5
 800f348:	9804      	ldr	r0, [sp, #16]
 800f34a:	f7fb ffc5 	bl	800b2d8 <__multadd>
 800f34e:	0006      	movs	r6, r0
 800f350:	0001      	movs	r1, r0
 800f352:	9805      	ldr	r0, [sp, #20]
 800f354:	f7fc fa10 	bl	800b778 <__mcmp>
 800f358:	2800      	cmp	r0, #0
 800f35a:	dd00      	ble.n	800f35e <_dtoa_r+0x96a>
 800f35c:	e59f      	b.n	800ee9e <_dtoa_r+0x4aa>
 800f35e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f360:	43db      	mvns	r3, r3
 800f362:	9303      	str	r3, [sp, #12]
 800f364:	9b06      	ldr	r3, [sp, #24]
 800f366:	9308      	str	r3, [sp, #32]
 800f368:	2500      	movs	r5, #0
 800f36a:	0031      	movs	r1, r6
 800f36c:	9804      	ldr	r0, [sp, #16]
 800f36e:	f7fb ffa9 	bl	800b2c4 <_Bfree>
 800f372:	2f00      	cmp	r7, #0
 800f374:	d100      	bne.n	800f378 <_dtoa_r+0x984>
 800f376:	e6a3      	b.n	800f0c0 <_dtoa_r+0x6cc>
 800f378:	2d00      	cmp	r5, #0
 800f37a:	d005      	beq.n	800f388 <_dtoa_r+0x994>
 800f37c:	42bd      	cmp	r5, r7
 800f37e:	d003      	beq.n	800f388 <_dtoa_r+0x994>
 800f380:	0029      	movs	r1, r5
 800f382:	9804      	ldr	r0, [sp, #16]
 800f384:	f7fb ff9e 	bl	800b2c4 <_Bfree>
 800f388:	0039      	movs	r1, r7
 800f38a:	9804      	ldr	r0, [sp, #16]
 800f38c:	f7fb ff9a 	bl	800b2c4 <_Bfree>
 800f390:	e696      	b.n	800f0c0 <_dtoa_r+0x6cc>
 800f392:	2600      	movs	r6, #0
 800f394:	0037      	movs	r7, r6
 800f396:	e7e2      	b.n	800f35e <_dtoa_r+0x96a>
 800f398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f39a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800f39c:	9303      	str	r3, [sp, #12]
 800f39e:	0037      	movs	r7, r6
 800f3a0:	e57d      	b.n	800ee9e <_dtoa_r+0x4aa>
 800f3a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d100      	bne.n	800f3aa <_dtoa_r+0x9b6>
 800f3a8:	e0c3      	b.n	800f532 <_dtoa_r+0xb3e>
 800f3aa:	9b07      	ldr	r3, [sp, #28]
 800f3ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800f3ae:	2c00      	cmp	r4, #0
 800f3b0:	dd05      	ble.n	800f3be <_dtoa_r+0x9ca>
 800f3b2:	0039      	movs	r1, r7
 800f3b4:	0022      	movs	r2, r4
 800f3b6:	9804      	ldr	r0, [sp, #16]
 800f3b8:	f7fc f970 	bl	800b69c <__lshift>
 800f3bc:	0007      	movs	r7, r0
 800f3be:	0038      	movs	r0, r7
 800f3c0:	2d00      	cmp	r5, #0
 800f3c2:	d024      	beq.n	800f40e <_dtoa_r+0xa1a>
 800f3c4:	6879      	ldr	r1, [r7, #4]
 800f3c6:	9804      	ldr	r0, [sp, #16]
 800f3c8:	f7fb ff54 	bl	800b274 <_Balloc>
 800f3cc:	1e04      	subs	r4, r0, #0
 800f3ce:	d111      	bne.n	800f3f4 <_dtoa_r+0xa00>
 800f3d0:	0022      	movs	r2, r4
 800f3d2:	4b05      	ldr	r3, [pc, #20]	; (800f3e8 <_dtoa_r+0x9f4>)
 800f3d4:	4805      	ldr	r0, [pc, #20]	; (800f3ec <_dtoa_r+0x9f8>)
 800f3d6:	4906      	ldr	r1, [pc, #24]	; (800f3f0 <_dtoa_r+0x9fc>)
 800f3d8:	e43c      	b.n	800ec54 <_dtoa_r+0x260>
 800f3da:	46c0      	nop			; (mov r8, r8)
 800f3dc:	40240000 	.word	0x40240000
 800f3e0:	00000433 	.word	0x00000433
 800f3e4:	7ff00000 	.word	0x7ff00000
 800f3e8:	08012c41 	.word	0x08012c41
 800f3ec:	08012ed1 	.word	0x08012ed1
 800f3f0:	000002ef 	.word	0x000002ef
 800f3f4:	0039      	movs	r1, r7
 800f3f6:	693a      	ldr	r2, [r7, #16]
 800f3f8:	310c      	adds	r1, #12
 800f3fa:	3202      	adds	r2, #2
 800f3fc:	0092      	lsls	r2, r2, #2
 800f3fe:	300c      	adds	r0, #12
 800f400:	f7fb fa9d 	bl	800a93e <memcpy>
 800f404:	2201      	movs	r2, #1
 800f406:	0021      	movs	r1, r4
 800f408:	9804      	ldr	r0, [sp, #16]
 800f40a:	f7fc f947 	bl	800b69c <__lshift>
 800f40e:	9b06      	ldr	r3, [sp, #24]
 800f410:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f412:	9307      	str	r3, [sp, #28]
 800f414:	3b01      	subs	r3, #1
 800f416:	189b      	adds	r3, r3, r2
 800f418:	2201      	movs	r2, #1
 800f41a:	003d      	movs	r5, r7
 800f41c:	0007      	movs	r7, r0
 800f41e:	930e      	str	r3, [sp, #56]	; 0x38
 800f420:	9b08      	ldr	r3, [sp, #32]
 800f422:	4013      	ands	r3, r2
 800f424:	930d      	str	r3, [sp, #52]	; 0x34
 800f426:	0031      	movs	r1, r6
 800f428:	9805      	ldr	r0, [sp, #20]
 800f42a:	f7ff fa53 	bl	800e8d4 <quorem>
 800f42e:	0029      	movs	r1, r5
 800f430:	0004      	movs	r4, r0
 800f432:	900b      	str	r0, [sp, #44]	; 0x2c
 800f434:	9805      	ldr	r0, [sp, #20]
 800f436:	f7fc f99f 	bl	800b778 <__mcmp>
 800f43a:	003a      	movs	r2, r7
 800f43c:	900c      	str	r0, [sp, #48]	; 0x30
 800f43e:	0031      	movs	r1, r6
 800f440:	9804      	ldr	r0, [sp, #16]
 800f442:	f7fc f9b5 	bl	800b7b0 <__mdiff>
 800f446:	2201      	movs	r2, #1
 800f448:	68c3      	ldr	r3, [r0, #12]
 800f44a:	3430      	adds	r4, #48	; 0x30
 800f44c:	9008      	str	r0, [sp, #32]
 800f44e:	920a      	str	r2, [sp, #40]	; 0x28
 800f450:	2b00      	cmp	r3, #0
 800f452:	d104      	bne.n	800f45e <_dtoa_r+0xa6a>
 800f454:	0001      	movs	r1, r0
 800f456:	9805      	ldr	r0, [sp, #20]
 800f458:	f7fc f98e 	bl	800b778 <__mcmp>
 800f45c:	900a      	str	r0, [sp, #40]	; 0x28
 800f45e:	9908      	ldr	r1, [sp, #32]
 800f460:	9804      	ldr	r0, [sp, #16]
 800f462:	f7fb ff2f 	bl	800b2c4 <_Bfree>
 800f466:	9b07      	ldr	r3, [sp, #28]
 800f468:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f46a:	3301      	adds	r3, #1
 800f46c:	9308      	str	r3, [sp, #32]
 800f46e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f470:	4313      	orrs	r3, r2
 800f472:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f474:	4313      	orrs	r3, r2
 800f476:	d109      	bne.n	800f48c <_dtoa_r+0xa98>
 800f478:	2c39      	cmp	r4, #57	; 0x39
 800f47a:	d022      	beq.n	800f4c2 <_dtoa_r+0xace>
 800f47c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f47e:	2b00      	cmp	r3, #0
 800f480:	dd01      	ble.n	800f486 <_dtoa_r+0xa92>
 800f482:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f484:	3431      	adds	r4, #49	; 0x31
 800f486:	9b07      	ldr	r3, [sp, #28]
 800f488:	701c      	strb	r4, [r3, #0]
 800f48a:	e76e      	b.n	800f36a <_dtoa_r+0x976>
 800f48c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f48e:	2b00      	cmp	r3, #0
 800f490:	db04      	blt.n	800f49c <_dtoa_r+0xaa8>
 800f492:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f494:	4313      	orrs	r3, r2
 800f496:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f498:	4313      	orrs	r3, r2
 800f49a:	d11e      	bne.n	800f4da <_dtoa_r+0xae6>
 800f49c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	ddf1      	ble.n	800f486 <_dtoa_r+0xa92>
 800f4a2:	9905      	ldr	r1, [sp, #20]
 800f4a4:	2201      	movs	r2, #1
 800f4a6:	9804      	ldr	r0, [sp, #16]
 800f4a8:	f7fc f8f8 	bl	800b69c <__lshift>
 800f4ac:	0031      	movs	r1, r6
 800f4ae:	9005      	str	r0, [sp, #20]
 800f4b0:	f7fc f962 	bl	800b778 <__mcmp>
 800f4b4:	2800      	cmp	r0, #0
 800f4b6:	dc02      	bgt.n	800f4be <_dtoa_r+0xaca>
 800f4b8:	d1e5      	bne.n	800f486 <_dtoa_r+0xa92>
 800f4ba:	07e3      	lsls	r3, r4, #31
 800f4bc:	d5e3      	bpl.n	800f486 <_dtoa_r+0xa92>
 800f4be:	2c39      	cmp	r4, #57	; 0x39
 800f4c0:	d1df      	bne.n	800f482 <_dtoa_r+0xa8e>
 800f4c2:	2339      	movs	r3, #57	; 0x39
 800f4c4:	9a07      	ldr	r2, [sp, #28]
 800f4c6:	7013      	strb	r3, [r2, #0]
 800f4c8:	9b08      	ldr	r3, [sp, #32]
 800f4ca:	9308      	str	r3, [sp, #32]
 800f4cc:	3b01      	subs	r3, #1
 800f4ce:	781a      	ldrb	r2, [r3, #0]
 800f4d0:	2a39      	cmp	r2, #57	; 0x39
 800f4d2:	d063      	beq.n	800f59c <_dtoa_r+0xba8>
 800f4d4:	3201      	adds	r2, #1
 800f4d6:	701a      	strb	r2, [r3, #0]
 800f4d8:	e747      	b.n	800f36a <_dtoa_r+0x976>
 800f4da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	dd03      	ble.n	800f4e8 <_dtoa_r+0xaf4>
 800f4e0:	2c39      	cmp	r4, #57	; 0x39
 800f4e2:	d0ee      	beq.n	800f4c2 <_dtoa_r+0xace>
 800f4e4:	3401      	adds	r4, #1
 800f4e6:	e7ce      	b.n	800f486 <_dtoa_r+0xa92>
 800f4e8:	9b07      	ldr	r3, [sp, #28]
 800f4ea:	9a07      	ldr	r2, [sp, #28]
 800f4ec:	701c      	strb	r4, [r3, #0]
 800f4ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f4f0:	4293      	cmp	r3, r2
 800f4f2:	d03e      	beq.n	800f572 <_dtoa_r+0xb7e>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	220a      	movs	r2, #10
 800f4f8:	9905      	ldr	r1, [sp, #20]
 800f4fa:	9804      	ldr	r0, [sp, #16]
 800f4fc:	f7fb feec 	bl	800b2d8 <__multadd>
 800f500:	2300      	movs	r3, #0
 800f502:	9005      	str	r0, [sp, #20]
 800f504:	220a      	movs	r2, #10
 800f506:	0029      	movs	r1, r5
 800f508:	9804      	ldr	r0, [sp, #16]
 800f50a:	42bd      	cmp	r5, r7
 800f50c:	d106      	bne.n	800f51c <_dtoa_r+0xb28>
 800f50e:	f7fb fee3 	bl	800b2d8 <__multadd>
 800f512:	0005      	movs	r5, r0
 800f514:	0007      	movs	r7, r0
 800f516:	9b08      	ldr	r3, [sp, #32]
 800f518:	9307      	str	r3, [sp, #28]
 800f51a:	e784      	b.n	800f426 <_dtoa_r+0xa32>
 800f51c:	f7fb fedc 	bl	800b2d8 <__multadd>
 800f520:	0039      	movs	r1, r7
 800f522:	0005      	movs	r5, r0
 800f524:	2300      	movs	r3, #0
 800f526:	220a      	movs	r2, #10
 800f528:	9804      	ldr	r0, [sp, #16]
 800f52a:	f7fb fed5 	bl	800b2d8 <__multadd>
 800f52e:	0007      	movs	r7, r0
 800f530:	e7f1      	b.n	800f516 <_dtoa_r+0xb22>
 800f532:	9b07      	ldr	r3, [sp, #28]
 800f534:	930b      	str	r3, [sp, #44]	; 0x2c
 800f536:	2500      	movs	r5, #0
 800f538:	0031      	movs	r1, r6
 800f53a:	9805      	ldr	r0, [sp, #20]
 800f53c:	f7ff f9ca 	bl	800e8d4 <quorem>
 800f540:	9b06      	ldr	r3, [sp, #24]
 800f542:	3030      	adds	r0, #48	; 0x30
 800f544:	5558      	strb	r0, [r3, r5]
 800f546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f548:	3501      	adds	r5, #1
 800f54a:	0004      	movs	r4, r0
 800f54c:	42ab      	cmp	r3, r5
 800f54e:	dd07      	ble.n	800f560 <_dtoa_r+0xb6c>
 800f550:	2300      	movs	r3, #0
 800f552:	220a      	movs	r2, #10
 800f554:	9905      	ldr	r1, [sp, #20]
 800f556:	9804      	ldr	r0, [sp, #16]
 800f558:	f7fb febe 	bl	800b2d8 <__multadd>
 800f55c:	9005      	str	r0, [sp, #20]
 800f55e:	e7eb      	b.n	800f538 <_dtoa_r+0xb44>
 800f560:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f562:	2301      	movs	r3, #1
 800f564:	2a00      	cmp	r2, #0
 800f566:	dd00      	ble.n	800f56a <_dtoa_r+0xb76>
 800f568:	0013      	movs	r3, r2
 800f56a:	2500      	movs	r5, #0
 800f56c:	9a06      	ldr	r2, [sp, #24]
 800f56e:	18d3      	adds	r3, r2, r3
 800f570:	9308      	str	r3, [sp, #32]
 800f572:	9905      	ldr	r1, [sp, #20]
 800f574:	2201      	movs	r2, #1
 800f576:	9804      	ldr	r0, [sp, #16]
 800f578:	f7fc f890 	bl	800b69c <__lshift>
 800f57c:	0031      	movs	r1, r6
 800f57e:	9005      	str	r0, [sp, #20]
 800f580:	f7fc f8fa 	bl	800b778 <__mcmp>
 800f584:	2800      	cmp	r0, #0
 800f586:	dc9f      	bgt.n	800f4c8 <_dtoa_r+0xad4>
 800f588:	d101      	bne.n	800f58e <_dtoa_r+0xb9a>
 800f58a:	07e4      	lsls	r4, r4, #31
 800f58c:	d49c      	bmi.n	800f4c8 <_dtoa_r+0xad4>
 800f58e:	9b08      	ldr	r3, [sp, #32]
 800f590:	9308      	str	r3, [sp, #32]
 800f592:	3b01      	subs	r3, #1
 800f594:	781a      	ldrb	r2, [r3, #0]
 800f596:	2a30      	cmp	r2, #48	; 0x30
 800f598:	d0fa      	beq.n	800f590 <_dtoa_r+0xb9c>
 800f59a:	e6e6      	b.n	800f36a <_dtoa_r+0x976>
 800f59c:	9a06      	ldr	r2, [sp, #24]
 800f59e:	429a      	cmp	r2, r3
 800f5a0:	d193      	bne.n	800f4ca <_dtoa_r+0xad6>
 800f5a2:	9b03      	ldr	r3, [sp, #12]
 800f5a4:	3301      	adds	r3, #1
 800f5a6:	9303      	str	r3, [sp, #12]
 800f5a8:	2331      	movs	r3, #49	; 0x31
 800f5aa:	7013      	strb	r3, [r2, #0]
 800f5ac:	e6dd      	b.n	800f36a <_dtoa_r+0x976>
 800f5ae:	4b09      	ldr	r3, [pc, #36]	; (800f5d4 <_dtoa_r+0xbe0>)
 800f5b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f5b2:	9306      	str	r3, [sp, #24]
 800f5b4:	4b08      	ldr	r3, [pc, #32]	; (800f5d8 <_dtoa_r+0xbe4>)
 800f5b6:	2a00      	cmp	r2, #0
 800f5b8:	d001      	beq.n	800f5be <_dtoa_r+0xbca>
 800f5ba:	f7ff fa4c 	bl	800ea56 <_dtoa_r+0x62>
 800f5be:	f7ff fa4c 	bl	800ea5a <_dtoa_r+0x66>
 800f5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	dcb6      	bgt.n	800f536 <_dtoa_r+0xb42>
 800f5c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f5ca:	2b02      	cmp	r3, #2
 800f5cc:	dd00      	ble.n	800f5d0 <_dtoa_r+0xbdc>
 800f5ce:	e6b6      	b.n	800f33e <_dtoa_r+0x94a>
 800f5d0:	e7b1      	b.n	800f536 <_dtoa_r+0xb42>
 800f5d2:	46c0      	nop			; (mov r8, r8)
 800f5d4:	08012ec4 	.word	0x08012ec4
 800f5d8:	08012ecc 	.word	0x08012ecc

0800f5dc <realloc>:
 800f5dc:	b510      	push	{r4, lr}
 800f5de:	4b03      	ldr	r3, [pc, #12]	; (800f5ec <realloc+0x10>)
 800f5e0:	000a      	movs	r2, r1
 800f5e2:	0001      	movs	r1, r0
 800f5e4:	6818      	ldr	r0, [r3, #0]
 800f5e6:	f000 f803 	bl	800f5f0 <_realloc_r>
 800f5ea:	bd10      	pop	{r4, pc}
 800f5ec:	200006e0 	.word	0x200006e0

0800f5f0 <_realloc_r>:
 800f5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5f2:	b087      	sub	sp, #28
 800f5f4:	1e0c      	subs	r4, r1, #0
 800f5f6:	9001      	str	r0, [sp, #4]
 800f5f8:	9205      	str	r2, [sp, #20]
 800f5fa:	d106      	bne.n	800f60a <_realloc_r+0x1a>
 800f5fc:	0011      	movs	r1, r2
 800f5fe:	f7f9 fe39 	bl	8009274 <_malloc_r>
 800f602:	0007      	movs	r7, r0
 800f604:	0038      	movs	r0, r7
 800f606:	b007      	add	sp, #28
 800f608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f60a:	9801      	ldr	r0, [sp, #4]
 800f60c:	f7fa f846 	bl	800969c <__malloc_lock>
 800f610:	0023      	movs	r3, r4
 800f612:	3b08      	subs	r3, #8
 800f614:	685f      	ldr	r7, [r3, #4]
 800f616:	9304      	str	r3, [sp, #16]
 800f618:	9b05      	ldr	r3, [sp, #20]
 800f61a:	330b      	adds	r3, #11
 800f61c:	2b16      	cmp	r3, #22
 800f61e:	d908      	bls.n	800f632 <_realloc_r+0x42>
 800f620:	2207      	movs	r2, #7
 800f622:	4393      	bics	r3, r2
 800f624:	9300      	str	r3, [sp, #0]
 800f626:	d506      	bpl.n	800f636 <_realloc_r+0x46>
 800f628:	230c      	movs	r3, #12
 800f62a:	9a01      	ldr	r2, [sp, #4]
 800f62c:	2700      	movs	r7, #0
 800f62e:	6013      	str	r3, [r2, #0]
 800f630:	e7e8      	b.n	800f604 <_realloc_r+0x14>
 800f632:	2310      	movs	r3, #16
 800f634:	9300      	str	r3, [sp, #0]
 800f636:	9b00      	ldr	r3, [sp, #0]
 800f638:	9a05      	ldr	r2, [sp, #20]
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d3f4      	bcc.n	800f628 <_realloc_r+0x38>
 800f63e:	9b04      	ldr	r3, [sp, #16]
 800f640:	003a      	movs	r2, r7
 800f642:	9302      	str	r3, [sp, #8]
 800f644:	2303      	movs	r3, #3
 800f646:	439a      	bics	r2, r3
 800f648:	9b00      	ldr	r3, [sp, #0]
 800f64a:	9203      	str	r2, [sp, #12]
 800f64c:	4293      	cmp	r3, r2
 800f64e:	dc00      	bgt.n	800f652 <_realloc_r+0x62>
 800f650:	e169      	b.n	800f926 <_realloc_r+0x336>
 800f652:	9b04      	ldr	r3, [sp, #16]
 800f654:	48b8      	ldr	r0, [pc, #736]	; (800f938 <_realloc_r+0x348>)
 800f656:	189b      	adds	r3, r3, r2
 800f658:	6882      	ldr	r2, [r0, #8]
 800f65a:	4694      	mov	ip, r2
 800f65c:	685a      	ldr	r2, [r3, #4]
 800f65e:	459c      	cmp	ip, r3
 800f660:	d006      	beq.n	800f670 <_realloc_r+0x80>
 800f662:	2501      	movs	r5, #1
 800f664:	0011      	movs	r1, r2
 800f666:	43a9      	bics	r1, r5
 800f668:	1859      	adds	r1, r3, r1
 800f66a:	6849      	ldr	r1, [r1, #4]
 800f66c:	4229      	tst	r1, r5
 800f66e:	d144      	bne.n	800f6fa <_realloc_r+0x10a>
 800f670:	2103      	movs	r1, #3
 800f672:	438a      	bics	r2, r1
 800f674:	9903      	ldr	r1, [sp, #12]
 800f676:	188e      	adds	r6, r1, r2
 800f678:	9900      	ldr	r1, [sp, #0]
 800f67a:	459c      	cmp	ip, r3
 800f67c:	d117      	bne.n	800f6ae <_realloc_r+0xbe>
 800f67e:	3110      	adds	r1, #16
 800f680:	42b1      	cmp	r1, r6
 800f682:	dc3c      	bgt.n	800f6fe <_realloc_r+0x10e>
 800f684:	9a00      	ldr	r2, [sp, #0]
 800f686:	2101      	movs	r1, #1
 800f688:	4694      	mov	ip, r2
 800f68a:	1ab6      	subs	r6, r6, r2
 800f68c:	0022      	movs	r2, r4
 800f68e:	9b04      	ldr	r3, [sp, #16]
 800f690:	430e      	orrs	r6, r1
 800f692:	4463      	add	r3, ip
 800f694:	6083      	str	r3, [r0, #8]
 800f696:	3a08      	subs	r2, #8
 800f698:	605e      	str	r6, [r3, #4]
 800f69a:	6853      	ldr	r3, [r2, #4]
 800f69c:	9801      	ldr	r0, [sp, #4]
 800f69e:	400b      	ands	r3, r1
 800f6a0:	4661      	mov	r1, ip
 800f6a2:	430b      	orrs	r3, r1
 800f6a4:	6053      	str	r3, [r2, #4]
 800f6a6:	f7fa f801 	bl	80096ac <__malloc_unlock>
 800f6aa:	0027      	movs	r7, r4
 800f6ac:	e7aa      	b.n	800f604 <_realloc_r+0x14>
 800f6ae:	42b1      	cmp	r1, r6
 800f6b0:	dc25      	bgt.n	800f6fe <_realloc_r+0x10e>
 800f6b2:	68da      	ldr	r2, [r3, #12]
 800f6b4:	689b      	ldr	r3, [r3, #8]
 800f6b6:	60da      	str	r2, [r3, #12]
 800f6b8:	6093      	str	r3, [r2, #8]
 800f6ba:	9b00      	ldr	r3, [sp, #0]
 800f6bc:	9a02      	ldr	r2, [sp, #8]
 800f6be:	1af4      	subs	r4, r6, r3
 800f6c0:	9b02      	ldr	r3, [sp, #8]
 800f6c2:	1992      	adds	r2, r2, r6
 800f6c4:	6858      	ldr	r0, [r3, #4]
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	4018      	ands	r0, r3
 800f6ca:	2c0f      	cmp	r4, #15
 800f6cc:	d800      	bhi.n	800f6d0 <_realloc_r+0xe0>
 800f6ce:	e12c      	b.n	800f92a <_realloc_r+0x33a>
 800f6d0:	9d00      	ldr	r5, [sp, #0]
 800f6d2:	9902      	ldr	r1, [sp, #8]
 800f6d4:	4328      	orrs	r0, r5
 800f6d6:	1949      	adds	r1, r1, r5
 800f6d8:	9d02      	ldr	r5, [sp, #8]
 800f6da:	431c      	orrs	r4, r3
 800f6dc:	6068      	str	r0, [r5, #4]
 800f6de:	604c      	str	r4, [r1, #4]
 800f6e0:	6850      	ldr	r0, [r2, #4]
 800f6e2:	3108      	adds	r1, #8
 800f6e4:	4303      	orrs	r3, r0
 800f6e6:	6053      	str	r3, [r2, #4]
 800f6e8:	9801      	ldr	r0, [sp, #4]
 800f6ea:	f7fb f9a3 	bl	800aa34 <_free_r>
 800f6ee:	9801      	ldr	r0, [sp, #4]
 800f6f0:	f7f9 ffdc 	bl	80096ac <__malloc_unlock>
 800f6f4:	9f02      	ldr	r7, [sp, #8]
 800f6f6:	3708      	adds	r7, #8
 800f6f8:	e784      	b.n	800f604 <_realloc_r+0x14>
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	0013      	movs	r3, r2
 800f6fe:	07ff      	lsls	r7, r7, #31
 800f700:	d500      	bpl.n	800f704 <_realloc_r+0x114>
 800f702:	e0c6      	b.n	800f892 <_realloc_r+0x2a2>
 800f704:	0021      	movs	r1, r4
 800f706:	2003      	movs	r0, #3
 800f708:	3908      	subs	r1, #8
 800f70a:	680d      	ldr	r5, [r1, #0]
 800f70c:	9904      	ldr	r1, [sp, #16]
 800f70e:	1b4d      	subs	r5, r1, r5
 800f710:	6869      	ldr	r1, [r5, #4]
 800f712:	4381      	bics	r1, r0
 800f714:	9803      	ldr	r0, [sp, #12]
 800f716:	180f      	adds	r7, r1, r0
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d100      	bne.n	800f71e <_realloc_r+0x12e>
 800f71c:	e084      	b.n	800f828 <_realloc_r+0x238>
 800f71e:	19d6      	adds	r6, r2, r7
 800f720:	459c      	cmp	ip, r3
 800f722:	d148      	bne.n	800f7b6 <_realloc_r+0x1c6>
 800f724:	9b00      	ldr	r3, [sp, #0]
 800f726:	3310      	adds	r3, #16
 800f728:	42b3      	cmp	r3, r6
 800f72a:	dc7d      	bgt.n	800f828 <_realloc_r+0x238>
 800f72c:	68aa      	ldr	r2, [r5, #8]
 800f72e:	68eb      	ldr	r3, [r5, #12]
 800f730:	002f      	movs	r7, r5
 800f732:	60d3      	str	r3, [r2, #12]
 800f734:	609a      	str	r2, [r3, #8]
 800f736:	0002      	movs	r2, r0
 800f738:	3a04      	subs	r2, #4
 800f73a:	3708      	adds	r7, #8
 800f73c:	2a24      	cmp	r2, #36	; 0x24
 800f73e:	d835      	bhi.n	800f7ac <_realloc_r+0x1bc>
 800f740:	003b      	movs	r3, r7
 800f742:	2a13      	cmp	r2, #19
 800f744:	d908      	bls.n	800f758 <_realloc_r+0x168>
 800f746:	6823      	ldr	r3, [r4, #0]
 800f748:	60ab      	str	r3, [r5, #8]
 800f74a:	6863      	ldr	r3, [r4, #4]
 800f74c:	60eb      	str	r3, [r5, #12]
 800f74e:	2a1b      	cmp	r2, #27
 800f750:	d81a      	bhi.n	800f788 <_realloc_r+0x198>
 800f752:	002b      	movs	r3, r5
 800f754:	3408      	adds	r4, #8
 800f756:	3310      	adds	r3, #16
 800f758:	6822      	ldr	r2, [r4, #0]
 800f75a:	601a      	str	r2, [r3, #0]
 800f75c:	6862      	ldr	r2, [r4, #4]
 800f75e:	605a      	str	r2, [r3, #4]
 800f760:	68a2      	ldr	r2, [r4, #8]
 800f762:	609a      	str	r2, [r3, #8]
 800f764:	9b00      	ldr	r3, [sp, #0]
 800f766:	4a74      	ldr	r2, [pc, #464]	; (800f938 <_realloc_r+0x348>)
 800f768:	18eb      	adds	r3, r5, r3
 800f76a:	6093      	str	r3, [r2, #8]
 800f76c:	9a00      	ldr	r2, [sp, #0]
 800f76e:	1ab6      	subs	r6, r6, r2
 800f770:	2201      	movs	r2, #1
 800f772:	4316      	orrs	r6, r2
 800f774:	605e      	str	r6, [r3, #4]
 800f776:	686b      	ldr	r3, [r5, #4]
 800f778:	4013      	ands	r3, r2
 800f77a:	9a00      	ldr	r2, [sp, #0]
 800f77c:	4313      	orrs	r3, r2
 800f77e:	606b      	str	r3, [r5, #4]
 800f780:	9801      	ldr	r0, [sp, #4]
 800f782:	f7f9 ff93 	bl	80096ac <__malloc_unlock>
 800f786:	e73d      	b.n	800f604 <_realloc_r+0x14>
 800f788:	68a3      	ldr	r3, [r4, #8]
 800f78a:	612b      	str	r3, [r5, #16]
 800f78c:	68e3      	ldr	r3, [r4, #12]
 800f78e:	616b      	str	r3, [r5, #20]
 800f790:	2a24      	cmp	r2, #36	; 0x24
 800f792:	d003      	beq.n	800f79c <_realloc_r+0x1ac>
 800f794:	002b      	movs	r3, r5
 800f796:	3410      	adds	r4, #16
 800f798:	3318      	adds	r3, #24
 800f79a:	e7dd      	b.n	800f758 <_realloc_r+0x168>
 800f79c:	6923      	ldr	r3, [r4, #16]
 800f79e:	61ab      	str	r3, [r5, #24]
 800f7a0:	002b      	movs	r3, r5
 800f7a2:	6962      	ldr	r2, [r4, #20]
 800f7a4:	3320      	adds	r3, #32
 800f7a6:	61ea      	str	r2, [r5, #28]
 800f7a8:	3418      	adds	r4, #24
 800f7aa:	e7d5      	b.n	800f758 <_realloc_r+0x168>
 800f7ac:	0021      	movs	r1, r4
 800f7ae:	0038      	movs	r0, r7
 800f7b0:	f001 fbb5 	bl	8010f1e <memmove>
 800f7b4:	e7d6      	b.n	800f764 <_realloc_r+0x174>
 800f7b6:	9a00      	ldr	r2, [sp, #0]
 800f7b8:	42b2      	cmp	r2, r6
 800f7ba:	dc35      	bgt.n	800f828 <_realloc_r+0x238>
 800f7bc:	0028      	movs	r0, r5
 800f7be:	68da      	ldr	r2, [r3, #12]
 800f7c0:	689b      	ldr	r3, [r3, #8]
 800f7c2:	3008      	adds	r0, #8
 800f7c4:	60da      	str	r2, [r3, #12]
 800f7c6:	6093      	str	r3, [r2, #8]
 800f7c8:	68aa      	ldr	r2, [r5, #8]
 800f7ca:	68eb      	ldr	r3, [r5, #12]
 800f7cc:	60d3      	str	r3, [r2, #12]
 800f7ce:	609a      	str	r2, [r3, #8]
 800f7d0:	9a03      	ldr	r2, [sp, #12]
 800f7d2:	3a04      	subs	r2, #4
 800f7d4:	2a24      	cmp	r2, #36	; 0x24
 800f7d6:	d823      	bhi.n	800f820 <_realloc_r+0x230>
 800f7d8:	2a13      	cmp	r2, #19
 800f7da:	d907      	bls.n	800f7ec <_realloc_r+0x1fc>
 800f7dc:	6823      	ldr	r3, [r4, #0]
 800f7de:	60ab      	str	r3, [r5, #8]
 800f7e0:	6863      	ldr	r3, [r4, #4]
 800f7e2:	60eb      	str	r3, [r5, #12]
 800f7e4:	2a1b      	cmp	r2, #27
 800f7e6:	d809      	bhi.n	800f7fc <_realloc_r+0x20c>
 800f7e8:	3408      	adds	r4, #8
 800f7ea:	3008      	adds	r0, #8
 800f7ec:	6823      	ldr	r3, [r4, #0]
 800f7ee:	6003      	str	r3, [r0, #0]
 800f7f0:	6863      	ldr	r3, [r4, #4]
 800f7f2:	6043      	str	r3, [r0, #4]
 800f7f4:	68a3      	ldr	r3, [r4, #8]
 800f7f6:	6083      	str	r3, [r0, #8]
 800f7f8:	9502      	str	r5, [sp, #8]
 800f7fa:	e75e      	b.n	800f6ba <_realloc_r+0xca>
 800f7fc:	68a3      	ldr	r3, [r4, #8]
 800f7fe:	612b      	str	r3, [r5, #16]
 800f800:	68e3      	ldr	r3, [r4, #12]
 800f802:	616b      	str	r3, [r5, #20]
 800f804:	2a24      	cmp	r2, #36	; 0x24
 800f806:	d003      	beq.n	800f810 <_realloc_r+0x220>
 800f808:	0028      	movs	r0, r5
 800f80a:	3410      	adds	r4, #16
 800f80c:	3018      	adds	r0, #24
 800f80e:	e7ed      	b.n	800f7ec <_realloc_r+0x1fc>
 800f810:	0028      	movs	r0, r5
 800f812:	6923      	ldr	r3, [r4, #16]
 800f814:	3020      	adds	r0, #32
 800f816:	61ab      	str	r3, [r5, #24]
 800f818:	6963      	ldr	r3, [r4, #20]
 800f81a:	3418      	adds	r4, #24
 800f81c:	61eb      	str	r3, [r5, #28]
 800f81e:	e7e5      	b.n	800f7ec <_realloc_r+0x1fc>
 800f820:	0021      	movs	r1, r4
 800f822:	f001 fb7c 	bl	8010f1e <memmove>
 800f826:	e7e7      	b.n	800f7f8 <_realloc_r+0x208>
 800f828:	9b00      	ldr	r3, [sp, #0]
 800f82a:	42bb      	cmp	r3, r7
 800f82c:	dc31      	bgt.n	800f892 <_realloc_r+0x2a2>
 800f82e:	0028      	movs	r0, r5
 800f830:	68aa      	ldr	r2, [r5, #8]
 800f832:	68eb      	ldr	r3, [r5, #12]
 800f834:	3008      	adds	r0, #8
 800f836:	60d3      	str	r3, [r2, #12]
 800f838:	609a      	str	r2, [r3, #8]
 800f83a:	9a03      	ldr	r2, [sp, #12]
 800f83c:	3a04      	subs	r2, #4
 800f83e:	2a24      	cmp	r2, #36	; 0x24
 800f840:	d823      	bhi.n	800f88a <_realloc_r+0x29a>
 800f842:	2a13      	cmp	r2, #19
 800f844:	d907      	bls.n	800f856 <_realloc_r+0x266>
 800f846:	6823      	ldr	r3, [r4, #0]
 800f848:	60ab      	str	r3, [r5, #8]
 800f84a:	6863      	ldr	r3, [r4, #4]
 800f84c:	60eb      	str	r3, [r5, #12]
 800f84e:	2a1b      	cmp	r2, #27
 800f850:	d809      	bhi.n	800f866 <_realloc_r+0x276>
 800f852:	3408      	adds	r4, #8
 800f854:	3008      	adds	r0, #8
 800f856:	6823      	ldr	r3, [r4, #0]
 800f858:	6003      	str	r3, [r0, #0]
 800f85a:	6863      	ldr	r3, [r4, #4]
 800f85c:	6043      	str	r3, [r0, #4]
 800f85e:	68a3      	ldr	r3, [r4, #8]
 800f860:	6083      	str	r3, [r0, #8]
 800f862:	003e      	movs	r6, r7
 800f864:	e7c8      	b.n	800f7f8 <_realloc_r+0x208>
 800f866:	68a3      	ldr	r3, [r4, #8]
 800f868:	612b      	str	r3, [r5, #16]
 800f86a:	68e3      	ldr	r3, [r4, #12]
 800f86c:	616b      	str	r3, [r5, #20]
 800f86e:	2a24      	cmp	r2, #36	; 0x24
 800f870:	d003      	beq.n	800f87a <_realloc_r+0x28a>
 800f872:	0028      	movs	r0, r5
 800f874:	3410      	adds	r4, #16
 800f876:	3018      	adds	r0, #24
 800f878:	e7ed      	b.n	800f856 <_realloc_r+0x266>
 800f87a:	0028      	movs	r0, r5
 800f87c:	6923      	ldr	r3, [r4, #16]
 800f87e:	3020      	adds	r0, #32
 800f880:	61ab      	str	r3, [r5, #24]
 800f882:	6963      	ldr	r3, [r4, #20]
 800f884:	3418      	adds	r4, #24
 800f886:	61eb      	str	r3, [r5, #28]
 800f888:	e7e5      	b.n	800f856 <_realloc_r+0x266>
 800f88a:	0021      	movs	r1, r4
 800f88c:	f001 fb47 	bl	8010f1e <memmove>
 800f890:	e7e7      	b.n	800f862 <_realloc_r+0x272>
 800f892:	9905      	ldr	r1, [sp, #20]
 800f894:	9801      	ldr	r0, [sp, #4]
 800f896:	f7f9 fced 	bl	8009274 <_malloc_r>
 800f89a:	1e07      	subs	r7, r0, #0
 800f89c:	d100      	bne.n	800f8a0 <_realloc_r+0x2b0>
 800f89e:	e76f      	b.n	800f780 <_realloc_r+0x190>
 800f8a0:	0023      	movs	r3, r4
 800f8a2:	2201      	movs	r2, #1
 800f8a4:	3b08      	subs	r3, #8
 800f8a6:	685b      	ldr	r3, [r3, #4]
 800f8a8:	4393      	bics	r3, r2
 800f8aa:	9a04      	ldr	r2, [sp, #16]
 800f8ac:	18d3      	adds	r3, r2, r3
 800f8ae:	0002      	movs	r2, r0
 800f8b0:	3a08      	subs	r2, #8
 800f8b2:	4293      	cmp	r3, r2
 800f8b4:	d105      	bne.n	800f8c2 <_realloc_r+0x2d2>
 800f8b6:	685e      	ldr	r6, [r3, #4]
 800f8b8:	2303      	movs	r3, #3
 800f8ba:	439e      	bics	r6, r3
 800f8bc:	9b03      	ldr	r3, [sp, #12]
 800f8be:	18f6      	adds	r6, r6, r3
 800f8c0:	e6fb      	b.n	800f6ba <_realloc_r+0xca>
 800f8c2:	9a03      	ldr	r2, [sp, #12]
 800f8c4:	3a04      	subs	r2, #4
 800f8c6:	2a24      	cmp	r2, #36	; 0x24
 800f8c8:	d829      	bhi.n	800f91e <_realloc_r+0x32e>
 800f8ca:	0003      	movs	r3, r0
 800f8cc:	0021      	movs	r1, r4
 800f8ce:	2a13      	cmp	r2, #19
 800f8d0:	d908      	bls.n	800f8e4 <_realloc_r+0x2f4>
 800f8d2:	6823      	ldr	r3, [r4, #0]
 800f8d4:	6003      	str	r3, [r0, #0]
 800f8d6:	6863      	ldr	r3, [r4, #4]
 800f8d8:	6043      	str	r3, [r0, #4]
 800f8da:	2a1b      	cmp	r2, #27
 800f8dc:	d80d      	bhi.n	800f8fa <_realloc_r+0x30a>
 800f8de:	0003      	movs	r3, r0
 800f8e0:	3108      	adds	r1, #8
 800f8e2:	3308      	adds	r3, #8
 800f8e4:	680a      	ldr	r2, [r1, #0]
 800f8e6:	601a      	str	r2, [r3, #0]
 800f8e8:	684a      	ldr	r2, [r1, #4]
 800f8ea:	605a      	str	r2, [r3, #4]
 800f8ec:	688a      	ldr	r2, [r1, #8]
 800f8ee:	609a      	str	r2, [r3, #8]
 800f8f0:	0021      	movs	r1, r4
 800f8f2:	9801      	ldr	r0, [sp, #4]
 800f8f4:	f7fb f89e 	bl	800aa34 <_free_r>
 800f8f8:	e742      	b.n	800f780 <_realloc_r+0x190>
 800f8fa:	68a3      	ldr	r3, [r4, #8]
 800f8fc:	6083      	str	r3, [r0, #8]
 800f8fe:	68e3      	ldr	r3, [r4, #12]
 800f900:	60c3      	str	r3, [r0, #12]
 800f902:	2a24      	cmp	r2, #36	; 0x24
 800f904:	d003      	beq.n	800f90e <_realloc_r+0x31e>
 800f906:	0003      	movs	r3, r0
 800f908:	3110      	adds	r1, #16
 800f90a:	3310      	adds	r3, #16
 800f90c:	e7ea      	b.n	800f8e4 <_realloc_r+0x2f4>
 800f90e:	6923      	ldr	r3, [r4, #16]
 800f910:	3118      	adds	r1, #24
 800f912:	6103      	str	r3, [r0, #16]
 800f914:	0003      	movs	r3, r0
 800f916:	6962      	ldr	r2, [r4, #20]
 800f918:	3318      	adds	r3, #24
 800f91a:	6142      	str	r2, [r0, #20]
 800f91c:	e7e2      	b.n	800f8e4 <_realloc_r+0x2f4>
 800f91e:	0021      	movs	r1, r4
 800f920:	f001 fafd 	bl	8010f1e <memmove>
 800f924:	e7e4      	b.n	800f8f0 <_realloc_r+0x300>
 800f926:	9e03      	ldr	r6, [sp, #12]
 800f928:	e6c7      	b.n	800f6ba <_realloc_r+0xca>
 800f92a:	9902      	ldr	r1, [sp, #8]
 800f92c:	4306      	orrs	r6, r0
 800f92e:	604e      	str	r6, [r1, #4]
 800f930:	6851      	ldr	r1, [r2, #4]
 800f932:	430b      	orrs	r3, r1
 800f934:	6053      	str	r3, [r2, #4]
 800f936:	e6da      	b.n	800f6ee <_realloc_r+0xfe>
 800f938:	20000038 	.word	0x20000038

0800f93c <_strtoul_l.constprop.0>:
 800f93c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f93e:	b087      	sub	sp, #28
 800f940:	9202      	str	r2, [sp, #8]
 800f942:	4a3e      	ldr	r2, [pc, #248]	; (800fa3c <_strtoul_l.constprop.0+0x100>)
 800f944:	001e      	movs	r6, r3
 800f946:	9101      	str	r1, [sp, #4]
 800f948:	000b      	movs	r3, r1
 800f94a:	4694      	mov	ip, r2
 800f94c:	2108      	movs	r1, #8
 800f94e:	9005      	str	r0, [sp, #20]
 800f950:	001a      	movs	r2, r3
 800f952:	4660      	mov	r0, ip
 800f954:	7814      	ldrb	r4, [r2, #0]
 800f956:	3301      	adds	r3, #1
 800f958:	5d00      	ldrb	r0, [r0, r4]
 800f95a:	001d      	movs	r5, r3
 800f95c:	0007      	movs	r7, r0
 800f95e:	400f      	ands	r7, r1
 800f960:	4208      	tst	r0, r1
 800f962:	d1f5      	bne.n	800f950 <_strtoul_l.constprop.0+0x14>
 800f964:	2c2d      	cmp	r4, #45	; 0x2d
 800f966:	d13d      	bne.n	800f9e4 <_strtoul_l.constprop.0+0xa8>
 800f968:	2701      	movs	r7, #1
 800f96a:	781c      	ldrb	r4, [r3, #0]
 800f96c:	1c95      	adds	r5, r2, #2
 800f96e:	2e00      	cmp	r6, #0
 800f970:	d05f      	beq.n	800fa32 <_strtoul_l.constprop.0+0xf6>
 800f972:	2e10      	cmp	r6, #16
 800f974:	d109      	bne.n	800f98a <_strtoul_l.constprop.0+0x4e>
 800f976:	2c30      	cmp	r4, #48	; 0x30
 800f978:	d107      	bne.n	800f98a <_strtoul_l.constprop.0+0x4e>
 800f97a:	2220      	movs	r2, #32
 800f97c:	782b      	ldrb	r3, [r5, #0]
 800f97e:	4393      	bics	r3, r2
 800f980:	2b58      	cmp	r3, #88	; 0x58
 800f982:	d151      	bne.n	800fa28 <_strtoul_l.constprop.0+0xec>
 800f984:	2610      	movs	r6, #16
 800f986:	786c      	ldrb	r4, [r5, #1]
 800f988:	3502      	adds	r5, #2
 800f98a:	2001      	movs	r0, #1
 800f98c:	0031      	movs	r1, r6
 800f98e:	4240      	negs	r0, r0
 800f990:	f7f0 fbd4 	bl	800013c <__udivsi3>
 800f994:	9003      	str	r0, [sp, #12]
 800f996:	2001      	movs	r0, #1
 800f998:	0031      	movs	r1, r6
 800f99a:	4240      	negs	r0, r0
 800f99c:	f7f0 fc54 	bl	8000248 <__aeabi_uidivmod>
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	2201      	movs	r2, #1
 800f9a4:	9104      	str	r1, [sp, #16]
 800f9a6:	2101      	movs	r1, #1
 800f9a8:	0018      	movs	r0, r3
 800f9aa:	4694      	mov	ip, r2
 800f9ac:	4249      	negs	r1, r1
 800f9ae:	0022      	movs	r2, r4
 800f9b0:	3a30      	subs	r2, #48	; 0x30
 800f9b2:	2a09      	cmp	r2, #9
 800f9b4:	d903      	bls.n	800f9be <_strtoul_l.constprop.0+0x82>
 800f9b6:	3a11      	subs	r2, #17
 800f9b8:	2a19      	cmp	r2, #25
 800f9ba:	d818      	bhi.n	800f9ee <_strtoul_l.constprop.0+0xb2>
 800f9bc:	320a      	adds	r2, #10
 800f9be:	4296      	cmp	r6, r2
 800f9c0:	dd19      	ble.n	800f9f6 <_strtoul_l.constprop.0+0xba>
 800f9c2:	1c5c      	adds	r4, r3, #1
 800f9c4:	d00b      	beq.n	800f9de <_strtoul_l.constprop.0+0xa2>
 800f9c6:	9c03      	ldr	r4, [sp, #12]
 800f9c8:	000b      	movs	r3, r1
 800f9ca:	4284      	cmp	r4, r0
 800f9cc:	d307      	bcc.n	800f9de <_strtoul_l.constprop.0+0xa2>
 800f9ce:	d103      	bne.n	800f9d8 <_strtoul_l.constprop.0+0x9c>
 800f9d0:	9c04      	ldr	r4, [sp, #16]
 800f9d2:	000b      	movs	r3, r1
 800f9d4:	4294      	cmp	r4, r2
 800f9d6:	db02      	blt.n	800f9de <_strtoul_l.constprop.0+0xa2>
 800f9d8:	4663      	mov	r3, ip
 800f9da:	4370      	muls	r0, r6
 800f9dc:	1810      	adds	r0, r2, r0
 800f9de:	782c      	ldrb	r4, [r5, #0]
 800f9e0:	3501      	adds	r5, #1
 800f9e2:	e7e4      	b.n	800f9ae <_strtoul_l.constprop.0+0x72>
 800f9e4:	2c2b      	cmp	r4, #43	; 0x2b
 800f9e6:	d1c2      	bne.n	800f96e <_strtoul_l.constprop.0+0x32>
 800f9e8:	781c      	ldrb	r4, [r3, #0]
 800f9ea:	1c95      	adds	r5, r2, #2
 800f9ec:	e7bf      	b.n	800f96e <_strtoul_l.constprop.0+0x32>
 800f9ee:	0022      	movs	r2, r4
 800f9f0:	3a61      	subs	r2, #97	; 0x61
 800f9f2:	2a19      	cmp	r2, #25
 800f9f4:	d9e2      	bls.n	800f9bc <_strtoul_l.constprop.0+0x80>
 800f9f6:	1c5a      	adds	r2, r3, #1
 800f9f8:	d108      	bne.n	800fa0c <_strtoul_l.constprop.0+0xd0>
 800f9fa:	2222      	movs	r2, #34	; 0x22
 800f9fc:	9905      	ldr	r1, [sp, #20]
 800f9fe:	0018      	movs	r0, r3
 800fa00:	600a      	str	r2, [r1, #0]
 800fa02:	9a02      	ldr	r2, [sp, #8]
 800fa04:	2a00      	cmp	r2, #0
 800fa06:	d109      	bne.n	800fa1c <_strtoul_l.constprop.0+0xe0>
 800fa08:	b007      	add	sp, #28
 800fa0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa0c:	2f00      	cmp	r7, #0
 800fa0e:	d000      	beq.n	800fa12 <_strtoul_l.constprop.0+0xd6>
 800fa10:	4240      	negs	r0, r0
 800fa12:	9a02      	ldr	r2, [sp, #8]
 800fa14:	2a00      	cmp	r2, #0
 800fa16:	d0f7      	beq.n	800fa08 <_strtoul_l.constprop.0+0xcc>
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d001      	beq.n	800fa20 <_strtoul_l.constprop.0+0xe4>
 800fa1c:	1e6b      	subs	r3, r5, #1
 800fa1e:	9301      	str	r3, [sp, #4]
 800fa20:	9b02      	ldr	r3, [sp, #8]
 800fa22:	9a01      	ldr	r2, [sp, #4]
 800fa24:	601a      	str	r2, [r3, #0]
 800fa26:	e7ef      	b.n	800fa08 <_strtoul_l.constprop.0+0xcc>
 800fa28:	2430      	movs	r4, #48	; 0x30
 800fa2a:	2e00      	cmp	r6, #0
 800fa2c:	d1ad      	bne.n	800f98a <_strtoul_l.constprop.0+0x4e>
 800fa2e:	3608      	adds	r6, #8
 800fa30:	e7ab      	b.n	800f98a <_strtoul_l.constprop.0+0x4e>
 800fa32:	2c30      	cmp	r4, #48	; 0x30
 800fa34:	d0a1      	beq.n	800f97a <_strtoul_l.constprop.0+0x3e>
 800fa36:	260a      	movs	r6, #10
 800fa38:	e7a7      	b.n	800f98a <_strtoul_l.constprop.0+0x4e>
 800fa3a:	46c0      	nop			; (mov r8, r8)
 800fa3c:	08012b39 	.word	0x08012b39

0800fa40 <_strtoul_r>:
 800fa40:	b510      	push	{r4, lr}
 800fa42:	f7ff ff7b 	bl	800f93c <_strtoul_l.constprop.0>
 800fa46:	bd10      	pop	{r4, pc}

0800fa48 <_strtoll_l.constprop.0>:
 800fa48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa4a:	b08d      	sub	sp, #52	; 0x34
 800fa4c:	9203      	str	r2, [sp, #12]
 800fa4e:	4a53      	ldr	r2, [pc, #332]	; (800fb9c <_strtoll_l.constprop.0+0x154>)
 800fa50:	001e      	movs	r6, r3
 800fa52:	9102      	str	r1, [sp, #8]
 800fa54:	000b      	movs	r3, r1
 800fa56:	4694      	mov	ip, r2
 800fa58:	2108      	movs	r1, #8
 800fa5a:	900a      	str	r0, [sp, #40]	; 0x28
 800fa5c:	001a      	movs	r2, r3
 800fa5e:	4660      	mov	r0, ip
 800fa60:	7814      	ldrb	r4, [r2, #0]
 800fa62:	3301      	adds	r3, #1
 800fa64:	5d00      	ldrb	r0, [r0, r4]
 800fa66:	001d      	movs	r5, r3
 800fa68:	0007      	movs	r7, r0
 800fa6a:	400f      	ands	r7, r1
 800fa6c:	4208      	tst	r0, r1
 800fa6e:	d1f5      	bne.n	800fa5c <_strtoll_l.constprop.0+0x14>
 800fa70:	2c2d      	cmp	r4, #45	; 0x2d
 800fa72:	d153      	bne.n	800fb1c <_strtoll_l.constprop.0+0xd4>
 800fa74:	781c      	ldrb	r4, [r3, #0]
 800fa76:	2301      	movs	r3, #1
 800fa78:	1c95      	adds	r5, r2, #2
 800fa7a:	9301      	str	r3, [sp, #4]
 800fa7c:	2e00      	cmp	r6, #0
 800fa7e:	d100      	bne.n	800fa82 <_strtoll_l.constprop.0+0x3a>
 800fa80:	e086      	b.n	800fb90 <_strtoll_l.constprop.0+0x148>
 800fa82:	2e10      	cmp	r6, #16
 800fa84:	d10a      	bne.n	800fa9c <_strtoll_l.constprop.0+0x54>
 800fa86:	2c30      	cmp	r4, #48	; 0x30
 800fa88:	d108      	bne.n	800fa9c <_strtoll_l.constprop.0+0x54>
 800fa8a:	2220      	movs	r2, #32
 800fa8c:	782b      	ldrb	r3, [r5, #0]
 800fa8e:	4393      	bics	r3, r2
 800fa90:	2b58      	cmp	r3, #88	; 0x58
 800fa92:	d000      	beq.n	800fa96 <_strtoll_l.constprop.0+0x4e>
 800fa94:	e076      	b.n	800fb84 <_strtoll_l.constprop.0+0x13c>
 800fa96:	2610      	movs	r6, #16
 800fa98:	786c      	ldrb	r4, [r5, #1]
 800fa9a:	3502      	adds	r5, #2
 800fa9c:	2001      	movs	r0, #1
 800fa9e:	2300      	movs	r3, #0
 800faa0:	493f      	ldr	r1, [pc, #252]	; (800fba0 <_strtoll_l.constprop.0+0x158>)
 800faa2:	9a01      	ldr	r2, [sp, #4]
 800faa4:	4240      	negs	r0, r0
 800faa6:	1812      	adds	r2, r2, r0
 800faa8:	414b      	adcs	r3, r1
 800faaa:	9204      	str	r2, [sp, #16]
 800faac:	9305      	str	r3, [sp, #20]
 800faae:	9804      	ldr	r0, [sp, #16]
 800fab0:	9905      	ldr	r1, [sp, #20]
 800fab2:	17f3      	asrs	r3, r6, #31
 800fab4:	0032      	movs	r2, r6
 800fab6:	930b      	str	r3, [sp, #44]	; 0x2c
 800fab8:	f7f0 fcf4 	bl	80004a4 <__aeabi_uldivmod>
 800fabc:	2300      	movs	r3, #0
 800fabe:	000f      	movs	r7, r1
 800fac0:	9008      	str	r0, [sp, #32]
 800fac2:	2100      	movs	r1, #0
 800fac4:	2000      	movs	r0, #0
 800fac6:	9209      	str	r2, [sp, #36]	; 0x24
 800fac8:	0022      	movs	r2, r4
 800faca:	3a30      	subs	r2, #48	; 0x30
 800facc:	2a09      	cmp	r2, #9
 800face:	d82b      	bhi.n	800fb28 <_strtoll_l.constprop.0+0xe0>
 800fad0:	0014      	movs	r4, r2
 800fad2:	42a6      	cmp	r6, r4
 800fad4:	dd37      	ble.n	800fb46 <_strtoll_l.constprop.0+0xfe>
 800fad6:	1c5a      	adds	r2, r3, #1
 800fad8:	d01d      	beq.n	800fb16 <_strtoll_l.constprop.0+0xce>
 800fada:	42b9      	cmp	r1, r7
 800fadc:	d830      	bhi.n	800fb40 <_strtoll_l.constprop.0+0xf8>
 800fade:	d102      	bne.n	800fae6 <_strtoll_l.constprop.0+0x9e>
 800fae0:	9b08      	ldr	r3, [sp, #32]
 800fae2:	4298      	cmp	r0, r3
 800fae4:	d82c      	bhi.n	800fb40 <_strtoll_l.constprop.0+0xf8>
 800fae6:	9b08      	ldr	r3, [sp, #32]
 800fae8:	4283      	cmp	r3, r0
 800faea:	d106      	bne.n	800fafa <_strtoll_l.constprop.0+0xb2>
 800faec:	428f      	cmp	r7, r1
 800faee:	d104      	bne.n	800fafa <_strtoll_l.constprop.0+0xb2>
 800faf0:	2301      	movs	r3, #1
 800faf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800faf4:	425b      	negs	r3, r3
 800faf6:	42a2      	cmp	r2, r4
 800faf8:	db0d      	blt.n	800fb16 <_strtoll_l.constprop.0+0xce>
 800fafa:	000b      	movs	r3, r1
 800fafc:	0002      	movs	r2, r0
 800fafe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb00:	0030      	movs	r0, r6
 800fb02:	f7f0 fcef 	bl	80004e4 <__aeabi_lmul>
 800fb06:	17e3      	asrs	r3, r4, #31
 800fb08:	9406      	str	r4, [sp, #24]
 800fb0a:	9307      	str	r3, [sp, #28]
 800fb0c:	9b06      	ldr	r3, [sp, #24]
 800fb0e:	9c07      	ldr	r4, [sp, #28]
 800fb10:	18c0      	adds	r0, r0, r3
 800fb12:	4161      	adcs	r1, r4
 800fb14:	2301      	movs	r3, #1
 800fb16:	782c      	ldrb	r4, [r5, #0]
 800fb18:	3501      	adds	r5, #1
 800fb1a:	e7d5      	b.n	800fac8 <_strtoll_l.constprop.0+0x80>
 800fb1c:	9701      	str	r7, [sp, #4]
 800fb1e:	2c2b      	cmp	r4, #43	; 0x2b
 800fb20:	d1ac      	bne.n	800fa7c <_strtoll_l.constprop.0+0x34>
 800fb22:	781c      	ldrb	r4, [r3, #0]
 800fb24:	1c95      	adds	r5, r2, #2
 800fb26:	e7a9      	b.n	800fa7c <_strtoll_l.constprop.0+0x34>
 800fb28:	0022      	movs	r2, r4
 800fb2a:	3a41      	subs	r2, #65	; 0x41
 800fb2c:	2a19      	cmp	r2, #25
 800fb2e:	d801      	bhi.n	800fb34 <_strtoll_l.constprop.0+0xec>
 800fb30:	3c37      	subs	r4, #55	; 0x37
 800fb32:	e7ce      	b.n	800fad2 <_strtoll_l.constprop.0+0x8a>
 800fb34:	0022      	movs	r2, r4
 800fb36:	3a61      	subs	r2, #97	; 0x61
 800fb38:	2a19      	cmp	r2, #25
 800fb3a:	d804      	bhi.n	800fb46 <_strtoll_l.constprop.0+0xfe>
 800fb3c:	3c57      	subs	r4, #87	; 0x57
 800fb3e:	e7c8      	b.n	800fad2 <_strtoll_l.constprop.0+0x8a>
 800fb40:	2301      	movs	r3, #1
 800fb42:	425b      	negs	r3, r3
 800fb44:	e7e7      	b.n	800fb16 <_strtoll_l.constprop.0+0xce>
 800fb46:	1c5a      	adds	r2, r3, #1
 800fb48:	d109      	bne.n	800fb5e <_strtoll_l.constprop.0+0x116>
 800fb4a:	9804      	ldr	r0, [sp, #16]
 800fb4c:	9905      	ldr	r1, [sp, #20]
 800fb4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb50:	3323      	adds	r3, #35	; 0x23
 800fb52:	6013      	str	r3, [r2, #0]
 800fb54:	9b03      	ldr	r3, [sp, #12]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d10e      	bne.n	800fb78 <_strtoll_l.constprop.0+0x130>
 800fb5a:	b00d      	add	sp, #52	; 0x34
 800fb5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb5e:	9a01      	ldr	r2, [sp, #4]
 800fb60:	2a00      	cmp	r2, #0
 800fb62:	d004      	beq.n	800fb6e <_strtoll_l.constprop.0+0x126>
 800fb64:	0006      	movs	r6, r0
 800fb66:	000f      	movs	r7, r1
 800fb68:	2100      	movs	r1, #0
 800fb6a:	4270      	negs	r0, r6
 800fb6c:	41b9      	sbcs	r1, r7
 800fb6e:	9a03      	ldr	r2, [sp, #12]
 800fb70:	2a00      	cmp	r2, #0
 800fb72:	d0f2      	beq.n	800fb5a <_strtoll_l.constprop.0+0x112>
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d001      	beq.n	800fb7c <_strtoll_l.constprop.0+0x134>
 800fb78:	1e6b      	subs	r3, r5, #1
 800fb7a:	9302      	str	r3, [sp, #8]
 800fb7c:	9b03      	ldr	r3, [sp, #12]
 800fb7e:	9a02      	ldr	r2, [sp, #8]
 800fb80:	601a      	str	r2, [r3, #0]
 800fb82:	e7ea      	b.n	800fb5a <_strtoll_l.constprop.0+0x112>
 800fb84:	2430      	movs	r4, #48	; 0x30
 800fb86:	2e00      	cmp	r6, #0
 800fb88:	d000      	beq.n	800fb8c <_strtoll_l.constprop.0+0x144>
 800fb8a:	e787      	b.n	800fa9c <_strtoll_l.constprop.0+0x54>
 800fb8c:	3608      	adds	r6, #8
 800fb8e:	e785      	b.n	800fa9c <_strtoll_l.constprop.0+0x54>
 800fb90:	2c30      	cmp	r4, #48	; 0x30
 800fb92:	d100      	bne.n	800fb96 <_strtoll_l.constprop.0+0x14e>
 800fb94:	e779      	b.n	800fa8a <_strtoll_l.constprop.0+0x42>
 800fb96:	260a      	movs	r6, #10
 800fb98:	e780      	b.n	800fa9c <_strtoll_l.constprop.0+0x54>
 800fb9a:	46c0      	nop			; (mov r8, r8)
 800fb9c:	08012b39 	.word	0x08012b39
 800fba0:	7fffffff 	.word	0x7fffffff

0800fba4 <_strtoll_r>:
 800fba4:	b510      	push	{r4, lr}
 800fba6:	f7ff ff4f 	bl	800fa48 <_strtoll_l.constprop.0>
 800fbaa:	bd10      	pop	{r4, pc}

0800fbac <_strtoull_l.constprop.0>:
 800fbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbae:	b08b      	sub	sp, #44	; 0x2c
 800fbb0:	9202      	str	r2, [sp, #8]
 800fbb2:	4a54      	ldr	r2, [pc, #336]	; (800fd04 <_strtoull_l.constprop.0+0x158>)
 800fbb4:	001e      	movs	r6, r3
 800fbb6:	9101      	str	r1, [sp, #4]
 800fbb8:	000b      	movs	r3, r1
 800fbba:	4694      	mov	ip, r2
 800fbbc:	2108      	movs	r1, #8
 800fbbe:	9009      	str	r0, [sp, #36]	; 0x24
 800fbc0:	001a      	movs	r2, r3
 800fbc2:	4660      	mov	r0, ip
 800fbc4:	7814      	ldrb	r4, [r2, #0]
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	5d00      	ldrb	r0, [r0, r4]
 800fbca:	001d      	movs	r5, r3
 800fbcc:	0007      	movs	r7, r0
 800fbce:	400f      	ands	r7, r1
 800fbd0:	4208      	tst	r0, r1
 800fbd2:	d1f5      	bne.n	800fbc0 <_strtoull_l.constprop.0+0x14>
 800fbd4:	2c2d      	cmp	r4, #45	; 0x2d
 800fbd6:	d154      	bne.n	800fc82 <_strtoull_l.constprop.0+0xd6>
 800fbd8:	781c      	ldrb	r4, [r3, #0]
 800fbda:	2301      	movs	r3, #1
 800fbdc:	1c95      	adds	r5, r2, #2
 800fbde:	9306      	str	r3, [sp, #24]
 800fbe0:	2e00      	cmp	r6, #0
 800fbe2:	d100      	bne.n	800fbe6 <_strtoull_l.constprop.0+0x3a>
 800fbe4:	e088      	b.n	800fcf8 <_strtoull_l.constprop.0+0x14c>
 800fbe6:	2e10      	cmp	r6, #16
 800fbe8:	d10a      	bne.n	800fc00 <_strtoull_l.constprop.0+0x54>
 800fbea:	2c30      	cmp	r4, #48	; 0x30
 800fbec:	d108      	bne.n	800fc00 <_strtoull_l.constprop.0+0x54>
 800fbee:	2220      	movs	r2, #32
 800fbf0:	782b      	ldrb	r3, [r5, #0]
 800fbf2:	4393      	bics	r3, r2
 800fbf4:	2b58      	cmp	r3, #88	; 0x58
 800fbf6:	d000      	beq.n	800fbfa <_strtoull_l.constprop.0+0x4e>
 800fbf8:	e078      	b.n	800fcec <_strtoull_l.constprop.0+0x140>
 800fbfa:	2610      	movs	r6, #16
 800fbfc:	786c      	ldrb	r4, [r5, #1]
 800fbfe:	3502      	adds	r5, #2
 800fc00:	17f7      	asrs	r7, r6, #31
 800fc02:	0032      	movs	r2, r6
 800fc04:	003b      	movs	r3, r7
 800fc06:	2001      	movs	r0, #1
 800fc08:	4240      	negs	r0, r0
 800fc0a:	17c1      	asrs	r1, r0, #31
 800fc0c:	f7f0 fc4a 	bl	80004a4 <__aeabi_uldivmod>
 800fc10:	0032      	movs	r2, r6
 800fc12:	9007      	str	r0, [sp, #28]
 800fc14:	9103      	str	r1, [sp, #12]
 800fc16:	003b      	movs	r3, r7
 800fc18:	2001      	movs	r0, #1
 800fc1a:	4240      	negs	r0, r0
 800fc1c:	17c1      	asrs	r1, r0, #31
 800fc1e:	f7f0 fc41 	bl	80004a4 <__aeabi_uldivmod>
 800fc22:	2300      	movs	r3, #0
 800fc24:	2000      	movs	r0, #0
 800fc26:	2100      	movs	r1, #0
 800fc28:	9208      	str	r2, [sp, #32]
 800fc2a:	0022      	movs	r2, r4
 800fc2c:	3a30      	subs	r2, #48	; 0x30
 800fc2e:	2a09      	cmp	r2, #9
 800fc30:	d82d      	bhi.n	800fc8e <_strtoull_l.constprop.0+0xe2>
 800fc32:	0014      	movs	r4, r2
 800fc34:	42a6      	cmp	r6, r4
 800fc36:	dd39      	ble.n	800fcac <_strtoull_l.constprop.0+0x100>
 800fc38:	1c5a      	adds	r2, r3, #1
 800fc3a:	d01f      	beq.n	800fc7c <_strtoull_l.constprop.0+0xd0>
 800fc3c:	9b03      	ldr	r3, [sp, #12]
 800fc3e:	4299      	cmp	r1, r3
 800fc40:	d831      	bhi.n	800fca6 <_strtoull_l.constprop.0+0xfa>
 800fc42:	d102      	bne.n	800fc4a <_strtoull_l.constprop.0+0x9e>
 800fc44:	9b07      	ldr	r3, [sp, #28]
 800fc46:	4298      	cmp	r0, r3
 800fc48:	d82d      	bhi.n	800fca6 <_strtoull_l.constprop.0+0xfa>
 800fc4a:	9b07      	ldr	r3, [sp, #28]
 800fc4c:	4283      	cmp	r3, r0
 800fc4e:	d107      	bne.n	800fc60 <_strtoull_l.constprop.0+0xb4>
 800fc50:	9b03      	ldr	r3, [sp, #12]
 800fc52:	428b      	cmp	r3, r1
 800fc54:	d104      	bne.n	800fc60 <_strtoull_l.constprop.0+0xb4>
 800fc56:	2301      	movs	r3, #1
 800fc58:	9a08      	ldr	r2, [sp, #32]
 800fc5a:	425b      	negs	r3, r3
 800fc5c:	42a2      	cmp	r2, r4
 800fc5e:	db0d      	blt.n	800fc7c <_strtoull_l.constprop.0+0xd0>
 800fc60:	000b      	movs	r3, r1
 800fc62:	0002      	movs	r2, r0
 800fc64:	0039      	movs	r1, r7
 800fc66:	0030      	movs	r0, r6
 800fc68:	f7f0 fc3c 	bl	80004e4 <__aeabi_lmul>
 800fc6c:	17e3      	asrs	r3, r4, #31
 800fc6e:	9404      	str	r4, [sp, #16]
 800fc70:	9305      	str	r3, [sp, #20]
 800fc72:	9b04      	ldr	r3, [sp, #16]
 800fc74:	9c05      	ldr	r4, [sp, #20]
 800fc76:	18c0      	adds	r0, r0, r3
 800fc78:	4161      	adcs	r1, r4
 800fc7a:	2301      	movs	r3, #1
 800fc7c:	782c      	ldrb	r4, [r5, #0]
 800fc7e:	3501      	adds	r5, #1
 800fc80:	e7d3      	b.n	800fc2a <_strtoull_l.constprop.0+0x7e>
 800fc82:	9706      	str	r7, [sp, #24]
 800fc84:	2c2b      	cmp	r4, #43	; 0x2b
 800fc86:	d1ab      	bne.n	800fbe0 <_strtoull_l.constprop.0+0x34>
 800fc88:	781c      	ldrb	r4, [r3, #0]
 800fc8a:	1c95      	adds	r5, r2, #2
 800fc8c:	e7a8      	b.n	800fbe0 <_strtoull_l.constprop.0+0x34>
 800fc8e:	0022      	movs	r2, r4
 800fc90:	3a41      	subs	r2, #65	; 0x41
 800fc92:	2a19      	cmp	r2, #25
 800fc94:	d801      	bhi.n	800fc9a <_strtoull_l.constprop.0+0xee>
 800fc96:	3c37      	subs	r4, #55	; 0x37
 800fc98:	e7cc      	b.n	800fc34 <_strtoull_l.constprop.0+0x88>
 800fc9a:	0022      	movs	r2, r4
 800fc9c:	3a61      	subs	r2, #97	; 0x61
 800fc9e:	2a19      	cmp	r2, #25
 800fca0:	d804      	bhi.n	800fcac <_strtoull_l.constprop.0+0x100>
 800fca2:	3c57      	subs	r4, #87	; 0x57
 800fca4:	e7c6      	b.n	800fc34 <_strtoull_l.constprop.0+0x88>
 800fca6:	2301      	movs	r3, #1
 800fca8:	425b      	negs	r3, r3
 800fcaa:	e7e7      	b.n	800fc7c <_strtoull_l.constprop.0+0xd0>
 800fcac:	1c5a      	adds	r2, r3, #1
 800fcae:	d10a      	bne.n	800fcc6 <_strtoull_l.constprop.0+0x11a>
 800fcb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fcb2:	3323      	adds	r3, #35	; 0x23
 800fcb4:	6013      	str	r3, [r2, #0]
 800fcb6:	9b02      	ldr	r3, [sp, #8]
 800fcb8:	2001      	movs	r0, #1
 800fcba:	4240      	negs	r0, r0
 800fcbc:	17c1      	asrs	r1, r0, #31
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d10e      	bne.n	800fce0 <_strtoull_l.constprop.0+0x134>
 800fcc2:	b00b      	add	sp, #44	; 0x2c
 800fcc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcc6:	9a06      	ldr	r2, [sp, #24]
 800fcc8:	2a00      	cmp	r2, #0
 800fcca:	d004      	beq.n	800fcd6 <_strtoull_l.constprop.0+0x12a>
 800fccc:	0006      	movs	r6, r0
 800fcce:	000f      	movs	r7, r1
 800fcd0:	2100      	movs	r1, #0
 800fcd2:	4270      	negs	r0, r6
 800fcd4:	41b9      	sbcs	r1, r7
 800fcd6:	9a02      	ldr	r2, [sp, #8]
 800fcd8:	2a00      	cmp	r2, #0
 800fcda:	d0f2      	beq.n	800fcc2 <_strtoull_l.constprop.0+0x116>
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d001      	beq.n	800fce4 <_strtoull_l.constprop.0+0x138>
 800fce0:	1e6b      	subs	r3, r5, #1
 800fce2:	9301      	str	r3, [sp, #4]
 800fce4:	9b02      	ldr	r3, [sp, #8]
 800fce6:	9a01      	ldr	r2, [sp, #4]
 800fce8:	601a      	str	r2, [r3, #0]
 800fcea:	e7ea      	b.n	800fcc2 <_strtoull_l.constprop.0+0x116>
 800fcec:	2430      	movs	r4, #48	; 0x30
 800fcee:	2e00      	cmp	r6, #0
 800fcf0:	d000      	beq.n	800fcf4 <_strtoull_l.constprop.0+0x148>
 800fcf2:	e785      	b.n	800fc00 <_strtoull_l.constprop.0+0x54>
 800fcf4:	3608      	adds	r6, #8
 800fcf6:	e783      	b.n	800fc00 <_strtoull_l.constprop.0+0x54>
 800fcf8:	2c30      	cmp	r4, #48	; 0x30
 800fcfa:	d100      	bne.n	800fcfe <_strtoull_l.constprop.0+0x152>
 800fcfc:	e777      	b.n	800fbee <_strtoull_l.constprop.0+0x42>
 800fcfe:	260a      	movs	r6, #10
 800fd00:	e77e      	b.n	800fc00 <_strtoull_l.constprop.0+0x54>
 800fd02:	46c0      	nop			; (mov r8, r8)
 800fd04:	08012b39 	.word	0x08012b39

0800fd08 <_strtoull_r>:
 800fd08:	b510      	push	{r4, lr}
 800fd0a:	f7ff ff4f 	bl	800fbac <_strtoull_l.constprop.0>
 800fd0e:	bd10      	pop	{r4, pc}

0800fd10 <_mbrtowc_r>:
 800fd10:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fd12:	0004      	movs	r4, r0
 800fd14:	0010      	movs	r0, r2
 800fd16:	4a0b      	ldr	r2, [pc, #44]	; (800fd44 <_mbrtowc_r+0x34>)
 800fd18:	9d06      	ldr	r5, [sp, #24]
 800fd1a:	32e4      	adds	r2, #228	; 0xe4
 800fd1c:	6816      	ldr	r6, [r2, #0]
 800fd1e:	2800      	cmp	r0, #0
 800fd20:	d10c      	bne.n	800fd3c <_mbrtowc_r+0x2c>
 800fd22:	2301      	movs	r3, #1
 800fd24:	0001      	movs	r1, r0
 800fd26:	4a08      	ldr	r2, [pc, #32]	; (800fd48 <_mbrtowc_r+0x38>)
 800fd28:	9500      	str	r5, [sp, #0]
 800fd2a:	0020      	movs	r0, r4
 800fd2c:	47b0      	blx	r6
 800fd2e:	1c43      	adds	r3, r0, #1
 800fd30:	d103      	bne.n	800fd3a <_mbrtowc_r+0x2a>
 800fd32:	2300      	movs	r3, #0
 800fd34:	602b      	str	r3, [r5, #0]
 800fd36:	338a      	adds	r3, #138	; 0x8a
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800fd3c:	0002      	movs	r2, r0
 800fd3e:	9500      	str	r5, [sp, #0]
 800fd40:	e7f3      	b.n	800fd2a <_mbrtowc_r+0x1a>
 800fd42:	46c0      	nop			; (mov r8, r8)
 800fd44:	20000454 	.word	0x20000454
 800fd48:	08012ec3 	.word	0x08012ec3

0800fd4c <iswspace>:
 800fd4c:	b510      	push	{r4, lr}
 800fd4e:	2100      	movs	r1, #0
 800fd50:	f000 f802 	bl	800fd58 <iswspace_l>
 800fd54:	bd10      	pop	{r4, pc}
	...

0800fd58 <iswspace_l>:
 800fd58:	0003      	movs	r3, r0
 800fd5a:	2000      	movs	r0, #0
 800fd5c:	2bff      	cmp	r3, #255	; 0xff
 800fd5e:	d803      	bhi.n	800fd68 <iswspace_l+0x10>
 800fd60:	4a02      	ldr	r2, [pc, #8]	; (800fd6c <iswspace_l+0x14>)
 800fd62:	5cd0      	ldrb	r0, [r2, r3]
 800fd64:	2308      	movs	r3, #8
 800fd66:	4018      	ands	r0, r3
 800fd68:	4770      	bx	lr
 800fd6a:	46c0      	nop			; (mov r8, r8)
 800fd6c:	08012b39 	.word	0x08012b39

0800fd70 <fiprintf>:
 800fd70:	b40e      	push	{r1, r2, r3}
 800fd72:	b517      	push	{r0, r1, r2, r4, lr}
 800fd74:	4c05      	ldr	r4, [pc, #20]	; (800fd8c <fiprintf+0x1c>)
 800fd76:	ab05      	add	r3, sp, #20
 800fd78:	cb04      	ldmia	r3!, {r2}
 800fd7a:	0001      	movs	r1, r0
 800fd7c:	6820      	ldr	r0, [r4, #0]
 800fd7e:	9301      	str	r3, [sp, #4]
 800fd80:	f000 f954 	bl	801002c <_vfiprintf_r>
 800fd84:	bc1e      	pop	{r1, r2, r3, r4}
 800fd86:	bc08      	pop	{r3}
 800fd88:	b003      	add	sp, #12
 800fd8a:	4718      	bx	r3
 800fd8c:	200006e0 	.word	0x200006e0

0800fd90 <__ssprint_r>:
 800fd90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd92:	6813      	ldr	r3, [r2, #0]
 800fd94:	b087      	sub	sp, #28
 800fd96:	0017      	movs	r7, r2
 800fd98:	9303      	str	r3, [sp, #12]
 800fd9a:	6893      	ldr	r3, [r2, #8]
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	000c      	movs	r4, r1
 800fda0:	9005      	str	r0, [sp, #20]
 800fda2:	9202      	str	r2, [sp, #8]
 800fda4:	9201      	str	r2, [sp, #4]
 800fda6:	4293      	cmp	r3, r2
 800fda8:	d10d      	bne.n	800fdc6 <__ssprint_r+0x36>
 800fdaa:	2000      	movs	r0, #0
 800fdac:	2300      	movs	r3, #0
 800fdae:	607b      	str	r3, [r7, #4]
 800fdb0:	b007      	add	sp, #28
 800fdb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdb4:	9b03      	ldr	r3, [sp, #12]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	9302      	str	r3, [sp, #8]
 800fdba:	9b03      	ldr	r3, [sp, #12]
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	9301      	str	r3, [sp, #4]
 800fdc0:	9b03      	ldr	r3, [sp, #12]
 800fdc2:	3308      	adds	r3, #8
 800fdc4:	9303      	str	r3, [sp, #12]
 800fdc6:	9a01      	ldr	r2, [sp, #4]
 800fdc8:	68a6      	ldr	r6, [r4, #8]
 800fdca:	6823      	ldr	r3, [r4, #0]
 800fdcc:	2a00      	cmp	r2, #0
 800fdce:	d0f1      	beq.n	800fdb4 <__ssprint_r+0x24>
 800fdd0:	42b2      	cmp	r2, r6
 800fdd2:	d32e      	bcc.n	800fe32 <__ssprint_r+0xa2>
 800fdd4:	2190      	movs	r1, #144	; 0x90
 800fdd6:	89a2      	ldrh	r2, [r4, #12]
 800fdd8:	00c9      	lsls	r1, r1, #3
 800fdda:	420a      	tst	r2, r1
 800fddc:	d029      	beq.n	800fe32 <__ssprint_r+0xa2>
 800fdde:	2003      	movs	r0, #3
 800fde0:	6921      	ldr	r1, [r4, #16]
 800fde2:	1a5b      	subs	r3, r3, r1
 800fde4:	9304      	str	r3, [sp, #16]
 800fde6:	6963      	ldr	r3, [r4, #20]
 800fde8:	4343      	muls	r3, r0
 800fdea:	0fdd      	lsrs	r5, r3, #31
 800fdec:	18ed      	adds	r5, r5, r3
 800fdee:	9b04      	ldr	r3, [sp, #16]
 800fdf0:	9801      	ldr	r0, [sp, #4]
 800fdf2:	3301      	adds	r3, #1
 800fdf4:	181b      	adds	r3, r3, r0
 800fdf6:	106d      	asrs	r5, r5, #1
 800fdf8:	42ab      	cmp	r3, r5
 800fdfa:	d900      	bls.n	800fdfe <__ssprint_r+0x6e>
 800fdfc:	001d      	movs	r5, r3
 800fdfe:	0552      	lsls	r2, r2, #21
 800fe00:	d532      	bpl.n	800fe68 <__ssprint_r+0xd8>
 800fe02:	0029      	movs	r1, r5
 800fe04:	9805      	ldr	r0, [sp, #20]
 800fe06:	f7f9 fa35 	bl	8009274 <_malloc_r>
 800fe0a:	1e06      	subs	r6, r0, #0
 800fe0c:	d036      	beq.n	800fe7c <__ssprint_r+0xec>
 800fe0e:	9a04      	ldr	r2, [sp, #16]
 800fe10:	6921      	ldr	r1, [r4, #16]
 800fe12:	f7fa fd94 	bl	800a93e <memcpy>
 800fe16:	89a2      	ldrh	r2, [r4, #12]
 800fe18:	4b1e      	ldr	r3, [pc, #120]	; (800fe94 <__ssprint_r+0x104>)
 800fe1a:	401a      	ands	r2, r3
 800fe1c:	2380      	movs	r3, #128	; 0x80
 800fe1e:	4313      	orrs	r3, r2
 800fe20:	81a3      	strh	r3, [r4, #12]
 800fe22:	9b04      	ldr	r3, [sp, #16]
 800fe24:	6126      	str	r6, [r4, #16]
 800fe26:	18f6      	adds	r6, r6, r3
 800fe28:	6026      	str	r6, [r4, #0]
 800fe2a:	6165      	str	r5, [r4, #20]
 800fe2c:	9e01      	ldr	r6, [sp, #4]
 800fe2e:	1aed      	subs	r5, r5, r3
 800fe30:	60a5      	str	r5, [r4, #8]
 800fe32:	9b01      	ldr	r3, [sp, #4]
 800fe34:	429e      	cmp	r6, r3
 800fe36:	d900      	bls.n	800fe3a <__ssprint_r+0xaa>
 800fe38:	001e      	movs	r6, r3
 800fe3a:	0032      	movs	r2, r6
 800fe3c:	9902      	ldr	r1, [sp, #8]
 800fe3e:	6820      	ldr	r0, [r4, #0]
 800fe40:	f001 f86d 	bl	8010f1e <memmove>
 800fe44:	9a01      	ldr	r2, [sp, #4]
 800fe46:	68a3      	ldr	r3, [r4, #8]
 800fe48:	4694      	mov	ip, r2
 800fe4a:	1b9b      	subs	r3, r3, r6
 800fe4c:	60a3      	str	r3, [r4, #8]
 800fe4e:	6823      	ldr	r3, [r4, #0]
 800fe50:	199b      	adds	r3, r3, r6
 800fe52:	6023      	str	r3, [r4, #0]
 800fe54:	9b02      	ldr	r3, [sp, #8]
 800fe56:	4463      	add	r3, ip
 800fe58:	9302      	str	r3, [sp, #8]
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	1a9b      	subs	r3, r3, r2
 800fe5e:	60bb      	str	r3, [r7, #8]
 800fe60:	d0a3      	beq.n	800fdaa <__ssprint_r+0x1a>
 800fe62:	2300      	movs	r3, #0
 800fe64:	9301      	str	r3, [sp, #4]
 800fe66:	e7ae      	b.n	800fdc6 <__ssprint_r+0x36>
 800fe68:	002a      	movs	r2, r5
 800fe6a:	9805      	ldr	r0, [sp, #20]
 800fe6c:	f7ff fbc0 	bl	800f5f0 <_realloc_r>
 800fe70:	1e06      	subs	r6, r0, #0
 800fe72:	d1d6      	bne.n	800fe22 <__ssprint_r+0x92>
 800fe74:	6921      	ldr	r1, [r4, #16]
 800fe76:	9805      	ldr	r0, [sp, #20]
 800fe78:	f7fa fddc 	bl	800aa34 <_free_r>
 800fe7c:	230c      	movs	r3, #12
 800fe7e:	9a05      	ldr	r2, [sp, #20]
 800fe80:	2001      	movs	r0, #1
 800fe82:	6013      	str	r3, [r2, #0]
 800fe84:	89a2      	ldrh	r2, [r4, #12]
 800fe86:	3334      	adds	r3, #52	; 0x34
 800fe88:	4313      	orrs	r3, r2
 800fe8a:	81a3      	strh	r3, [r4, #12]
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	4240      	negs	r0, r0
 800fe90:	60bb      	str	r3, [r7, #8]
 800fe92:	e78b      	b.n	800fdac <__ssprint_r+0x1c>
 800fe94:	fffffb7f 	.word	0xfffffb7f

0800fe98 <_sungetc_r>:
 800fe98:	b570      	push	{r4, r5, r6, lr}
 800fe9a:	0014      	movs	r4, r2
 800fe9c:	1c4b      	adds	r3, r1, #1
 800fe9e:	d103      	bne.n	800fea8 <_sungetc_r+0x10>
 800fea0:	2501      	movs	r5, #1
 800fea2:	426d      	negs	r5, r5
 800fea4:	0028      	movs	r0, r5
 800fea6:	bd70      	pop	{r4, r5, r6, pc}
 800fea8:	8993      	ldrh	r3, [r2, #12]
 800feaa:	2220      	movs	r2, #32
 800feac:	4393      	bics	r3, r2
 800feae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800feb0:	81a3      	strh	r3, [r4, #12]
 800feb2:	b2ce      	uxtb	r6, r1
 800feb4:	6863      	ldr	r3, [r4, #4]
 800feb6:	b2cd      	uxtb	r5, r1
 800feb8:	2a00      	cmp	r2, #0
 800feba:	d010      	beq.n	800fede <_sungetc_r+0x46>
 800febc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800febe:	429a      	cmp	r2, r3
 800fec0:	dd07      	ble.n	800fed2 <_sungetc_r+0x3a>
 800fec2:	6823      	ldr	r3, [r4, #0]
 800fec4:	3b01      	subs	r3, #1
 800fec6:	6023      	str	r3, [r4, #0]
 800fec8:	701e      	strb	r6, [r3, #0]
 800feca:	6863      	ldr	r3, [r4, #4]
 800fecc:	3301      	adds	r3, #1
 800fece:	6063      	str	r3, [r4, #4]
 800fed0:	e7e8      	b.n	800fea4 <_sungetc_r+0xc>
 800fed2:	0021      	movs	r1, r4
 800fed4:	f000 ff1a 	bl	8010d0c <__submore>
 800fed8:	2800      	cmp	r0, #0
 800feda:	d0f2      	beq.n	800fec2 <_sungetc_r+0x2a>
 800fedc:	e7e0      	b.n	800fea0 <_sungetc_r+0x8>
 800fede:	6921      	ldr	r1, [r4, #16]
 800fee0:	6822      	ldr	r2, [r4, #0]
 800fee2:	2900      	cmp	r1, #0
 800fee4:	d007      	beq.n	800fef6 <_sungetc_r+0x5e>
 800fee6:	4291      	cmp	r1, r2
 800fee8:	d205      	bcs.n	800fef6 <_sungetc_r+0x5e>
 800feea:	1e51      	subs	r1, r2, #1
 800feec:	7808      	ldrb	r0, [r1, #0]
 800feee:	42a8      	cmp	r0, r5
 800fef0:	d101      	bne.n	800fef6 <_sungetc_r+0x5e>
 800fef2:	6021      	str	r1, [r4, #0]
 800fef4:	e7ea      	b.n	800fecc <_sungetc_r+0x34>
 800fef6:	63e3      	str	r3, [r4, #60]	; 0x3c
 800fef8:	0023      	movs	r3, r4
 800fefa:	3340      	adds	r3, #64	; 0x40
 800fefc:	6323      	str	r3, [r4, #48]	; 0x30
 800fefe:	2303      	movs	r3, #3
 800ff00:	6363      	str	r3, [r4, #52]	; 0x34
 800ff02:	0023      	movs	r3, r4
 800ff04:	3342      	adds	r3, #66	; 0x42
 800ff06:	63a2      	str	r2, [r4, #56]	; 0x38
 800ff08:	701e      	strb	r6, [r3, #0]
 800ff0a:	6023      	str	r3, [r4, #0]
 800ff0c:	2301      	movs	r3, #1
 800ff0e:	e7de      	b.n	800fece <_sungetc_r+0x36>

0800ff10 <__ssrefill_r>:
 800ff10:	b510      	push	{r4, lr}
 800ff12:	000c      	movs	r4, r1
 800ff14:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800ff16:	2900      	cmp	r1, #0
 800ff18:	d00e      	beq.n	800ff38 <__ssrefill_r+0x28>
 800ff1a:	0023      	movs	r3, r4
 800ff1c:	3340      	adds	r3, #64	; 0x40
 800ff1e:	4299      	cmp	r1, r3
 800ff20:	d001      	beq.n	800ff26 <__ssrefill_r+0x16>
 800ff22:	f7fa fd87 	bl	800aa34 <_free_r>
 800ff26:	2000      	movs	r0, #0
 800ff28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ff2a:	6320      	str	r0, [r4, #48]	; 0x30
 800ff2c:	6063      	str	r3, [r4, #4]
 800ff2e:	4283      	cmp	r3, r0
 800ff30:	d002      	beq.n	800ff38 <__ssrefill_r+0x28>
 800ff32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ff34:	6023      	str	r3, [r4, #0]
 800ff36:	bd10      	pop	{r4, pc}
 800ff38:	6923      	ldr	r3, [r4, #16]
 800ff3a:	2001      	movs	r0, #1
 800ff3c:	6023      	str	r3, [r4, #0]
 800ff3e:	2300      	movs	r3, #0
 800ff40:	89a2      	ldrh	r2, [r4, #12]
 800ff42:	6063      	str	r3, [r4, #4]
 800ff44:	3320      	adds	r3, #32
 800ff46:	4313      	orrs	r3, r2
 800ff48:	81a3      	strh	r3, [r4, #12]
 800ff4a:	4240      	negs	r0, r0
 800ff4c:	e7f3      	b.n	800ff36 <__ssrefill_r+0x26>

0800ff4e <_sfread_r>:
 800ff4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff50:	0014      	movs	r4, r2
 800ff52:	435c      	muls	r4, r3
 800ff54:	b087      	sub	sp, #28
 800ff56:	1e26      	subs	r6, r4, #0
 800ff58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ff5a:	9005      	str	r0, [sp, #20]
 800ff5c:	9101      	str	r1, [sp, #4]
 800ff5e:	9202      	str	r2, [sp, #8]
 800ff60:	9303      	str	r3, [sp, #12]
 800ff62:	d11e      	bne.n	800ffa2 <_sfread_r+0x54>
 800ff64:	0020      	movs	r0, r4
 800ff66:	b007      	add	sp, #28
 800ff68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff6a:	003a      	movs	r2, r7
 800ff6c:	9801      	ldr	r0, [sp, #4]
 800ff6e:	f7fa fce6 	bl	800a93e <memcpy>
 800ff72:	682b      	ldr	r3, [r5, #0]
 800ff74:	0029      	movs	r1, r5
 800ff76:	19db      	adds	r3, r3, r7
 800ff78:	602b      	str	r3, [r5, #0]
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	606b      	str	r3, [r5, #4]
 800ff7e:	9b01      	ldr	r3, [sp, #4]
 800ff80:	9805      	ldr	r0, [sp, #20]
 800ff82:	19db      	adds	r3, r3, r7
 800ff84:	9301      	str	r3, [sp, #4]
 800ff86:	1bf3      	subs	r3, r6, r7
 800ff88:	9304      	str	r3, [sp, #16]
 800ff8a:	f7ff ffc1 	bl	800ff10 <__ssrefill_r>
 800ff8e:	2800      	cmp	r0, #0
 800ff90:	d006      	beq.n	800ffa0 <_sfread_r+0x52>
 800ff92:	193c      	adds	r4, r7, r4
 800ff94:	1ba0      	subs	r0, r4, r6
 800ff96:	9902      	ldr	r1, [sp, #8]
 800ff98:	f7f0 f8d0 	bl	800013c <__udivsi3>
 800ff9c:	0004      	movs	r4, r0
 800ff9e:	e7e1      	b.n	800ff64 <_sfread_r+0x16>
 800ffa0:	9e04      	ldr	r6, [sp, #16]
 800ffa2:	686f      	ldr	r7, [r5, #4]
 800ffa4:	6829      	ldr	r1, [r5, #0]
 800ffa6:	42b7      	cmp	r7, r6
 800ffa8:	d3df      	bcc.n	800ff6a <_sfread_r+0x1c>
 800ffaa:	0032      	movs	r2, r6
 800ffac:	9801      	ldr	r0, [sp, #4]
 800ffae:	f7fa fcc6 	bl	800a93e <memcpy>
 800ffb2:	686b      	ldr	r3, [r5, #4]
 800ffb4:	9c03      	ldr	r4, [sp, #12]
 800ffb6:	1b9b      	subs	r3, r3, r6
 800ffb8:	606b      	str	r3, [r5, #4]
 800ffba:	682b      	ldr	r3, [r5, #0]
 800ffbc:	199b      	adds	r3, r3, r6
 800ffbe:	602b      	str	r3, [r5, #0]
 800ffc0:	e7d0      	b.n	800ff64 <_sfread_r+0x16>

0800ffc2 <__sprint_r>:
 800ffc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffc4:	6893      	ldr	r3, [r2, #8]
 800ffc6:	b085      	sub	sp, #20
 800ffc8:	9001      	str	r0, [sp, #4]
 800ffca:	000d      	movs	r5, r1
 800ffcc:	0014      	movs	r4, r2
 800ffce:	1e18      	subs	r0, r3, #0
 800ffd0:	d018      	beq.n	8010004 <__sprint_r+0x42>
 800ffd2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ffd4:	049b      	lsls	r3, r3, #18
 800ffd6:	d524      	bpl.n	8010022 <__sprint_r+0x60>
 800ffd8:	6817      	ldr	r7, [r2, #0]
 800ffda:	2600      	movs	r6, #0
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	9302      	str	r3, [sp, #8]
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	9300      	str	r3, [sp, #0]
 800ffe4:	089b      	lsrs	r3, r3, #2
 800ffe6:	9303      	str	r3, [sp, #12]
 800ffe8:	9b03      	ldr	r3, [sp, #12]
 800ffea:	42b3      	cmp	r3, r6
 800ffec:	dc0e      	bgt.n	801000c <__sprint_r+0x4a>
 800ffee:	2203      	movs	r2, #3
 800fff0:	9b00      	ldr	r3, [sp, #0]
 800fff2:	68a0      	ldr	r0, [r4, #8]
 800fff4:	4393      	bics	r3, r2
 800fff6:	1ac0      	subs	r0, r0, r3
 800fff8:	60a0      	str	r0, [r4, #8]
 800fffa:	3708      	adds	r7, #8
 800fffc:	2800      	cmp	r0, #0
 800fffe:	d1ec      	bne.n	800ffda <__sprint_r+0x18>
 8010000:	2300      	movs	r3, #0
 8010002:	60a3      	str	r3, [r4, #8]
 8010004:	2300      	movs	r3, #0
 8010006:	6063      	str	r3, [r4, #4]
 8010008:	b005      	add	sp, #20
 801000a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801000c:	9902      	ldr	r1, [sp, #8]
 801000e:	00b3      	lsls	r3, r6, #2
 8010010:	58c9      	ldr	r1, [r1, r3]
 8010012:	002a      	movs	r2, r5
 8010014:	9801      	ldr	r0, [sp, #4]
 8010016:	f000 ff59 	bl	8010ecc <_fputwc_r>
 801001a:	1c43      	adds	r3, r0, #1
 801001c:	d0f0      	beq.n	8010000 <__sprint_r+0x3e>
 801001e:	3601      	adds	r6, #1
 8010020:	e7e2      	b.n	800ffe8 <__sprint_r+0x26>
 8010022:	9801      	ldr	r0, [sp, #4]
 8010024:	f000 fd14 	bl	8010a50 <__sfvwrite_r>
 8010028:	e7ea      	b.n	8010000 <__sprint_r+0x3e>
	...

0801002c <_vfiprintf_r>:
 801002c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801002e:	b0c1      	sub	sp, #260	; 0x104
 8010030:	001c      	movs	r4, r3
 8010032:	001f      	movs	r7, r3
 8010034:	9006      	str	r0, [sp, #24]
 8010036:	9103      	str	r1, [sp, #12]
 8010038:	9207      	str	r2, [sp, #28]
 801003a:	2800      	cmp	r0, #0
 801003c:	d004      	beq.n	8010048 <_vfiprintf_r+0x1c>
 801003e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010040:	2b00      	cmp	r3, #0
 8010042:	d101      	bne.n	8010048 <_vfiprintf_r+0x1c>
 8010044:	f7fa fa98 	bl	800a578 <__sinit>
 8010048:	9b03      	ldr	r3, [sp, #12]
 801004a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801004c:	07db      	lsls	r3, r3, #31
 801004e:	d407      	bmi.n	8010060 <_vfiprintf_r+0x34>
 8010050:	9b03      	ldr	r3, [sp, #12]
 8010052:	899b      	ldrh	r3, [r3, #12]
 8010054:	059b      	lsls	r3, r3, #22
 8010056:	d403      	bmi.n	8010060 <_vfiprintf_r+0x34>
 8010058:	9b03      	ldr	r3, [sp, #12]
 801005a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801005c:	f7fa fc62 	bl	800a924 <__retarget_lock_acquire_recursive>
 8010060:	9b03      	ldr	r3, [sp, #12]
 8010062:	220c      	movs	r2, #12
 8010064:	5e9a      	ldrsh	r2, [r3, r2]
 8010066:	2380      	movs	r3, #128	; 0x80
 8010068:	019b      	lsls	r3, r3, #6
 801006a:	421a      	tst	r2, r3
 801006c:	d107      	bne.n	801007e <_vfiprintf_r+0x52>
 801006e:	4313      	orrs	r3, r2
 8010070:	9a03      	ldr	r2, [sp, #12]
 8010072:	8193      	strh	r3, [r2, #12]
 8010074:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8010076:	4aa3      	ldr	r2, [pc, #652]	; (8010304 <_vfiprintf_r+0x2d8>)
 8010078:	4013      	ands	r3, r2
 801007a:	9a03      	ldr	r2, [sp, #12]
 801007c:	6653      	str	r3, [r2, #100]	; 0x64
 801007e:	9b03      	ldr	r3, [sp, #12]
 8010080:	899b      	ldrh	r3, [r3, #12]
 8010082:	071b      	lsls	r3, r3, #28
 8010084:	d503      	bpl.n	801008e <_vfiprintf_r+0x62>
 8010086:	9b03      	ldr	r3, [sp, #12]
 8010088:	691b      	ldr	r3, [r3, #16]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d118      	bne.n	80100c0 <_vfiprintf_r+0x94>
 801008e:	9903      	ldr	r1, [sp, #12]
 8010090:	9806      	ldr	r0, [sp, #24]
 8010092:	f000 fe79 	bl	8010d88 <__swsetup_r>
 8010096:	2800      	cmp	r0, #0
 8010098:	d012      	beq.n	80100c0 <_vfiprintf_r+0x94>
 801009a:	9b03      	ldr	r3, [sp, #12]
 801009c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801009e:	07db      	lsls	r3, r3, #31
 80100a0:	d505      	bpl.n	80100ae <_vfiprintf_r+0x82>
 80100a2:	2301      	movs	r3, #1
 80100a4:	425b      	negs	r3, r3
 80100a6:	9308      	str	r3, [sp, #32]
 80100a8:	9808      	ldr	r0, [sp, #32]
 80100aa:	b041      	add	sp, #260	; 0x104
 80100ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100ae:	9b03      	ldr	r3, [sp, #12]
 80100b0:	899b      	ldrh	r3, [r3, #12]
 80100b2:	059b      	lsls	r3, r3, #22
 80100b4:	d4f5      	bmi.n	80100a2 <_vfiprintf_r+0x76>
 80100b6:	9b03      	ldr	r3, [sp, #12]
 80100b8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80100ba:	f7fa fc34 	bl	800a926 <__retarget_lock_release_recursive>
 80100be:	e7f0      	b.n	80100a2 <_vfiprintf_r+0x76>
 80100c0:	221a      	movs	r2, #26
 80100c2:	9b03      	ldr	r3, [sp, #12]
 80100c4:	899b      	ldrh	r3, [r3, #12]
 80100c6:	401a      	ands	r2, r3
 80100c8:	2a0a      	cmp	r2, #10
 80100ca:	d116      	bne.n	80100fa <_vfiprintf_r+0xce>
 80100cc:	9a03      	ldr	r2, [sp, #12]
 80100ce:	210e      	movs	r1, #14
 80100d0:	5e52      	ldrsh	r2, [r2, r1]
 80100d2:	2a00      	cmp	r2, #0
 80100d4:	db11      	blt.n	80100fa <_vfiprintf_r+0xce>
 80100d6:	9a03      	ldr	r2, [sp, #12]
 80100d8:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80100da:	07d2      	lsls	r2, r2, #31
 80100dc:	d405      	bmi.n	80100ea <_vfiprintf_r+0xbe>
 80100de:	059b      	lsls	r3, r3, #22
 80100e0:	d403      	bmi.n	80100ea <_vfiprintf_r+0xbe>
 80100e2:	9b03      	ldr	r3, [sp, #12]
 80100e4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80100e6:	f7fa fc1e 	bl	800a926 <__retarget_lock_release_recursive>
 80100ea:	0023      	movs	r3, r4
 80100ec:	9a07      	ldr	r2, [sp, #28]
 80100ee:	9903      	ldr	r1, [sp, #12]
 80100f0:	9806      	ldr	r0, [sp, #24]
 80100f2:	f000 fc69 	bl	80109c8 <__sbprintf>
 80100f6:	9008      	str	r0, [sp, #32]
 80100f8:	e7d6      	b.n	80100a8 <_vfiprintf_r+0x7c>
 80100fa:	2300      	movs	r3, #0
 80100fc:	ad17      	add	r5, sp, #92	; 0x5c
 80100fe:	9514      	str	r5, [sp, #80]	; 0x50
 8010100:	9316      	str	r3, [sp, #88]	; 0x58
 8010102:	9315      	str	r3, [sp, #84]	; 0x54
 8010104:	930c      	str	r3, [sp, #48]	; 0x30
 8010106:	930d      	str	r3, [sp, #52]	; 0x34
 8010108:	930e      	str	r3, [sp, #56]	; 0x38
 801010a:	930f      	str	r3, [sp, #60]	; 0x3c
 801010c:	9308      	str	r3, [sp, #32]
 801010e:	9c07      	ldr	r4, [sp, #28]
 8010110:	7823      	ldrb	r3, [r4, #0]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d002      	beq.n	801011c <_vfiprintf_r+0xf0>
 8010116:	2b25      	cmp	r3, #37	; 0x25
 8010118:	d000      	beq.n	801011c <_vfiprintf_r+0xf0>
 801011a:	e08d      	b.n	8010238 <_vfiprintf_r+0x20c>
 801011c:	9b07      	ldr	r3, [sp, #28]
 801011e:	1ae6      	subs	r6, r4, r3
 8010120:	429c      	cmp	r4, r3
 8010122:	d016      	beq.n	8010152 <_vfiprintf_r+0x126>
 8010124:	602b      	str	r3, [r5, #0]
 8010126:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010128:	606e      	str	r6, [r5, #4]
 801012a:	199b      	adds	r3, r3, r6
 801012c:	9316      	str	r3, [sp, #88]	; 0x58
 801012e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010130:	3508      	adds	r5, #8
 8010132:	3301      	adds	r3, #1
 8010134:	9315      	str	r3, [sp, #84]	; 0x54
 8010136:	2b07      	cmp	r3, #7
 8010138:	dd08      	ble.n	801014c <_vfiprintf_r+0x120>
 801013a:	9903      	ldr	r1, [sp, #12]
 801013c:	9806      	ldr	r0, [sp, #24]
 801013e:	aa14      	add	r2, sp, #80	; 0x50
 8010140:	f7ff ff3f 	bl	800ffc2 <__sprint_r>
 8010144:	2800      	cmp	r0, #0
 8010146:	d000      	beq.n	801014a <_vfiprintf_r+0x11e>
 8010148:	e3d9      	b.n	80108fe <_vfiprintf_r+0x8d2>
 801014a:	ad17      	add	r5, sp, #92	; 0x5c
 801014c:	9b08      	ldr	r3, [sp, #32]
 801014e:	199b      	adds	r3, r3, r6
 8010150:	9308      	str	r3, [sp, #32]
 8010152:	7823      	ldrb	r3, [r4, #0]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d101      	bne.n	801015c <_vfiprintf_r+0x130>
 8010158:	f000 fbf6 	bl	8010948 <_vfiprintf_r+0x91c>
 801015c:	2200      	movs	r2, #0
 801015e:	a912      	add	r1, sp, #72	; 0x48
 8010160:	70ca      	strb	r2, [r1, #3]
 8010162:	2101      	movs	r1, #1
 8010164:	1c63      	adds	r3, r4, #1
 8010166:	0014      	movs	r4, r2
 8010168:	4249      	negs	r1, r1
 801016a:	9105      	str	r1, [sp, #20]
 801016c:	9209      	str	r2, [sp, #36]	; 0x24
 801016e:	1c5a      	adds	r2, r3, #1
 8010170:	781b      	ldrb	r3, [r3, #0]
 8010172:	9207      	str	r2, [sp, #28]
 8010174:	0018      	movs	r0, r3
 8010176:	3820      	subs	r0, #32
 8010178:	285a      	cmp	r0, #90	; 0x5a
 801017a:	d900      	bls.n	801017e <_vfiprintf_r+0x152>
 801017c:	e362      	b.n	8010844 <_vfiprintf_r+0x818>
 801017e:	f7ef ffd3 	bl	8000128 <__gnu_thumb1_case_uhi>
 8010182:	0078      	.short	0x0078
 8010184:	03610361 	.word	0x03610361
 8010188:	03610081 	.word	0x03610081
 801018c:	03610361 	.word	0x03610361
 8010190:	0361005d 	.word	0x0361005d
 8010194:	00830361 	.word	0x00830361
 8010198:	0361008b 	.word	0x0361008b
 801019c:	008f0089 	.word	0x008f0089
 80101a0:	00ad0361 	.word	0x00ad0361
 80101a4:	00af00af 	.word	0x00af00af
 80101a8:	00af00af 	.word	0x00af00af
 80101ac:	00af00af 	.word	0x00af00af
 80101b0:	00af00af 	.word	0x00af00af
 80101b4:	036100af 	.word	0x036100af
 80101b8:	03610361 	.word	0x03610361
 80101bc:	03610361 	.word	0x03610361
 80101c0:	03610361 	.word	0x03610361
 80101c4:	03610361 	.word	0x03610361
 80101c8:	00e600da 	.word	0x00e600da
 80101cc:	03610361 	.word	0x03610361
 80101d0:	03610361 	.word	0x03610361
 80101d4:	03610361 	.word	0x03610361
 80101d8:	03610361 	.word	0x03610361
 80101dc:	03610361 	.word	0x03610361
 80101e0:	03610143 	.word	0x03610143
 80101e4:	03610361 	.word	0x03610361
 80101e8:	03610182 	.word	0x03610182
 80101ec:	0361027c 	.word	0x0361027c
 80101f0:	02ae0361 	.word	0x02ae0361
 80101f4:	03610361 	.word	0x03610361
 80101f8:	03610361 	.word	0x03610361
 80101fc:	03610361 	.word	0x03610361
 8010200:	03610361 	.word	0x03610361
 8010204:	03610361 	.word	0x03610361
 8010208:	00e800da 	.word	0x00e800da
 801020c:	03610361 	.word	0x03610361
 8010210:	00c30361 	.word	0x00c30361
 8010214:	00d600e8 	.word	0x00d600e8
 8010218:	00cf0361 	.word	0x00cf0361
 801021c:	01260361 	.word	0x01260361
 8010220:	01740145 	.word	0x01740145
 8010224:	036100d6 	.word	0x036100d6
 8010228:	007f0182 	.word	0x007f0182
 801022c:	0361027e 	.word	0x0361027e
 8010230:	02cd0361 	.word	0x02cd0361
 8010234:	007f0361 	.word	0x007f0361
 8010238:	3401      	adds	r4, #1
 801023a:	e769      	b.n	8010110 <_vfiprintf_r+0xe4>
 801023c:	9806      	ldr	r0, [sp, #24]
 801023e:	f7fe fa47 	bl	800e6d0 <_localeconv_r>
 8010242:	6843      	ldr	r3, [r0, #4]
 8010244:	0018      	movs	r0, r3
 8010246:	930f      	str	r3, [sp, #60]	; 0x3c
 8010248:	f7ef ff5c 	bl	8000104 <strlen>
 801024c:	900e      	str	r0, [sp, #56]	; 0x38
 801024e:	9806      	ldr	r0, [sp, #24]
 8010250:	f7fe fa3e 	bl	800e6d0 <_localeconv_r>
 8010254:	6883      	ldr	r3, [r0, #8]
 8010256:	930d      	str	r3, [sp, #52]	; 0x34
 8010258:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801025a:	2b00      	cmp	r3, #0
 801025c:	d010      	beq.n	8010280 <_vfiprintf_r+0x254>
 801025e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010260:	2b00      	cmp	r3, #0
 8010262:	d00d      	beq.n	8010280 <_vfiprintf_r+0x254>
 8010264:	781b      	ldrb	r3, [r3, #0]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d00a      	beq.n	8010280 <_vfiprintf_r+0x254>
 801026a:	2380      	movs	r3, #128	; 0x80
 801026c:	00db      	lsls	r3, r3, #3
 801026e:	431c      	orrs	r4, r3
 8010270:	e006      	b.n	8010280 <_vfiprintf_r+0x254>
 8010272:	ab12      	add	r3, sp, #72	; 0x48
 8010274:	78da      	ldrb	r2, [r3, #3]
 8010276:	3303      	adds	r3, #3
 8010278:	2a00      	cmp	r2, #0
 801027a:	d101      	bne.n	8010280 <_vfiprintf_r+0x254>
 801027c:	3220      	adds	r2, #32
 801027e:	701a      	strb	r2, [r3, #0]
 8010280:	9b07      	ldr	r3, [sp, #28]
 8010282:	e774      	b.n	801016e <_vfiprintf_r+0x142>
 8010284:	2301      	movs	r3, #1
 8010286:	e7f2      	b.n	801026e <_vfiprintf_r+0x242>
 8010288:	cf08      	ldmia	r7!, {r3}
 801028a:	9309      	str	r3, [sp, #36]	; 0x24
 801028c:	2b00      	cmp	r3, #0
 801028e:	daf7      	bge.n	8010280 <_vfiprintf_r+0x254>
 8010290:	425b      	negs	r3, r3
 8010292:	9309      	str	r3, [sp, #36]	; 0x24
 8010294:	2304      	movs	r3, #4
 8010296:	e7ea      	b.n	801026e <_vfiprintf_r+0x242>
 8010298:	222b      	movs	r2, #43	; 0x2b
 801029a:	ab12      	add	r3, sp, #72	; 0x48
 801029c:	70da      	strb	r2, [r3, #3]
 801029e:	e7ef      	b.n	8010280 <_vfiprintf_r+0x254>
 80102a0:	9b07      	ldr	r3, [sp, #28]
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	781b      	ldrb	r3, [r3, #0]
 80102a6:	2b2a      	cmp	r3, #42	; 0x2a
 80102a8:	d00f      	beq.n	80102ca <_vfiprintf_r+0x29e>
 80102aa:	2100      	movs	r1, #0
 80102ac:	9105      	str	r1, [sp, #20]
 80102ae:	0019      	movs	r1, r3
 80102b0:	3930      	subs	r1, #48	; 0x30
 80102b2:	9207      	str	r2, [sp, #28]
 80102b4:	2909      	cmp	r1, #9
 80102b6:	d900      	bls.n	80102ba <_vfiprintf_r+0x28e>
 80102b8:	e75c      	b.n	8010174 <_vfiprintf_r+0x148>
 80102ba:	200a      	movs	r0, #10
 80102bc:	9b05      	ldr	r3, [sp, #20]
 80102be:	4343      	muls	r3, r0
 80102c0:	185b      	adds	r3, r3, r1
 80102c2:	9305      	str	r3, [sp, #20]
 80102c4:	7813      	ldrb	r3, [r2, #0]
 80102c6:	3201      	adds	r2, #1
 80102c8:	e7f1      	b.n	80102ae <_vfiprintf_r+0x282>
 80102ca:	cf08      	ldmia	r7!, {r3}
 80102cc:	9305      	str	r3, [sp, #20]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	da02      	bge.n	80102d8 <_vfiprintf_r+0x2ac>
 80102d2:	2301      	movs	r3, #1
 80102d4:	425b      	negs	r3, r3
 80102d6:	9305      	str	r3, [sp, #20]
 80102d8:	9207      	str	r2, [sp, #28]
 80102da:	e7d1      	b.n	8010280 <_vfiprintf_r+0x254>
 80102dc:	2380      	movs	r3, #128	; 0x80
 80102de:	e7c6      	b.n	801026e <_vfiprintf_r+0x242>
 80102e0:	2100      	movs	r1, #0
 80102e2:	9a07      	ldr	r2, [sp, #28]
 80102e4:	9109      	str	r1, [sp, #36]	; 0x24
 80102e6:	200a      	movs	r0, #10
 80102e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80102ea:	3b30      	subs	r3, #48	; 0x30
 80102ec:	4341      	muls	r1, r0
 80102ee:	185b      	adds	r3, r3, r1
 80102f0:	9309      	str	r3, [sp, #36]	; 0x24
 80102f2:	0013      	movs	r3, r2
 80102f4:	781b      	ldrb	r3, [r3, #0]
 80102f6:	3201      	adds	r2, #1
 80102f8:	0019      	movs	r1, r3
 80102fa:	3930      	subs	r1, #48	; 0x30
 80102fc:	9207      	str	r2, [sp, #28]
 80102fe:	2909      	cmp	r1, #9
 8010300:	d9f1      	bls.n	80102e6 <_vfiprintf_r+0x2ba>
 8010302:	e737      	b.n	8010174 <_vfiprintf_r+0x148>
 8010304:	ffffdfff 	.word	0xffffdfff
 8010308:	9b07      	ldr	r3, [sp, #28]
 801030a:	781b      	ldrb	r3, [r3, #0]
 801030c:	2b68      	cmp	r3, #104	; 0x68
 801030e:	d105      	bne.n	801031c <_vfiprintf_r+0x2f0>
 8010310:	9b07      	ldr	r3, [sp, #28]
 8010312:	3301      	adds	r3, #1
 8010314:	9307      	str	r3, [sp, #28]
 8010316:	2380      	movs	r3, #128	; 0x80
 8010318:	009b      	lsls	r3, r3, #2
 801031a:	e7a8      	b.n	801026e <_vfiprintf_r+0x242>
 801031c:	2340      	movs	r3, #64	; 0x40
 801031e:	e7a6      	b.n	801026e <_vfiprintf_r+0x242>
 8010320:	9b07      	ldr	r3, [sp, #28]
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	2b6c      	cmp	r3, #108	; 0x6c
 8010326:	d104      	bne.n	8010332 <_vfiprintf_r+0x306>
 8010328:	9b07      	ldr	r3, [sp, #28]
 801032a:	3301      	adds	r3, #1
 801032c:	9307      	str	r3, [sp, #28]
 801032e:	2320      	movs	r3, #32
 8010330:	e79d      	b.n	801026e <_vfiprintf_r+0x242>
 8010332:	2310      	movs	r3, #16
 8010334:	e79b      	b.n	801026e <_vfiprintf_r+0x242>
 8010336:	003a      	movs	r2, r7
 8010338:	ca08      	ldmia	r2!, {r3}
 801033a:	ae27      	add	r6, sp, #156	; 0x9c
 801033c:	7033      	strb	r3, [r6, #0]
 801033e:	2300      	movs	r3, #0
 8010340:	9204      	str	r2, [sp, #16]
 8010342:	aa12      	add	r2, sp, #72	; 0x48
 8010344:	70d3      	strb	r3, [r2, #3]
 8010346:	2201      	movs	r2, #1
 8010348:	930b      	str	r3, [sp, #44]	; 0x2c
 801034a:	9205      	str	r2, [sp, #20]
 801034c:	e0b0      	b.n	80104b0 <_vfiprintf_r+0x484>
 801034e:	2310      	movs	r3, #16
 8010350:	431c      	orrs	r4, r3
 8010352:	06a3      	lsls	r3, r4, #26
 8010354:	d52a      	bpl.n	80103ac <_vfiprintf_r+0x380>
 8010356:	2307      	movs	r3, #7
 8010358:	3707      	adds	r7, #7
 801035a:	439f      	bics	r7, r3
 801035c:	0039      	movs	r1, r7
 801035e:	c90c      	ldmia	r1!, {r2, r3}
 8010360:	9200      	str	r2, [sp, #0]
 8010362:	9301      	str	r3, [sp, #4]
 8010364:	9104      	str	r1, [sp, #16]
 8010366:	9a01      	ldr	r2, [sp, #4]
 8010368:	2301      	movs	r3, #1
 801036a:	2a00      	cmp	r2, #0
 801036c:	da09      	bge.n	8010382 <_vfiprintf_r+0x356>
 801036e:	9e00      	ldr	r6, [sp, #0]
 8010370:	9f01      	ldr	r7, [sp, #4]
 8010372:	2200      	movs	r2, #0
 8010374:	4271      	negs	r1, r6
 8010376:	41ba      	sbcs	r2, r7
 8010378:	9100      	str	r1, [sp, #0]
 801037a:	9201      	str	r2, [sp, #4]
 801037c:	212d      	movs	r1, #45	; 0x2d
 801037e:	aa12      	add	r2, sp, #72	; 0x48
 8010380:	70d1      	strb	r1, [r2, #3]
 8010382:	9901      	ldr	r1, [sp, #4]
 8010384:	9a00      	ldr	r2, [sp, #0]
 8010386:	430a      	orrs	r2, r1
 8010388:	9905      	ldr	r1, [sp, #20]
 801038a:	3101      	adds	r1, #1
 801038c:	d100      	bne.n	8010390 <_vfiprintf_r+0x364>
 801038e:	e2e9      	b.n	8010964 <_vfiprintf_r+0x938>
 8010390:	2180      	movs	r1, #128	; 0x80
 8010392:	0027      	movs	r7, r4
 8010394:	438f      	bics	r7, r1
 8010396:	2a00      	cmp	r2, #0
 8010398:	d000      	beq.n	801039c <_vfiprintf_r+0x370>
 801039a:	e2e7      	b.n	801096c <_vfiprintf_r+0x940>
 801039c:	9a05      	ldr	r2, [sp, #20]
 801039e:	2a00      	cmp	r2, #0
 80103a0:	d100      	bne.n	80103a4 <_vfiprintf_r+0x378>
 80103a2:	e243      	b.n	801082c <_vfiprintf_r+0x800>
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d000      	beq.n	80103aa <_vfiprintf_r+0x37e>
 80103a8:	e2e3      	b.n	8010972 <_vfiprintf_r+0x946>
 80103aa:	e1e7      	b.n	801077c <_vfiprintf_r+0x750>
 80103ac:	003a      	movs	r2, r7
 80103ae:	ca08      	ldmia	r2!, {r3}
 80103b0:	9204      	str	r2, [sp, #16]
 80103b2:	06e2      	lsls	r2, r4, #27
 80103b4:	d503      	bpl.n	80103be <_vfiprintf_r+0x392>
 80103b6:	9300      	str	r3, [sp, #0]
 80103b8:	17db      	asrs	r3, r3, #31
 80103ba:	9301      	str	r3, [sp, #4]
 80103bc:	e7d3      	b.n	8010366 <_vfiprintf_r+0x33a>
 80103be:	0662      	lsls	r2, r4, #25
 80103c0:	d501      	bpl.n	80103c6 <_vfiprintf_r+0x39a>
 80103c2:	b21b      	sxth	r3, r3
 80103c4:	e7f7      	b.n	80103b6 <_vfiprintf_r+0x38a>
 80103c6:	05a2      	lsls	r2, r4, #22
 80103c8:	d5f5      	bpl.n	80103b6 <_vfiprintf_r+0x38a>
 80103ca:	b25b      	sxtb	r3, r3
 80103cc:	e7f3      	b.n	80103b6 <_vfiprintf_r+0x38a>
 80103ce:	1d3b      	adds	r3, r7, #4
 80103d0:	9304      	str	r3, [sp, #16]
 80103d2:	06a3      	lsls	r3, r4, #26
 80103d4:	d506      	bpl.n	80103e4 <_vfiprintf_r+0x3b8>
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	9a08      	ldr	r2, [sp, #32]
 80103da:	601a      	str	r2, [r3, #0]
 80103dc:	17d2      	asrs	r2, r2, #31
 80103de:	605a      	str	r2, [r3, #4]
 80103e0:	9f04      	ldr	r7, [sp, #16]
 80103e2:	e694      	b.n	801010e <_vfiprintf_r+0xe2>
 80103e4:	06e3      	lsls	r3, r4, #27
 80103e6:	d503      	bpl.n	80103f0 <_vfiprintf_r+0x3c4>
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	9a08      	ldr	r2, [sp, #32]
 80103ec:	601a      	str	r2, [r3, #0]
 80103ee:	e7f7      	b.n	80103e0 <_vfiprintf_r+0x3b4>
 80103f0:	0663      	lsls	r3, r4, #25
 80103f2:	d503      	bpl.n	80103fc <_vfiprintf_r+0x3d0>
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	9a08      	ldr	r2, [sp, #32]
 80103f8:	801a      	strh	r2, [r3, #0]
 80103fa:	e7f1      	b.n	80103e0 <_vfiprintf_r+0x3b4>
 80103fc:	05a4      	lsls	r4, r4, #22
 80103fe:	d5f3      	bpl.n	80103e8 <_vfiprintf_r+0x3bc>
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	9a08      	ldr	r2, [sp, #32]
 8010404:	701a      	strb	r2, [r3, #0]
 8010406:	e7eb      	b.n	80103e0 <_vfiprintf_r+0x3b4>
 8010408:	2310      	movs	r3, #16
 801040a:	431c      	orrs	r4, r3
 801040c:	2320      	movs	r3, #32
 801040e:	0020      	movs	r0, r4
 8010410:	4018      	ands	r0, r3
 8010412:	421c      	tst	r4, r3
 8010414:	d00d      	beq.n	8010432 <_vfiprintf_r+0x406>
 8010416:	3b19      	subs	r3, #25
 8010418:	3707      	adds	r7, #7
 801041a:	439f      	bics	r7, r3
 801041c:	0039      	movs	r1, r7
 801041e:	c90c      	ldmia	r1!, {r2, r3}
 8010420:	9200      	str	r2, [sp, #0]
 8010422:	9301      	str	r3, [sp, #4]
 8010424:	9104      	str	r1, [sp, #16]
 8010426:	4bcc      	ldr	r3, [pc, #816]	; (8010758 <_vfiprintf_r+0x72c>)
 8010428:	401c      	ands	r4, r3
 801042a:	2300      	movs	r3, #0
 801042c:	2100      	movs	r1, #0
 801042e:	aa12      	add	r2, sp, #72	; 0x48
 8010430:	e7a6      	b.n	8010380 <_vfiprintf_r+0x354>
 8010432:	003a      	movs	r2, r7
 8010434:	ca08      	ldmia	r2!, {r3}
 8010436:	0021      	movs	r1, r4
 8010438:	9204      	str	r2, [sp, #16]
 801043a:	2210      	movs	r2, #16
 801043c:	4011      	ands	r1, r2
 801043e:	4214      	tst	r4, r2
 8010440:	d002      	beq.n	8010448 <_vfiprintf_r+0x41c>
 8010442:	9300      	str	r3, [sp, #0]
 8010444:	9001      	str	r0, [sp, #4]
 8010446:	e7ee      	b.n	8010426 <_vfiprintf_r+0x3fa>
 8010448:	2240      	movs	r2, #64	; 0x40
 801044a:	0020      	movs	r0, r4
 801044c:	4010      	ands	r0, r2
 801044e:	4214      	tst	r4, r2
 8010450:	d003      	beq.n	801045a <_vfiprintf_r+0x42e>
 8010452:	b29b      	uxth	r3, r3
 8010454:	9300      	str	r3, [sp, #0]
 8010456:	9101      	str	r1, [sp, #4]
 8010458:	e7e5      	b.n	8010426 <_vfiprintf_r+0x3fa>
 801045a:	2280      	movs	r2, #128	; 0x80
 801045c:	0021      	movs	r1, r4
 801045e:	0092      	lsls	r2, r2, #2
 8010460:	4011      	ands	r1, r2
 8010462:	4214      	tst	r4, r2
 8010464:	d0f6      	beq.n	8010454 <_vfiprintf_r+0x428>
 8010466:	b2db      	uxtb	r3, r3
 8010468:	e7eb      	b.n	8010442 <_vfiprintf_r+0x416>
 801046a:	003b      	movs	r3, r7
 801046c:	cb04      	ldmia	r3!, {r2}
 801046e:	49bb      	ldr	r1, [pc, #748]	; (801075c <_vfiprintf_r+0x730>)
 8010470:	9304      	str	r3, [sp, #16]
 8010472:	2300      	movs	r3, #0
 8010474:	9200      	str	r2, [sp, #0]
 8010476:	aa13      	add	r2, sp, #76	; 0x4c
 8010478:	8011      	strh	r1, [r2, #0]
 801047a:	4ab9      	ldr	r2, [pc, #740]	; (8010760 <_vfiprintf_r+0x734>)
 801047c:	9301      	str	r3, [sp, #4]
 801047e:	3302      	adds	r3, #2
 8010480:	431c      	orrs	r4, r3
 8010482:	920c      	str	r2, [sp, #48]	; 0x30
 8010484:	e7d2      	b.n	801042c <_vfiprintf_r+0x400>
 8010486:	003b      	movs	r3, r7
 8010488:	2700      	movs	r7, #0
 801048a:	cb40      	ldmia	r3!, {r6}
 801048c:	9304      	str	r3, [sp, #16]
 801048e:	ab12      	add	r3, sp, #72	; 0x48
 8010490:	70df      	strb	r7, [r3, #3]
 8010492:	9b05      	ldr	r3, [sp, #20]
 8010494:	3301      	adds	r3, #1
 8010496:	d100      	bne.n	801049a <_vfiprintf_r+0x46e>
 8010498:	e0ea      	b.n	8010670 <_vfiprintf_r+0x644>
 801049a:	0039      	movs	r1, r7
 801049c:	0030      	movs	r0, r6
 801049e:	9a05      	ldr	r2, [sp, #20]
 80104a0:	f7fe f92e 	bl	800e700 <memchr>
 80104a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80104a6:	42b8      	cmp	r0, r7
 80104a8:	d002      	beq.n	80104b0 <_vfiprintf_r+0x484>
 80104aa:	1b83      	subs	r3, r0, r6
 80104ac:	9305      	str	r3, [sp, #20]
 80104ae:	970b      	str	r7, [sp, #44]	; 0x2c
 80104b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104b2:	9a05      	ldr	r2, [sp, #20]
 80104b4:	930a      	str	r3, [sp, #40]	; 0x28
 80104b6:	4293      	cmp	r3, r2
 80104b8:	da00      	bge.n	80104bc <_vfiprintf_r+0x490>
 80104ba:	920a      	str	r2, [sp, #40]	; 0x28
 80104bc:	ab12      	add	r3, sp, #72	; 0x48
 80104be:	3303      	adds	r3, #3
 80104c0:	781b      	ldrb	r3, [r3, #0]
 80104c2:	1e5a      	subs	r2, r3, #1
 80104c4:	4193      	sbcs	r3, r2
 80104c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104c8:	18d3      	adds	r3, r2, r3
 80104ca:	930a      	str	r3, [sp, #40]	; 0x28
 80104cc:	0022      	movs	r2, r4
 80104ce:	2302      	movs	r3, #2
 80104d0:	401a      	ands	r2, r3
 80104d2:	9210      	str	r2, [sp, #64]	; 0x40
 80104d4:	421c      	tst	r4, r3
 80104d6:	d002      	beq.n	80104de <_vfiprintf_r+0x4b2>
 80104d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104da:	3302      	adds	r3, #2
 80104dc:	930a      	str	r3, [sp, #40]	; 0x28
 80104de:	2384      	movs	r3, #132	; 0x84
 80104e0:	0022      	movs	r2, r4
 80104e2:	401a      	ands	r2, r3
 80104e4:	9211      	str	r2, [sp, #68]	; 0x44
 80104e6:	421c      	tst	r4, r3
 80104e8:	d11e      	bne.n	8010528 <_vfiprintf_r+0x4fc>
 80104ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104ee:	1a9f      	subs	r7, r3, r2
 80104f0:	2f00      	cmp	r7, #0
 80104f2:	dd19      	ble.n	8010528 <_vfiprintf_r+0x4fc>
 80104f4:	0029      	movs	r1, r5
 80104f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80104f8:	489a      	ldr	r0, [pc, #616]	; (8010764 <_vfiprintf_r+0x738>)
 80104fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80104fc:	3301      	adds	r3, #1
 80104fe:	3108      	adds	r1, #8
 8010500:	6028      	str	r0, [r5, #0]
 8010502:	2f10      	cmp	r7, #16
 8010504:	dd00      	ble.n	8010508 <_vfiprintf_r+0x4dc>
 8010506:	e1a7      	b.n	8010858 <_vfiprintf_r+0x82c>
 8010508:	606f      	str	r7, [r5, #4]
 801050a:	18bf      	adds	r7, r7, r2
 801050c:	000d      	movs	r5, r1
 801050e:	9716      	str	r7, [sp, #88]	; 0x58
 8010510:	9315      	str	r3, [sp, #84]	; 0x54
 8010512:	2b07      	cmp	r3, #7
 8010514:	dd08      	ble.n	8010528 <_vfiprintf_r+0x4fc>
 8010516:	9903      	ldr	r1, [sp, #12]
 8010518:	9806      	ldr	r0, [sp, #24]
 801051a:	aa14      	add	r2, sp, #80	; 0x50
 801051c:	f7ff fd51 	bl	800ffc2 <__sprint_r>
 8010520:	2800      	cmp	r0, #0
 8010522:	d000      	beq.n	8010526 <_vfiprintf_r+0x4fa>
 8010524:	e1eb      	b.n	80108fe <_vfiprintf_r+0x8d2>
 8010526:	ad17      	add	r5, sp, #92	; 0x5c
 8010528:	a912      	add	r1, sp, #72	; 0x48
 801052a:	78c8      	ldrb	r0, [r1, #3]
 801052c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801052e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010530:	3103      	adds	r1, #3
 8010532:	2800      	cmp	r0, #0
 8010534:	d012      	beq.n	801055c <_vfiprintf_r+0x530>
 8010536:	6029      	str	r1, [r5, #0]
 8010538:	2101      	movs	r1, #1
 801053a:	3301      	adds	r3, #1
 801053c:	1852      	adds	r2, r2, r1
 801053e:	6069      	str	r1, [r5, #4]
 8010540:	9216      	str	r2, [sp, #88]	; 0x58
 8010542:	9315      	str	r3, [sp, #84]	; 0x54
 8010544:	3508      	adds	r5, #8
 8010546:	2b07      	cmp	r3, #7
 8010548:	dd08      	ble.n	801055c <_vfiprintf_r+0x530>
 801054a:	9903      	ldr	r1, [sp, #12]
 801054c:	9806      	ldr	r0, [sp, #24]
 801054e:	aa14      	add	r2, sp, #80	; 0x50
 8010550:	f7ff fd37 	bl	800ffc2 <__sprint_r>
 8010554:	2800      	cmp	r0, #0
 8010556:	d000      	beq.n	801055a <_vfiprintf_r+0x52e>
 8010558:	e1d1      	b.n	80108fe <_vfiprintf_r+0x8d2>
 801055a:	ad17      	add	r5, sp, #92	; 0x5c
 801055c:	9910      	ldr	r1, [sp, #64]	; 0x40
 801055e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010560:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010562:	2900      	cmp	r1, #0
 8010564:	d013      	beq.n	801058e <_vfiprintf_r+0x562>
 8010566:	a913      	add	r1, sp, #76	; 0x4c
 8010568:	6029      	str	r1, [r5, #0]
 801056a:	2102      	movs	r1, #2
 801056c:	3301      	adds	r3, #1
 801056e:	1852      	adds	r2, r2, r1
 8010570:	6069      	str	r1, [r5, #4]
 8010572:	9216      	str	r2, [sp, #88]	; 0x58
 8010574:	9315      	str	r3, [sp, #84]	; 0x54
 8010576:	3508      	adds	r5, #8
 8010578:	2b07      	cmp	r3, #7
 801057a:	dd08      	ble.n	801058e <_vfiprintf_r+0x562>
 801057c:	9903      	ldr	r1, [sp, #12]
 801057e:	9806      	ldr	r0, [sp, #24]
 8010580:	aa14      	add	r2, sp, #80	; 0x50
 8010582:	f7ff fd1e 	bl	800ffc2 <__sprint_r>
 8010586:	2800      	cmp	r0, #0
 8010588:	d000      	beq.n	801058c <_vfiprintf_r+0x560>
 801058a:	e1b8      	b.n	80108fe <_vfiprintf_r+0x8d2>
 801058c:	ad17      	add	r5, sp, #92	; 0x5c
 801058e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010590:	2b80      	cmp	r3, #128	; 0x80
 8010592:	d11e      	bne.n	80105d2 <_vfiprintf_r+0x5a6>
 8010594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010596:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010598:	1a9f      	subs	r7, r3, r2
 801059a:	2f00      	cmp	r7, #0
 801059c:	dd19      	ble.n	80105d2 <_vfiprintf_r+0x5a6>
 801059e:	0029      	movs	r1, r5
 80105a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80105a2:	4871      	ldr	r0, [pc, #452]	; (8010768 <_vfiprintf_r+0x73c>)
 80105a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80105a6:	3301      	adds	r3, #1
 80105a8:	3108      	adds	r1, #8
 80105aa:	6028      	str	r0, [r5, #0]
 80105ac:	2f10      	cmp	r7, #16
 80105ae:	dd00      	ble.n	80105b2 <_vfiprintf_r+0x586>
 80105b0:	e164      	b.n	801087c <_vfiprintf_r+0x850>
 80105b2:	606f      	str	r7, [r5, #4]
 80105b4:	18bf      	adds	r7, r7, r2
 80105b6:	000d      	movs	r5, r1
 80105b8:	9716      	str	r7, [sp, #88]	; 0x58
 80105ba:	9315      	str	r3, [sp, #84]	; 0x54
 80105bc:	2b07      	cmp	r3, #7
 80105be:	dd08      	ble.n	80105d2 <_vfiprintf_r+0x5a6>
 80105c0:	9903      	ldr	r1, [sp, #12]
 80105c2:	9806      	ldr	r0, [sp, #24]
 80105c4:	aa14      	add	r2, sp, #80	; 0x50
 80105c6:	f7ff fcfc 	bl	800ffc2 <__sprint_r>
 80105ca:	2800      	cmp	r0, #0
 80105cc:	d000      	beq.n	80105d0 <_vfiprintf_r+0x5a4>
 80105ce:	e196      	b.n	80108fe <_vfiprintf_r+0x8d2>
 80105d0:	ad17      	add	r5, sp, #92	; 0x5c
 80105d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105d4:	9a05      	ldr	r2, [sp, #20]
 80105d6:	1a9f      	subs	r7, r3, r2
 80105d8:	2f00      	cmp	r7, #0
 80105da:	dd19      	ble.n	8010610 <_vfiprintf_r+0x5e4>
 80105dc:	0029      	movs	r1, r5
 80105de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80105e0:	4861      	ldr	r0, [pc, #388]	; (8010768 <_vfiprintf_r+0x73c>)
 80105e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80105e4:	3301      	adds	r3, #1
 80105e6:	3108      	adds	r1, #8
 80105e8:	6028      	str	r0, [r5, #0]
 80105ea:	2f10      	cmp	r7, #16
 80105ec:	dd00      	ble.n	80105f0 <_vfiprintf_r+0x5c4>
 80105ee:	e157      	b.n	80108a0 <_vfiprintf_r+0x874>
 80105f0:	606f      	str	r7, [r5, #4]
 80105f2:	18bf      	adds	r7, r7, r2
 80105f4:	000d      	movs	r5, r1
 80105f6:	9716      	str	r7, [sp, #88]	; 0x58
 80105f8:	9315      	str	r3, [sp, #84]	; 0x54
 80105fa:	2b07      	cmp	r3, #7
 80105fc:	dd08      	ble.n	8010610 <_vfiprintf_r+0x5e4>
 80105fe:	9903      	ldr	r1, [sp, #12]
 8010600:	9806      	ldr	r0, [sp, #24]
 8010602:	aa14      	add	r2, sp, #80	; 0x50
 8010604:	f7ff fcdd 	bl	800ffc2 <__sprint_r>
 8010608:	2800      	cmp	r0, #0
 801060a:	d000      	beq.n	801060e <_vfiprintf_r+0x5e2>
 801060c:	e177      	b.n	80108fe <_vfiprintf_r+0x8d2>
 801060e:	ad17      	add	r5, sp, #92	; 0x5c
 8010610:	9b05      	ldr	r3, [sp, #20]
 8010612:	9a05      	ldr	r2, [sp, #20]
 8010614:	606b      	str	r3, [r5, #4]
 8010616:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010618:	602e      	str	r6, [r5, #0]
 801061a:	189b      	adds	r3, r3, r2
 801061c:	9316      	str	r3, [sp, #88]	; 0x58
 801061e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010620:	3508      	adds	r5, #8
 8010622:	3301      	adds	r3, #1
 8010624:	9315      	str	r3, [sp, #84]	; 0x54
 8010626:	2b07      	cmp	r3, #7
 8010628:	dd08      	ble.n	801063c <_vfiprintf_r+0x610>
 801062a:	9903      	ldr	r1, [sp, #12]
 801062c:	9806      	ldr	r0, [sp, #24]
 801062e:	aa14      	add	r2, sp, #80	; 0x50
 8010630:	f7ff fcc7 	bl	800ffc2 <__sprint_r>
 8010634:	2800      	cmp	r0, #0
 8010636:	d000      	beq.n	801063a <_vfiprintf_r+0x60e>
 8010638:	e161      	b.n	80108fe <_vfiprintf_r+0x8d2>
 801063a:	ad17      	add	r5, sp, #92	; 0x5c
 801063c:	0764      	lsls	r4, r4, #29
 801063e:	d500      	bpl.n	8010642 <_vfiprintf_r+0x616>
 8010640:	e140      	b.n	80108c4 <_vfiprintf_r+0x898>
 8010642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010646:	4293      	cmp	r3, r2
 8010648:	da00      	bge.n	801064c <_vfiprintf_r+0x620>
 801064a:	0013      	movs	r3, r2
 801064c:	9a08      	ldr	r2, [sp, #32]
 801064e:	18d3      	adds	r3, r2, r3
 8010650:	9308      	str	r3, [sp, #32]
 8010652:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010654:	2b00      	cmp	r3, #0
 8010656:	d007      	beq.n	8010668 <_vfiprintf_r+0x63c>
 8010658:	9903      	ldr	r1, [sp, #12]
 801065a:	9806      	ldr	r0, [sp, #24]
 801065c:	aa14      	add	r2, sp, #80	; 0x50
 801065e:	f7ff fcb0 	bl	800ffc2 <__sprint_r>
 8010662:	2800      	cmp	r0, #0
 8010664:	d000      	beq.n	8010668 <_vfiprintf_r+0x63c>
 8010666:	e14a      	b.n	80108fe <_vfiprintf_r+0x8d2>
 8010668:	2300      	movs	r3, #0
 801066a:	ad17      	add	r5, sp, #92	; 0x5c
 801066c:	9315      	str	r3, [sp, #84]	; 0x54
 801066e:	e6b7      	b.n	80103e0 <_vfiprintf_r+0x3b4>
 8010670:	0030      	movs	r0, r6
 8010672:	f7ef fd47 	bl	8000104 <strlen>
 8010676:	9005      	str	r0, [sp, #20]
 8010678:	e719      	b.n	80104ae <_vfiprintf_r+0x482>
 801067a:	2310      	movs	r3, #16
 801067c:	431c      	orrs	r4, r3
 801067e:	2320      	movs	r3, #32
 8010680:	0020      	movs	r0, r4
 8010682:	4018      	ands	r0, r3
 8010684:	421c      	tst	r4, r3
 8010686:	d009      	beq.n	801069c <_vfiprintf_r+0x670>
 8010688:	3b19      	subs	r3, #25
 801068a:	3707      	adds	r7, #7
 801068c:	439f      	bics	r7, r3
 801068e:	0039      	movs	r1, r7
 8010690:	c90c      	ldmia	r1!, {r2, r3}
 8010692:	9200      	str	r2, [sp, #0]
 8010694:	9301      	str	r3, [sp, #4]
 8010696:	9104      	str	r1, [sp, #16]
 8010698:	2301      	movs	r3, #1
 801069a:	e6c7      	b.n	801042c <_vfiprintf_r+0x400>
 801069c:	003b      	movs	r3, r7
 801069e:	cb04      	ldmia	r3!, {r2}
 80106a0:	0021      	movs	r1, r4
 80106a2:	9304      	str	r3, [sp, #16]
 80106a4:	2310      	movs	r3, #16
 80106a6:	4019      	ands	r1, r3
 80106a8:	421c      	tst	r4, r3
 80106aa:	d003      	beq.n	80106b4 <_vfiprintf_r+0x688>
 80106ac:	9200      	str	r2, [sp, #0]
 80106ae:	9001      	str	r0, [sp, #4]
 80106b0:	3b0f      	subs	r3, #15
 80106b2:	e6bb      	b.n	801042c <_vfiprintf_r+0x400>
 80106b4:	2340      	movs	r3, #64	; 0x40
 80106b6:	0020      	movs	r0, r4
 80106b8:	4018      	ands	r0, r3
 80106ba:	421c      	tst	r4, r3
 80106bc:	d003      	beq.n	80106c6 <_vfiprintf_r+0x69a>
 80106be:	b293      	uxth	r3, r2
 80106c0:	9300      	str	r3, [sp, #0]
 80106c2:	9101      	str	r1, [sp, #4]
 80106c4:	e7e8      	b.n	8010698 <_vfiprintf_r+0x66c>
 80106c6:	2380      	movs	r3, #128	; 0x80
 80106c8:	0021      	movs	r1, r4
 80106ca:	009b      	lsls	r3, r3, #2
 80106cc:	4019      	ands	r1, r3
 80106ce:	421c      	tst	r4, r3
 80106d0:	d003      	beq.n	80106da <_vfiprintf_r+0x6ae>
 80106d2:	b2d3      	uxtb	r3, r2
 80106d4:	9300      	str	r3, [sp, #0]
 80106d6:	9001      	str	r0, [sp, #4]
 80106d8:	e7de      	b.n	8010698 <_vfiprintf_r+0x66c>
 80106da:	9200      	str	r2, [sp, #0]
 80106dc:	e7f1      	b.n	80106c2 <_vfiprintf_r+0x696>
 80106de:	4a23      	ldr	r2, [pc, #140]	; (801076c <_vfiprintf_r+0x740>)
 80106e0:	0020      	movs	r0, r4
 80106e2:	920c      	str	r2, [sp, #48]	; 0x30
 80106e4:	2220      	movs	r2, #32
 80106e6:	4010      	ands	r0, r2
 80106e8:	4214      	tst	r4, r2
 80106ea:	d019      	beq.n	8010720 <_vfiprintf_r+0x6f4>
 80106ec:	3a19      	subs	r2, #25
 80106ee:	3707      	adds	r7, #7
 80106f0:	4397      	bics	r7, r2
 80106f2:	0038      	movs	r0, r7
 80106f4:	c806      	ldmia	r0!, {r1, r2}
 80106f6:	9100      	str	r1, [sp, #0]
 80106f8:	9201      	str	r2, [sp, #4]
 80106fa:	9004      	str	r0, [sp, #16]
 80106fc:	07e2      	lsls	r2, r4, #31
 80106fe:	d509      	bpl.n	8010714 <_vfiprintf_r+0x6e8>
 8010700:	9a00      	ldr	r2, [sp, #0]
 8010702:	9901      	ldr	r1, [sp, #4]
 8010704:	430a      	orrs	r2, r1
 8010706:	d005      	beq.n	8010714 <_vfiprintf_r+0x6e8>
 8010708:	aa13      	add	r2, sp, #76	; 0x4c
 801070a:	2130      	movs	r1, #48	; 0x30
 801070c:	7053      	strb	r3, [r2, #1]
 801070e:	2302      	movs	r3, #2
 8010710:	7011      	strb	r1, [r2, #0]
 8010712:	431c      	orrs	r4, r3
 8010714:	4b10      	ldr	r3, [pc, #64]	; (8010758 <_vfiprintf_r+0x72c>)
 8010716:	401c      	ands	r4, r3
 8010718:	2302      	movs	r3, #2
 801071a:	e687      	b.n	801042c <_vfiprintf_r+0x400>
 801071c:	4a10      	ldr	r2, [pc, #64]	; (8010760 <_vfiprintf_r+0x734>)
 801071e:	e7df      	b.n	80106e0 <_vfiprintf_r+0x6b4>
 8010720:	0039      	movs	r1, r7
 8010722:	c904      	ldmia	r1!, {r2}
 8010724:	0026      	movs	r6, r4
 8010726:	9104      	str	r1, [sp, #16]
 8010728:	2110      	movs	r1, #16
 801072a:	400e      	ands	r6, r1
 801072c:	420c      	tst	r4, r1
 801072e:	d002      	beq.n	8010736 <_vfiprintf_r+0x70a>
 8010730:	9200      	str	r2, [sp, #0]
 8010732:	9001      	str	r0, [sp, #4]
 8010734:	e7e2      	b.n	80106fc <_vfiprintf_r+0x6d0>
 8010736:	2140      	movs	r1, #64	; 0x40
 8010738:	0020      	movs	r0, r4
 801073a:	4008      	ands	r0, r1
 801073c:	420c      	tst	r4, r1
 801073e:	d003      	beq.n	8010748 <_vfiprintf_r+0x71c>
 8010740:	b292      	uxth	r2, r2
 8010742:	9200      	str	r2, [sp, #0]
 8010744:	9601      	str	r6, [sp, #4]
 8010746:	e7d9      	b.n	80106fc <_vfiprintf_r+0x6d0>
 8010748:	2180      	movs	r1, #128	; 0x80
 801074a:	0026      	movs	r6, r4
 801074c:	0089      	lsls	r1, r1, #2
 801074e:	400e      	ands	r6, r1
 8010750:	420c      	tst	r4, r1
 8010752:	d0f6      	beq.n	8010742 <_vfiprintf_r+0x716>
 8010754:	b2d2      	uxtb	r2, r2
 8010756:	e7eb      	b.n	8010730 <_vfiprintf_r+0x704>
 8010758:	fffffbff 	.word	0xfffffbff
 801075c:	00007830 	.word	0x00007830
 8010760:	08012e1c 	.word	0x08012e1c
 8010764:	08012f29 	.word	0x08012f29
 8010768:	08012f39 	.word	0x08012f39
 801076c:	08012e2d 	.word	0x08012e2d
 8010770:	9b01      	ldr	r3, [sp, #4]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d109      	bne.n	801078a <_vfiprintf_r+0x75e>
 8010776:	9b00      	ldr	r3, [sp, #0]
 8010778:	2b09      	cmp	r3, #9
 801077a:	d806      	bhi.n	801078a <_vfiprintf_r+0x75e>
 801077c:	26b7      	movs	r6, #183	; 0xb7
 801077e:	ab12      	add	r3, sp, #72	; 0x48
 8010780:	18f6      	adds	r6, r6, r3
 8010782:	9b00      	ldr	r3, [sp, #0]
 8010784:	3330      	adds	r3, #48	; 0x30
 8010786:	7033      	strb	r3, [r6, #0]
 8010788:	e115      	b.n	80109b6 <_vfiprintf_r+0x98a>
 801078a:	2380      	movs	r3, #128	; 0x80
 801078c:	2400      	movs	r4, #0
 801078e:	00db      	lsls	r3, r3, #3
 8010790:	403b      	ands	r3, r7
 8010792:	ae40      	add	r6, sp, #256	; 0x100
 8010794:	930a      	str	r3, [sp, #40]	; 0x28
 8010796:	220a      	movs	r2, #10
 8010798:	9800      	ldr	r0, [sp, #0]
 801079a:	9901      	ldr	r1, [sp, #4]
 801079c:	2300      	movs	r3, #0
 801079e:	f7ef fe81 	bl	80004a4 <__aeabi_uldivmod>
 80107a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107a4:	3e01      	subs	r6, #1
 80107a6:	3230      	adds	r2, #48	; 0x30
 80107a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80107aa:	9110      	str	r1, [sp, #64]	; 0x40
 80107ac:	7032      	strb	r2, [r6, #0]
 80107ae:	3401      	adds	r4, #1
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d01a      	beq.n	80107ea <_vfiprintf_r+0x7be>
 80107b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107b6:	781b      	ldrb	r3, [r3, #0]
 80107b8:	42a3      	cmp	r3, r4
 80107ba:	d116      	bne.n	80107ea <_vfiprintf_r+0x7be>
 80107bc:	2cff      	cmp	r4, #255	; 0xff
 80107be:	d014      	beq.n	80107ea <_vfiprintf_r+0x7be>
 80107c0:	9b01      	ldr	r3, [sp, #4]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d102      	bne.n	80107cc <_vfiprintf_r+0x7a0>
 80107c6:	9b00      	ldr	r3, [sp, #0]
 80107c8:	2b09      	cmp	r3, #9
 80107ca:	d90e      	bls.n	80107ea <_vfiprintf_r+0x7be>
 80107cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80107d0:	1af6      	subs	r6, r6, r3
 80107d2:	001a      	movs	r2, r3
 80107d4:	0030      	movs	r0, r6
 80107d6:	f7f9 ffe6 	bl	800a7a6 <strncpy>
 80107da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107dc:	2400      	movs	r4, #0
 80107de:	785b      	ldrb	r3, [r3, #1]
 80107e0:	1e5a      	subs	r2, r3, #1
 80107e2:	4193      	sbcs	r3, r2
 80107e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80107e6:	18d3      	adds	r3, r2, r3
 80107e8:	930d      	str	r3, [sp, #52]	; 0x34
 80107ea:	9b01      	ldr	r3, [sp, #4]
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d103      	bne.n	80107f8 <_vfiprintf_r+0x7cc>
 80107f0:	9b00      	ldr	r3, [sp, #0]
 80107f2:	2b09      	cmp	r3, #9
 80107f4:	d800      	bhi.n	80107f8 <_vfiprintf_r+0x7cc>
 80107f6:	e0de      	b.n	80109b6 <_vfiprintf_r+0x98a>
 80107f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107fa:	9300      	str	r3, [sp, #0]
 80107fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80107fe:	9301      	str	r3, [sp, #4]
 8010800:	e7c9      	b.n	8010796 <_vfiprintf_r+0x76a>
 8010802:	200f      	movs	r0, #15
 8010804:	9b00      	ldr	r3, [sp, #0]
 8010806:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010808:	4003      	ands	r3, r0
 801080a:	5cd3      	ldrb	r3, [r2, r3]
 801080c:	3e01      	subs	r6, #1
 801080e:	7033      	strb	r3, [r6, #0]
 8010810:	9b01      	ldr	r3, [sp, #4]
 8010812:	0719      	lsls	r1, r3, #28
 8010814:	9b00      	ldr	r3, [sp, #0]
 8010816:	091a      	lsrs	r2, r3, #4
 8010818:	9b01      	ldr	r3, [sp, #4]
 801081a:	4311      	orrs	r1, r2
 801081c:	091b      	lsrs	r3, r3, #4
 801081e:	9301      	str	r3, [sp, #4]
 8010820:	000b      	movs	r3, r1
 8010822:	9a01      	ldr	r2, [sp, #4]
 8010824:	9100      	str	r1, [sp, #0]
 8010826:	4313      	orrs	r3, r2
 8010828:	d1ec      	bne.n	8010804 <_vfiprintf_r+0x7d8>
 801082a:	e0c4      	b.n	80109b6 <_vfiprintf_r+0x98a>
 801082c:	ae40      	add	r6, sp, #256	; 0x100
 801082e:	2b00      	cmp	r3, #0
 8010830:	d000      	beq.n	8010834 <_vfiprintf_r+0x808>
 8010832:	e0c0      	b.n	80109b6 <_vfiprintf_r+0x98a>
 8010834:	07e4      	lsls	r4, r4, #31
 8010836:	d400      	bmi.n	801083a <_vfiprintf_r+0x80e>
 8010838:	e0bd      	b.n	80109b6 <_vfiprintf_r+0x98a>
 801083a:	26b7      	movs	r6, #183	; 0xb7
 801083c:	ab12      	add	r3, sp, #72	; 0x48
 801083e:	18f6      	adds	r6, r6, r3
 8010840:	2330      	movs	r3, #48	; 0x30
 8010842:	e7a0      	b.n	8010786 <_vfiprintf_r+0x75a>
 8010844:	2b00      	cmp	r3, #0
 8010846:	d100      	bne.n	801084a <_vfiprintf_r+0x81e>
 8010848:	e07e      	b.n	8010948 <_vfiprintf_r+0x91c>
 801084a:	ae27      	add	r6, sp, #156	; 0x9c
 801084c:	7033      	strb	r3, [r6, #0]
 801084e:	2300      	movs	r3, #0
 8010850:	aa12      	add	r2, sp, #72	; 0x48
 8010852:	70d3      	strb	r3, [r2, #3]
 8010854:	9704      	str	r7, [sp, #16]
 8010856:	e576      	b.n	8010346 <_vfiprintf_r+0x31a>
 8010858:	2010      	movs	r0, #16
 801085a:	1812      	adds	r2, r2, r0
 801085c:	6068      	str	r0, [r5, #4]
 801085e:	9216      	str	r2, [sp, #88]	; 0x58
 8010860:	9315      	str	r3, [sp, #84]	; 0x54
 8010862:	2b07      	cmp	r3, #7
 8010864:	dd07      	ble.n	8010876 <_vfiprintf_r+0x84a>
 8010866:	9903      	ldr	r1, [sp, #12]
 8010868:	9806      	ldr	r0, [sp, #24]
 801086a:	aa14      	add	r2, sp, #80	; 0x50
 801086c:	f7ff fba9 	bl	800ffc2 <__sprint_r>
 8010870:	2800      	cmp	r0, #0
 8010872:	d144      	bne.n	80108fe <_vfiprintf_r+0x8d2>
 8010874:	a917      	add	r1, sp, #92	; 0x5c
 8010876:	000d      	movs	r5, r1
 8010878:	3f10      	subs	r7, #16
 801087a:	e63b      	b.n	80104f4 <_vfiprintf_r+0x4c8>
 801087c:	2010      	movs	r0, #16
 801087e:	1812      	adds	r2, r2, r0
 8010880:	6068      	str	r0, [r5, #4]
 8010882:	9216      	str	r2, [sp, #88]	; 0x58
 8010884:	9315      	str	r3, [sp, #84]	; 0x54
 8010886:	2b07      	cmp	r3, #7
 8010888:	dd07      	ble.n	801089a <_vfiprintf_r+0x86e>
 801088a:	9903      	ldr	r1, [sp, #12]
 801088c:	9806      	ldr	r0, [sp, #24]
 801088e:	aa14      	add	r2, sp, #80	; 0x50
 8010890:	f7ff fb97 	bl	800ffc2 <__sprint_r>
 8010894:	2800      	cmp	r0, #0
 8010896:	d132      	bne.n	80108fe <_vfiprintf_r+0x8d2>
 8010898:	a917      	add	r1, sp, #92	; 0x5c
 801089a:	000d      	movs	r5, r1
 801089c:	3f10      	subs	r7, #16
 801089e:	e67e      	b.n	801059e <_vfiprintf_r+0x572>
 80108a0:	2010      	movs	r0, #16
 80108a2:	1812      	adds	r2, r2, r0
 80108a4:	6068      	str	r0, [r5, #4]
 80108a6:	9216      	str	r2, [sp, #88]	; 0x58
 80108a8:	9315      	str	r3, [sp, #84]	; 0x54
 80108aa:	2b07      	cmp	r3, #7
 80108ac:	dd07      	ble.n	80108be <_vfiprintf_r+0x892>
 80108ae:	9903      	ldr	r1, [sp, #12]
 80108b0:	9806      	ldr	r0, [sp, #24]
 80108b2:	aa14      	add	r2, sp, #80	; 0x50
 80108b4:	f7ff fb85 	bl	800ffc2 <__sprint_r>
 80108b8:	2800      	cmp	r0, #0
 80108ba:	d120      	bne.n	80108fe <_vfiprintf_r+0x8d2>
 80108bc:	a917      	add	r1, sp, #92	; 0x5c
 80108be:	000d      	movs	r5, r1
 80108c0:	3f10      	subs	r7, #16
 80108c2:	e68b      	b.n	80105dc <_vfiprintf_r+0x5b0>
 80108c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80108c8:	2610      	movs	r6, #16
 80108ca:	1a9c      	subs	r4, r3, r2
 80108cc:	2c00      	cmp	r4, #0
 80108ce:	dc00      	bgt.n	80108d2 <_vfiprintf_r+0x8a6>
 80108d0:	e6b7      	b.n	8010642 <_vfiprintf_r+0x616>
 80108d2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80108d4:	4a3b      	ldr	r2, [pc, #236]	; (80109c4 <_vfiprintf_r+0x998>)
 80108d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80108d8:	3101      	adds	r1, #1
 80108da:	602a      	str	r2, [r5, #0]
 80108dc:	2c10      	cmp	r4, #16
 80108de:	dc22      	bgt.n	8010926 <_vfiprintf_r+0x8fa>
 80108e0:	606c      	str	r4, [r5, #4]
 80108e2:	18e4      	adds	r4, r4, r3
 80108e4:	9416      	str	r4, [sp, #88]	; 0x58
 80108e6:	9115      	str	r1, [sp, #84]	; 0x54
 80108e8:	2907      	cmp	r1, #7
 80108ea:	dc00      	bgt.n	80108ee <_vfiprintf_r+0x8c2>
 80108ec:	e6a9      	b.n	8010642 <_vfiprintf_r+0x616>
 80108ee:	9903      	ldr	r1, [sp, #12]
 80108f0:	9806      	ldr	r0, [sp, #24]
 80108f2:	aa14      	add	r2, sp, #80	; 0x50
 80108f4:	f7ff fb65 	bl	800ffc2 <__sprint_r>
 80108f8:	2800      	cmp	r0, #0
 80108fa:	d100      	bne.n	80108fe <_vfiprintf_r+0x8d2>
 80108fc:	e6a1      	b.n	8010642 <_vfiprintf_r+0x616>
 80108fe:	9b03      	ldr	r3, [sp, #12]
 8010900:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010902:	07db      	lsls	r3, r3, #31
 8010904:	d407      	bmi.n	8010916 <_vfiprintf_r+0x8ea>
 8010906:	9b03      	ldr	r3, [sp, #12]
 8010908:	899b      	ldrh	r3, [r3, #12]
 801090a:	059b      	lsls	r3, r3, #22
 801090c:	d403      	bmi.n	8010916 <_vfiprintf_r+0x8ea>
 801090e:	9b03      	ldr	r3, [sp, #12]
 8010910:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8010912:	f7fa f808 	bl	800a926 <__retarget_lock_release_recursive>
 8010916:	9b03      	ldr	r3, [sp, #12]
 8010918:	899b      	ldrh	r3, [r3, #12]
 801091a:	065b      	lsls	r3, r3, #25
 801091c:	d401      	bmi.n	8010922 <_vfiprintf_r+0x8f6>
 801091e:	f7ff fbc3 	bl	80100a8 <_vfiprintf_r+0x7c>
 8010922:	f7ff fbbe 	bl	80100a2 <_vfiprintf_r+0x76>
 8010926:	3310      	adds	r3, #16
 8010928:	606e      	str	r6, [r5, #4]
 801092a:	9316      	str	r3, [sp, #88]	; 0x58
 801092c:	9115      	str	r1, [sp, #84]	; 0x54
 801092e:	3508      	adds	r5, #8
 8010930:	2907      	cmp	r1, #7
 8010932:	dd07      	ble.n	8010944 <_vfiprintf_r+0x918>
 8010934:	9903      	ldr	r1, [sp, #12]
 8010936:	9806      	ldr	r0, [sp, #24]
 8010938:	aa14      	add	r2, sp, #80	; 0x50
 801093a:	f7ff fb42 	bl	800ffc2 <__sprint_r>
 801093e:	2800      	cmp	r0, #0
 8010940:	d1dd      	bne.n	80108fe <_vfiprintf_r+0x8d2>
 8010942:	ad17      	add	r5, sp, #92	; 0x5c
 8010944:	3c10      	subs	r4, #16
 8010946:	e7c4      	b.n	80108d2 <_vfiprintf_r+0x8a6>
 8010948:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801094a:	2b00      	cmp	r3, #0
 801094c:	d102      	bne.n	8010954 <_vfiprintf_r+0x928>
 801094e:	2300      	movs	r3, #0
 8010950:	9315      	str	r3, [sp, #84]	; 0x54
 8010952:	e7d4      	b.n	80108fe <_vfiprintf_r+0x8d2>
 8010954:	9903      	ldr	r1, [sp, #12]
 8010956:	9806      	ldr	r0, [sp, #24]
 8010958:	aa14      	add	r2, sp, #80	; 0x50
 801095a:	f7ff fb32 	bl	800ffc2 <__sprint_r>
 801095e:	2800      	cmp	r0, #0
 8010960:	d0f5      	beq.n	801094e <_vfiprintf_r+0x922>
 8010962:	e7cc      	b.n	80108fe <_vfiprintf_r+0x8d2>
 8010964:	0027      	movs	r7, r4
 8010966:	2a00      	cmp	r2, #0
 8010968:	d100      	bne.n	801096c <_vfiprintf_r+0x940>
 801096a:	e51b      	b.n	80103a4 <_vfiprintf_r+0x378>
 801096c:	2b01      	cmp	r3, #1
 801096e:	d100      	bne.n	8010972 <_vfiprintf_r+0x946>
 8010970:	e6fe      	b.n	8010770 <_vfiprintf_r+0x744>
 8010972:	ae40      	add	r6, sp, #256	; 0x100
 8010974:	2b02      	cmp	r3, #2
 8010976:	d100      	bne.n	801097a <_vfiprintf_r+0x94e>
 8010978:	e743      	b.n	8010802 <_vfiprintf_r+0x7d6>
 801097a:	2307      	movs	r3, #7
 801097c:	469c      	mov	ip, r3
 801097e:	4663      	mov	r3, ip
 8010980:	9900      	ldr	r1, [sp, #0]
 8010982:	0032      	movs	r2, r6
 8010984:	400b      	ands	r3, r1
 8010986:	9901      	ldr	r1, [sp, #4]
 8010988:	3e01      	subs	r6, #1
 801098a:	074c      	lsls	r4, r1, #29
 801098c:	9900      	ldr	r1, [sp, #0]
 801098e:	3330      	adds	r3, #48	; 0x30
 8010990:	08c8      	lsrs	r0, r1, #3
 8010992:	9901      	ldr	r1, [sp, #4]
 8010994:	4304      	orrs	r4, r0
 8010996:	08c9      	lsrs	r1, r1, #3
 8010998:	9101      	str	r1, [sp, #4]
 801099a:	0021      	movs	r1, r4
 801099c:	9801      	ldr	r0, [sp, #4]
 801099e:	7033      	strb	r3, [r6, #0]
 80109a0:	9400      	str	r4, [sp, #0]
 80109a2:	4301      	orrs	r1, r0
 80109a4:	d1eb      	bne.n	801097e <_vfiprintf_r+0x952>
 80109a6:	07f9      	lsls	r1, r7, #31
 80109a8:	d505      	bpl.n	80109b6 <_vfiprintf_r+0x98a>
 80109aa:	2b30      	cmp	r3, #48	; 0x30
 80109ac:	d003      	beq.n	80109b6 <_vfiprintf_r+0x98a>
 80109ae:	2330      	movs	r3, #48	; 0x30
 80109b0:	3e01      	subs	r6, #1
 80109b2:	7033      	strb	r3, [r6, #0]
 80109b4:	1e96      	subs	r6, r2, #2
 80109b6:	9b05      	ldr	r3, [sp, #20]
 80109b8:	003c      	movs	r4, r7
 80109ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80109bc:	ab40      	add	r3, sp, #256	; 0x100
 80109be:	1b9b      	subs	r3, r3, r6
 80109c0:	9305      	str	r3, [sp, #20]
 80109c2:	e575      	b.n	80104b0 <_vfiprintf_r+0x484>
 80109c4:	08012f29 	.word	0x08012f29

080109c8 <__sbprintf>:
 80109c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80109ca:	0015      	movs	r5, r2
 80109cc:	2202      	movs	r2, #2
 80109ce:	4c1e      	ldr	r4, [pc, #120]	; (8010a48 <__sbprintf+0x80>)
 80109d0:	001f      	movs	r7, r3
 80109d2:	898b      	ldrh	r3, [r1, #12]
 80109d4:	44a5      	add	sp, r4
 80109d6:	4393      	bics	r3, r2
 80109d8:	466a      	mov	r2, sp
 80109da:	8193      	strh	r3, [r2, #12]
 80109dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80109de:	0006      	movs	r6, r0
 80109e0:	9319      	str	r3, [sp, #100]	; 0x64
 80109e2:	89cb      	ldrh	r3, [r1, #14]
 80109e4:	a816      	add	r0, sp, #88	; 0x58
 80109e6:	81d3      	strh	r3, [r2, #14]
 80109e8:	69cb      	ldr	r3, [r1, #28]
 80109ea:	000c      	movs	r4, r1
 80109ec:	9307      	str	r3, [sp, #28]
 80109ee:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80109f0:	9309      	str	r3, [sp, #36]	; 0x24
 80109f2:	ab1a      	add	r3, sp, #104	; 0x68
 80109f4:	9300      	str	r3, [sp, #0]
 80109f6:	9304      	str	r3, [sp, #16]
 80109f8:	2380      	movs	r3, #128	; 0x80
 80109fa:	00db      	lsls	r3, r3, #3
 80109fc:	9302      	str	r3, [sp, #8]
 80109fe:	9305      	str	r3, [sp, #20]
 8010a00:	2300      	movs	r3, #0
 8010a02:	9306      	str	r3, [sp, #24]
 8010a04:	f7f9 ff8c 	bl	800a920 <__retarget_lock_init_recursive>
 8010a08:	002a      	movs	r2, r5
 8010a0a:	003b      	movs	r3, r7
 8010a0c:	4669      	mov	r1, sp
 8010a0e:	0030      	movs	r0, r6
 8010a10:	f7ff fb0c 	bl	801002c <_vfiprintf_r>
 8010a14:	1e05      	subs	r5, r0, #0
 8010a16:	db07      	blt.n	8010a28 <__sbprintf+0x60>
 8010a18:	4669      	mov	r1, sp
 8010a1a:	0030      	movs	r0, r6
 8010a1c:	f7fd fdf6 	bl	800e60c <_fflush_r>
 8010a20:	2800      	cmp	r0, #0
 8010a22:	d001      	beq.n	8010a28 <__sbprintf+0x60>
 8010a24:	2501      	movs	r5, #1
 8010a26:	426d      	negs	r5, r5
 8010a28:	466b      	mov	r3, sp
 8010a2a:	899a      	ldrh	r2, [r3, #12]
 8010a2c:	2340      	movs	r3, #64	; 0x40
 8010a2e:	421a      	tst	r2, r3
 8010a30:	d002      	beq.n	8010a38 <__sbprintf+0x70>
 8010a32:	89a2      	ldrh	r2, [r4, #12]
 8010a34:	4313      	orrs	r3, r2
 8010a36:	81a3      	strh	r3, [r4, #12]
 8010a38:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010a3a:	f7f9 ff72 	bl	800a922 <__retarget_lock_close_recursive>
 8010a3e:	0028      	movs	r0, r5
 8010a40:	4b02      	ldr	r3, [pc, #8]	; (8010a4c <__sbprintf+0x84>)
 8010a42:	449d      	add	sp, r3
 8010a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a46:	46c0      	nop			; (mov r8, r8)
 8010a48:	fffffb94 	.word	0xfffffb94
 8010a4c:	0000046c 	.word	0x0000046c

08010a50 <__sfvwrite_r>:
 8010a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a52:	6893      	ldr	r3, [r2, #8]
 8010a54:	b087      	sub	sp, #28
 8010a56:	000c      	movs	r4, r1
 8010a58:	9002      	str	r0, [sp, #8]
 8010a5a:	9204      	str	r2, [sp, #16]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d102      	bne.n	8010a66 <__sfvwrite_r+0x16>
 8010a60:	2000      	movs	r0, #0
 8010a62:	b007      	add	sp, #28
 8010a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a66:	898b      	ldrh	r3, [r1, #12]
 8010a68:	071b      	lsls	r3, r3, #28
 8010a6a:	d557      	bpl.n	8010b1c <__sfvwrite_r+0xcc>
 8010a6c:	690b      	ldr	r3, [r1, #16]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d054      	beq.n	8010b1c <__sfvwrite_r+0xcc>
 8010a72:	9b04      	ldr	r3, [sp, #16]
 8010a74:	2202      	movs	r2, #2
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	9301      	str	r3, [sp, #4]
 8010a7a:	89a3      	ldrh	r3, [r4, #12]
 8010a7c:	001f      	movs	r7, r3
 8010a7e:	4017      	ands	r7, r2
 8010a80:	4213      	tst	r3, r2
 8010a82:	d171      	bne.n	8010b68 <__sfvwrite_r+0x118>
 8010a84:	2201      	movs	r2, #1
 8010a86:	2101      	movs	r1, #1
 8010a88:	401a      	ands	r2, r3
 8010a8a:	420b      	tst	r3, r1
 8010a8c:	d100      	bne.n	8010a90 <__sfvwrite_r+0x40>
 8010a8e:	e0a5      	b.n	8010bdc <__sfvwrite_r+0x18c>
 8010a90:	0038      	movs	r0, r7
 8010a92:	003e      	movs	r6, r7
 8010a94:	9703      	str	r7, [sp, #12]
 8010a96:	9b03      	ldr	r3, [sp, #12]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d100      	bne.n	8010a9e <__sfvwrite_r+0x4e>
 8010a9c:	e10b      	b.n	8010cb6 <__sfvwrite_r+0x266>
 8010a9e:	2800      	cmp	r0, #0
 8010aa0:	d10a      	bne.n	8010ab8 <__sfvwrite_r+0x68>
 8010aa2:	001a      	movs	r2, r3
 8010aa4:	210a      	movs	r1, #10
 8010aa6:	0030      	movs	r0, r6
 8010aa8:	f7fd fe2a 	bl	800e700 <memchr>
 8010aac:	9b03      	ldr	r3, [sp, #12]
 8010aae:	1c5f      	adds	r7, r3, #1
 8010ab0:	2800      	cmp	r0, #0
 8010ab2:	d001      	beq.n	8010ab8 <__sfvwrite_r+0x68>
 8010ab4:	3001      	adds	r0, #1
 8010ab6:	1b87      	subs	r7, r0, r6
 8010ab8:	9b03      	ldr	r3, [sp, #12]
 8010aba:	9705      	str	r7, [sp, #20]
 8010abc:	429f      	cmp	r7, r3
 8010abe:	d900      	bls.n	8010ac2 <__sfvwrite_r+0x72>
 8010ac0:	9305      	str	r3, [sp, #20]
 8010ac2:	6820      	ldr	r0, [r4, #0]
 8010ac4:	6922      	ldr	r2, [r4, #16]
 8010ac6:	68a5      	ldr	r5, [r4, #8]
 8010ac8:	6963      	ldr	r3, [r4, #20]
 8010aca:	4290      	cmp	r0, r2
 8010acc:	d800      	bhi.n	8010ad0 <__sfvwrite_r+0x80>
 8010ace:	e0fb      	b.n	8010cc8 <__sfvwrite_r+0x278>
 8010ad0:	9a05      	ldr	r2, [sp, #20]
 8010ad2:	18ed      	adds	r5, r5, r3
 8010ad4:	42aa      	cmp	r2, r5
 8010ad6:	dc00      	bgt.n	8010ada <__sfvwrite_r+0x8a>
 8010ad8:	e0f6      	b.n	8010cc8 <__sfvwrite_r+0x278>
 8010ada:	0031      	movs	r1, r6
 8010adc:	002a      	movs	r2, r5
 8010ade:	f000 fa1e 	bl	8010f1e <memmove>
 8010ae2:	6823      	ldr	r3, [r4, #0]
 8010ae4:	0021      	movs	r1, r4
 8010ae6:	195b      	adds	r3, r3, r5
 8010ae8:	9802      	ldr	r0, [sp, #8]
 8010aea:	6023      	str	r3, [r4, #0]
 8010aec:	f7fd fd8e 	bl	800e60c <_fflush_r>
 8010af0:	2800      	cmp	r0, #0
 8010af2:	d16e      	bne.n	8010bd2 <__sfvwrite_r+0x182>
 8010af4:	2001      	movs	r0, #1
 8010af6:	1b7f      	subs	r7, r7, r5
 8010af8:	d105      	bne.n	8010b06 <__sfvwrite_r+0xb6>
 8010afa:	0021      	movs	r1, r4
 8010afc:	9802      	ldr	r0, [sp, #8]
 8010afe:	f7fd fd85 	bl	800e60c <_fflush_r>
 8010b02:	2800      	cmp	r0, #0
 8010b04:	d165      	bne.n	8010bd2 <__sfvwrite_r+0x182>
 8010b06:	9b03      	ldr	r3, [sp, #12]
 8010b08:	9a04      	ldr	r2, [sp, #16]
 8010b0a:	1b5b      	subs	r3, r3, r5
 8010b0c:	9303      	str	r3, [sp, #12]
 8010b0e:	9b04      	ldr	r3, [sp, #16]
 8010b10:	1976      	adds	r6, r6, r5
 8010b12:	689b      	ldr	r3, [r3, #8]
 8010b14:	1b5b      	subs	r3, r3, r5
 8010b16:	6093      	str	r3, [r2, #8]
 8010b18:	d1bd      	bne.n	8010a96 <__sfvwrite_r+0x46>
 8010b1a:	e7a1      	b.n	8010a60 <__sfvwrite_r+0x10>
 8010b1c:	0021      	movs	r1, r4
 8010b1e:	9802      	ldr	r0, [sp, #8]
 8010b20:	f000 f932 	bl	8010d88 <__swsetup_r>
 8010b24:	2800      	cmp	r0, #0
 8010b26:	d0a4      	beq.n	8010a72 <__sfvwrite_r+0x22>
 8010b28:	2001      	movs	r0, #1
 8010b2a:	4240      	negs	r0, r0
 8010b2c:	e799      	b.n	8010a62 <__sfvwrite_r+0x12>
 8010b2e:	9b01      	ldr	r3, [sp, #4]
 8010b30:	681e      	ldr	r6, [r3, #0]
 8010b32:	685d      	ldr	r5, [r3, #4]
 8010b34:	3308      	adds	r3, #8
 8010b36:	9301      	str	r3, [sp, #4]
 8010b38:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8010b3a:	69e1      	ldr	r1, [r4, #28]
 8010b3c:	2d00      	cmp	r5, #0
 8010b3e:	d0f6      	beq.n	8010b2e <__sfvwrite_r+0xde>
 8010b40:	4a6e      	ldr	r2, [pc, #440]	; (8010cfc <__sfvwrite_r+0x2ac>)
 8010b42:	002b      	movs	r3, r5
 8010b44:	4295      	cmp	r5, r2
 8010b46:	d900      	bls.n	8010b4a <__sfvwrite_r+0xfa>
 8010b48:	0013      	movs	r3, r2
 8010b4a:	0032      	movs	r2, r6
 8010b4c:	9802      	ldr	r0, [sp, #8]
 8010b4e:	47b8      	blx	r7
 8010b50:	2800      	cmp	r0, #0
 8010b52:	dd3e      	ble.n	8010bd2 <__sfvwrite_r+0x182>
 8010b54:	9b04      	ldr	r3, [sp, #16]
 8010b56:	9a04      	ldr	r2, [sp, #16]
 8010b58:	689b      	ldr	r3, [r3, #8]
 8010b5a:	1836      	adds	r6, r6, r0
 8010b5c:	1a1b      	subs	r3, r3, r0
 8010b5e:	1a2d      	subs	r5, r5, r0
 8010b60:	6093      	str	r3, [r2, #8]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d1e8      	bne.n	8010b38 <__sfvwrite_r+0xe8>
 8010b66:	e77b      	b.n	8010a60 <__sfvwrite_r+0x10>
 8010b68:	2600      	movs	r6, #0
 8010b6a:	0035      	movs	r5, r6
 8010b6c:	e7e4      	b.n	8010b38 <__sfvwrite_r+0xe8>
 8010b6e:	9b01      	ldr	r3, [sp, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	9303      	str	r3, [sp, #12]
 8010b74:	9b01      	ldr	r3, [sp, #4]
 8010b76:	685d      	ldr	r5, [r3, #4]
 8010b78:	3308      	adds	r3, #8
 8010b7a:	9301      	str	r3, [sp, #4]
 8010b7c:	220c      	movs	r2, #12
 8010b7e:	5ea3      	ldrsh	r3, [r4, r2]
 8010b80:	6820      	ldr	r0, [r4, #0]
 8010b82:	68a6      	ldr	r6, [r4, #8]
 8010b84:	2d00      	cmp	r5, #0
 8010b86:	d0f2      	beq.n	8010b6e <__sfvwrite_r+0x11e>
 8010b88:	2180      	movs	r1, #128	; 0x80
 8010b8a:	0089      	lsls	r1, r1, #2
 8010b8c:	b29a      	uxth	r2, r3
 8010b8e:	420b      	tst	r3, r1
 8010b90:	d062      	beq.n	8010c58 <__sfvwrite_r+0x208>
 8010b92:	42ae      	cmp	r6, r5
 8010b94:	d837      	bhi.n	8010c06 <__sfvwrite_r+0x1b6>
 8010b96:	2390      	movs	r3, #144	; 0x90
 8010b98:	00db      	lsls	r3, r3, #3
 8010b9a:	421a      	tst	r2, r3
 8010b9c:	d033      	beq.n	8010c06 <__sfvwrite_r+0x1b6>
 8010b9e:	6921      	ldr	r1, [r4, #16]
 8010ba0:	1a43      	subs	r3, r0, r1
 8010ba2:	2003      	movs	r0, #3
 8010ba4:	9305      	str	r3, [sp, #20]
 8010ba6:	6963      	ldr	r3, [r4, #20]
 8010ba8:	4343      	muls	r3, r0
 8010baa:	0fdf      	lsrs	r7, r3, #31
 8010bac:	18ff      	adds	r7, r7, r3
 8010bae:	9b05      	ldr	r3, [sp, #20]
 8010bb0:	107f      	asrs	r7, r7, #1
 8010bb2:	3301      	adds	r3, #1
 8010bb4:	195b      	adds	r3, r3, r5
 8010bb6:	42bb      	cmp	r3, r7
 8010bb8:	d900      	bls.n	8010bbc <__sfvwrite_r+0x16c>
 8010bba:	001f      	movs	r7, r3
 8010bbc:	0552      	lsls	r2, r2, #21
 8010bbe:	d53c      	bpl.n	8010c3a <__sfvwrite_r+0x1ea>
 8010bc0:	0039      	movs	r1, r7
 8010bc2:	9802      	ldr	r0, [sp, #8]
 8010bc4:	f7f8 fb56 	bl	8009274 <_malloc_r>
 8010bc8:	1e06      	subs	r6, r0, #0
 8010bca:	d10a      	bne.n	8010be2 <__sfvwrite_r+0x192>
 8010bcc:	230c      	movs	r3, #12
 8010bce:	9a02      	ldr	r2, [sp, #8]
 8010bd0:	6013      	str	r3, [r2, #0]
 8010bd2:	2340      	movs	r3, #64	; 0x40
 8010bd4:	89a2      	ldrh	r2, [r4, #12]
 8010bd6:	4313      	orrs	r3, r2
 8010bd8:	81a3      	strh	r3, [r4, #12]
 8010bda:	e7a5      	b.n	8010b28 <__sfvwrite_r+0xd8>
 8010bdc:	0015      	movs	r5, r2
 8010bde:	9203      	str	r2, [sp, #12]
 8010be0:	e7cc      	b.n	8010b7c <__sfvwrite_r+0x12c>
 8010be2:	9a05      	ldr	r2, [sp, #20]
 8010be4:	6921      	ldr	r1, [r4, #16]
 8010be6:	f7f9 feaa 	bl	800a93e <memcpy>
 8010bea:	89a2      	ldrh	r2, [r4, #12]
 8010bec:	4b44      	ldr	r3, [pc, #272]	; (8010d00 <__sfvwrite_r+0x2b0>)
 8010bee:	401a      	ands	r2, r3
 8010bf0:	2380      	movs	r3, #128	; 0x80
 8010bf2:	4313      	orrs	r3, r2
 8010bf4:	81a3      	strh	r3, [r4, #12]
 8010bf6:	9b05      	ldr	r3, [sp, #20]
 8010bf8:	6126      	str	r6, [r4, #16]
 8010bfa:	18f6      	adds	r6, r6, r3
 8010bfc:	6026      	str	r6, [r4, #0]
 8010bfe:	002e      	movs	r6, r5
 8010c00:	6167      	str	r7, [r4, #20]
 8010c02:	1aff      	subs	r7, r7, r3
 8010c04:	60a7      	str	r7, [r4, #8]
 8010c06:	002f      	movs	r7, r5
 8010c08:	42ae      	cmp	r6, r5
 8010c0a:	d900      	bls.n	8010c0e <__sfvwrite_r+0x1be>
 8010c0c:	002e      	movs	r6, r5
 8010c0e:	0032      	movs	r2, r6
 8010c10:	9903      	ldr	r1, [sp, #12]
 8010c12:	6820      	ldr	r0, [r4, #0]
 8010c14:	f000 f983 	bl	8010f1e <memmove>
 8010c18:	68a3      	ldr	r3, [r4, #8]
 8010c1a:	1b9b      	subs	r3, r3, r6
 8010c1c:	60a3      	str	r3, [r4, #8]
 8010c1e:	6823      	ldr	r3, [r4, #0]
 8010c20:	199b      	adds	r3, r3, r6
 8010c22:	6023      	str	r3, [r4, #0]
 8010c24:	9b03      	ldr	r3, [sp, #12]
 8010c26:	9a04      	ldr	r2, [sp, #16]
 8010c28:	19db      	adds	r3, r3, r7
 8010c2a:	9303      	str	r3, [sp, #12]
 8010c2c:	9b04      	ldr	r3, [sp, #16]
 8010c2e:	1bed      	subs	r5, r5, r7
 8010c30:	689b      	ldr	r3, [r3, #8]
 8010c32:	1bdb      	subs	r3, r3, r7
 8010c34:	6093      	str	r3, [r2, #8]
 8010c36:	d1a1      	bne.n	8010b7c <__sfvwrite_r+0x12c>
 8010c38:	e712      	b.n	8010a60 <__sfvwrite_r+0x10>
 8010c3a:	003a      	movs	r2, r7
 8010c3c:	9802      	ldr	r0, [sp, #8]
 8010c3e:	f7fe fcd7 	bl	800f5f0 <_realloc_r>
 8010c42:	1e06      	subs	r6, r0, #0
 8010c44:	d1d7      	bne.n	8010bf6 <__sfvwrite_r+0x1a6>
 8010c46:	6921      	ldr	r1, [r4, #16]
 8010c48:	9802      	ldr	r0, [sp, #8]
 8010c4a:	f7f9 fef3 	bl	800aa34 <_free_r>
 8010c4e:	2280      	movs	r2, #128	; 0x80
 8010c50:	89a3      	ldrh	r3, [r4, #12]
 8010c52:	4393      	bics	r3, r2
 8010c54:	81a3      	strh	r3, [r4, #12]
 8010c56:	e7b9      	b.n	8010bcc <__sfvwrite_r+0x17c>
 8010c58:	6923      	ldr	r3, [r4, #16]
 8010c5a:	4283      	cmp	r3, r0
 8010c5c:	d302      	bcc.n	8010c64 <__sfvwrite_r+0x214>
 8010c5e:	6967      	ldr	r7, [r4, #20]
 8010c60:	42af      	cmp	r7, r5
 8010c62:	d916      	bls.n	8010c92 <__sfvwrite_r+0x242>
 8010c64:	42ae      	cmp	r6, r5
 8010c66:	d900      	bls.n	8010c6a <__sfvwrite_r+0x21a>
 8010c68:	002e      	movs	r6, r5
 8010c6a:	0032      	movs	r2, r6
 8010c6c:	9903      	ldr	r1, [sp, #12]
 8010c6e:	f000 f956 	bl	8010f1e <memmove>
 8010c72:	68a3      	ldr	r3, [r4, #8]
 8010c74:	6822      	ldr	r2, [r4, #0]
 8010c76:	1b9b      	subs	r3, r3, r6
 8010c78:	1992      	adds	r2, r2, r6
 8010c7a:	0037      	movs	r7, r6
 8010c7c:	60a3      	str	r3, [r4, #8]
 8010c7e:	6022      	str	r2, [r4, #0]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d1cf      	bne.n	8010c24 <__sfvwrite_r+0x1d4>
 8010c84:	0021      	movs	r1, r4
 8010c86:	9802      	ldr	r0, [sp, #8]
 8010c88:	f7fd fcc0 	bl	800e60c <_fflush_r>
 8010c8c:	2800      	cmp	r0, #0
 8010c8e:	d0c9      	beq.n	8010c24 <__sfvwrite_r+0x1d4>
 8010c90:	e79f      	b.n	8010bd2 <__sfvwrite_r+0x182>
 8010c92:	4b1c      	ldr	r3, [pc, #112]	; (8010d04 <__sfvwrite_r+0x2b4>)
 8010c94:	0028      	movs	r0, r5
 8010c96:	429d      	cmp	r5, r3
 8010c98:	d900      	bls.n	8010c9c <__sfvwrite_r+0x24c>
 8010c9a:	481b      	ldr	r0, [pc, #108]	; (8010d08 <__sfvwrite_r+0x2b8>)
 8010c9c:	0039      	movs	r1, r7
 8010c9e:	f7ef fad7 	bl	8000250 <__divsi3>
 8010ca2:	003b      	movs	r3, r7
 8010ca4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010ca6:	4343      	muls	r3, r0
 8010ca8:	9a03      	ldr	r2, [sp, #12]
 8010caa:	69e1      	ldr	r1, [r4, #28]
 8010cac:	9802      	ldr	r0, [sp, #8]
 8010cae:	47b0      	blx	r6
 8010cb0:	1e07      	subs	r7, r0, #0
 8010cb2:	dcb7      	bgt.n	8010c24 <__sfvwrite_r+0x1d4>
 8010cb4:	e78d      	b.n	8010bd2 <__sfvwrite_r+0x182>
 8010cb6:	9b01      	ldr	r3, [sp, #4]
 8010cb8:	2000      	movs	r0, #0
 8010cba:	681e      	ldr	r6, [r3, #0]
 8010cbc:	685b      	ldr	r3, [r3, #4]
 8010cbe:	9303      	str	r3, [sp, #12]
 8010cc0:	9b01      	ldr	r3, [sp, #4]
 8010cc2:	3308      	adds	r3, #8
 8010cc4:	9301      	str	r3, [sp, #4]
 8010cc6:	e6e6      	b.n	8010a96 <__sfvwrite_r+0x46>
 8010cc8:	9a05      	ldr	r2, [sp, #20]
 8010cca:	4293      	cmp	r3, r2
 8010ccc:	dc08      	bgt.n	8010ce0 <__sfvwrite_r+0x290>
 8010cce:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010cd0:	0032      	movs	r2, r6
 8010cd2:	69e1      	ldr	r1, [r4, #28]
 8010cd4:	9802      	ldr	r0, [sp, #8]
 8010cd6:	47a8      	blx	r5
 8010cd8:	1e05      	subs	r5, r0, #0
 8010cda:	dd00      	ble.n	8010cde <__sfvwrite_r+0x28e>
 8010cdc:	e70a      	b.n	8010af4 <__sfvwrite_r+0xa4>
 8010cde:	e778      	b.n	8010bd2 <__sfvwrite_r+0x182>
 8010ce0:	9a05      	ldr	r2, [sp, #20]
 8010ce2:	0031      	movs	r1, r6
 8010ce4:	f000 f91b 	bl	8010f1e <memmove>
 8010ce8:	9a05      	ldr	r2, [sp, #20]
 8010cea:	68a3      	ldr	r3, [r4, #8]
 8010cec:	0015      	movs	r5, r2
 8010cee:	1a9b      	subs	r3, r3, r2
 8010cf0:	60a3      	str	r3, [r4, #8]
 8010cf2:	6823      	ldr	r3, [r4, #0]
 8010cf4:	189b      	adds	r3, r3, r2
 8010cf6:	6023      	str	r3, [r4, #0]
 8010cf8:	e6fc      	b.n	8010af4 <__sfvwrite_r+0xa4>
 8010cfa:	46c0      	nop			; (mov r8, r8)
 8010cfc:	7ffffc00 	.word	0x7ffffc00
 8010d00:	fffffb7f 	.word	0xfffffb7f
 8010d04:	7ffffffe 	.word	0x7ffffffe
 8010d08:	7fffffff 	.word	0x7fffffff

08010d0c <__submore>:
 8010d0c:	000b      	movs	r3, r1
 8010d0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d10:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8010d12:	3340      	adds	r3, #64	; 0x40
 8010d14:	000c      	movs	r4, r1
 8010d16:	429d      	cmp	r5, r3
 8010d18:	d11c      	bne.n	8010d54 <__submore+0x48>
 8010d1a:	2680      	movs	r6, #128	; 0x80
 8010d1c:	00f6      	lsls	r6, r6, #3
 8010d1e:	0031      	movs	r1, r6
 8010d20:	f7f8 faa8 	bl	8009274 <_malloc_r>
 8010d24:	2800      	cmp	r0, #0
 8010d26:	d102      	bne.n	8010d2e <__submore+0x22>
 8010d28:	2001      	movs	r0, #1
 8010d2a:	4240      	negs	r0, r0
 8010d2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010d2e:	0023      	movs	r3, r4
 8010d30:	6320      	str	r0, [r4, #48]	; 0x30
 8010d32:	6366      	str	r6, [r4, #52]	; 0x34
 8010d34:	3342      	adds	r3, #66	; 0x42
 8010d36:	781a      	ldrb	r2, [r3, #0]
 8010d38:	4b10      	ldr	r3, [pc, #64]	; (8010d7c <__submore+0x70>)
 8010d3a:	54c2      	strb	r2, [r0, r3]
 8010d3c:	0023      	movs	r3, r4
 8010d3e:	3341      	adds	r3, #65	; 0x41
 8010d40:	781a      	ldrb	r2, [r3, #0]
 8010d42:	4b0f      	ldr	r3, [pc, #60]	; (8010d80 <__submore+0x74>)
 8010d44:	54c2      	strb	r2, [r0, r3]
 8010d46:	782a      	ldrb	r2, [r5, #0]
 8010d48:	4b0e      	ldr	r3, [pc, #56]	; (8010d84 <__submore+0x78>)
 8010d4a:	54c2      	strb	r2, [r0, r3]
 8010d4c:	18c0      	adds	r0, r0, r3
 8010d4e:	6020      	str	r0, [r4, #0]
 8010d50:	2000      	movs	r0, #0
 8010d52:	e7eb      	b.n	8010d2c <__submore+0x20>
 8010d54:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8010d56:	0029      	movs	r1, r5
 8010d58:	0073      	lsls	r3, r6, #1
 8010d5a:	001a      	movs	r2, r3
 8010d5c:	9301      	str	r3, [sp, #4]
 8010d5e:	f7fe fc47 	bl	800f5f0 <_realloc_r>
 8010d62:	1e05      	subs	r5, r0, #0
 8010d64:	d0e0      	beq.n	8010d28 <__submore+0x1c>
 8010d66:	1987      	adds	r7, r0, r6
 8010d68:	0001      	movs	r1, r0
 8010d6a:	0032      	movs	r2, r6
 8010d6c:	0038      	movs	r0, r7
 8010d6e:	f7f9 fde6 	bl	800a93e <memcpy>
 8010d72:	9b01      	ldr	r3, [sp, #4]
 8010d74:	6027      	str	r7, [r4, #0]
 8010d76:	6325      	str	r5, [r4, #48]	; 0x30
 8010d78:	6363      	str	r3, [r4, #52]	; 0x34
 8010d7a:	e7e9      	b.n	8010d50 <__submore+0x44>
 8010d7c:	000003ff 	.word	0x000003ff
 8010d80:	000003fe 	.word	0x000003fe
 8010d84:	000003fd 	.word	0x000003fd

08010d88 <__swsetup_r>:
 8010d88:	4b30      	ldr	r3, [pc, #192]	; (8010e4c <__swsetup_r+0xc4>)
 8010d8a:	b570      	push	{r4, r5, r6, lr}
 8010d8c:	0005      	movs	r5, r0
 8010d8e:	6818      	ldr	r0, [r3, #0]
 8010d90:	000c      	movs	r4, r1
 8010d92:	2800      	cmp	r0, #0
 8010d94:	d004      	beq.n	8010da0 <__swsetup_r+0x18>
 8010d96:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d101      	bne.n	8010da0 <__swsetup_r+0x18>
 8010d9c:	f7f9 fbec 	bl	800a578 <__sinit>
 8010da0:	230c      	movs	r3, #12
 8010da2:	5ee2      	ldrsh	r2, [r4, r3]
 8010da4:	b293      	uxth	r3, r2
 8010da6:	0711      	lsls	r1, r2, #28
 8010da8:	d423      	bmi.n	8010df2 <__swsetup_r+0x6a>
 8010daa:	06d9      	lsls	r1, r3, #27
 8010dac:	d407      	bmi.n	8010dbe <__swsetup_r+0x36>
 8010dae:	2309      	movs	r3, #9
 8010db0:	2001      	movs	r0, #1
 8010db2:	602b      	str	r3, [r5, #0]
 8010db4:	3337      	adds	r3, #55	; 0x37
 8010db6:	4313      	orrs	r3, r2
 8010db8:	81a3      	strh	r3, [r4, #12]
 8010dba:	4240      	negs	r0, r0
 8010dbc:	bd70      	pop	{r4, r5, r6, pc}
 8010dbe:	075b      	lsls	r3, r3, #29
 8010dc0:	d513      	bpl.n	8010dea <__swsetup_r+0x62>
 8010dc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010dc4:	2900      	cmp	r1, #0
 8010dc6:	d008      	beq.n	8010dda <__swsetup_r+0x52>
 8010dc8:	0023      	movs	r3, r4
 8010dca:	3340      	adds	r3, #64	; 0x40
 8010dcc:	4299      	cmp	r1, r3
 8010dce:	d002      	beq.n	8010dd6 <__swsetup_r+0x4e>
 8010dd0:	0028      	movs	r0, r5
 8010dd2:	f7f9 fe2f 	bl	800aa34 <_free_r>
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	6323      	str	r3, [r4, #48]	; 0x30
 8010dda:	2224      	movs	r2, #36	; 0x24
 8010ddc:	89a3      	ldrh	r3, [r4, #12]
 8010dde:	4393      	bics	r3, r2
 8010de0:	81a3      	strh	r3, [r4, #12]
 8010de2:	2300      	movs	r3, #0
 8010de4:	6063      	str	r3, [r4, #4]
 8010de6:	6923      	ldr	r3, [r4, #16]
 8010de8:	6023      	str	r3, [r4, #0]
 8010dea:	2308      	movs	r3, #8
 8010dec:	89a2      	ldrh	r2, [r4, #12]
 8010dee:	4313      	orrs	r3, r2
 8010df0:	81a3      	strh	r3, [r4, #12]
 8010df2:	6923      	ldr	r3, [r4, #16]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d10b      	bne.n	8010e10 <__swsetup_r+0x88>
 8010df8:	21a0      	movs	r1, #160	; 0xa0
 8010dfa:	2280      	movs	r2, #128	; 0x80
 8010dfc:	89a3      	ldrh	r3, [r4, #12]
 8010dfe:	0089      	lsls	r1, r1, #2
 8010e00:	0092      	lsls	r2, r2, #2
 8010e02:	400b      	ands	r3, r1
 8010e04:	4293      	cmp	r3, r2
 8010e06:	d003      	beq.n	8010e10 <__swsetup_r+0x88>
 8010e08:	0021      	movs	r1, r4
 8010e0a:	0028      	movs	r0, r5
 8010e0c:	f000 f8e8 	bl	8010fe0 <__smakebuf_r>
 8010e10:	220c      	movs	r2, #12
 8010e12:	5ea3      	ldrsh	r3, [r4, r2]
 8010e14:	2001      	movs	r0, #1
 8010e16:	001a      	movs	r2, r3
 8010e18:	b299      	uxth	r1, r3
 8010e1a:	4002      	ands	r2, r0
 8010e1c:	4203      	tst	r3, r0
 8010e1e:	d00f      	beq.n	8010e40 <__swsetup_r+0xb8>
 8010e20:	2200      	movs	r2, #0
 8010e22:	60a2      	str	r2, [r4, #8]
 8010e24:	6962      	ldr	r2, [r4, #20]
 8010e26:	4252      	negs	r2, r2
 8010e28:	61a2      	str	r2, [r4, #24]
 8010e2a:	2000      	movs	r0, #0
 8010e2c:	6922      	ldr	r2, [r4, #16]
 8010e2e:	4282      	cmp	r2, r0
 8010e30:	d1c4      	bne.n	8010dbc <__swsetup_r+0x34>
 8010e32:	0609      	lsls	r1, r1, #24
 8010e34:	d5c2      	bpl.n	8010dbc <__swsetup_r+0x34>
 8010e36:	2240      	movs	r2, #64	; 0x40
 8010e38:	4313      	orrs	r3, r2
 8010e3a:	81a3      	strh	r3, [r4, #12]
 8010e3c:	3801      	subs	r0, #1
 8010e3e:	e7bd      	b.n	8010dbc <__swsetup_r+0x34>
 8010e40:	0788      	lsls	r0, r1, #30
 8010e42:	d400      	bmi.n	8010e46 <__swsetup_r+0xbe>
 8010e44:	6962      	ldr	r2, [r4, #20]
 8010e46:	60a2      	str	r2, [r4, #8]
 8010e48:	e7ef      	b.n	8010e2a <__swsetup_r+0xa2>
 8010e4a:	46c0      	nop			; (mov r8, r8)
 8010e4c:	200006e0 	.word	0x200006e0

08010e50 <__fputwc>:
 8010e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e52:	b085      	sub	sp, #20
 8010e54:	000e      	movs	r6, r1
 8010e56:	0015      	movs	r5, r2
 8010e58:	9001      	str	r0, [sp, #4]
 8010e5a:	f7f9 fccf 	bl	800a7fc <__locale_mb_cur_max>
 8010e5e:	0004      	movs	r4, r0
 8010e60:	2801      	cmp	r0, #1
 8010e62:	d119      	bne.n	8010e98 <__fputwc+0x48>
 8010e64:	1e73      	subs	r3, r6, #1
 8010e66:	2bfe      	cmp	r3, #254	; 0xfe
 8010e68:	d816      	bhi.n	8010e98 <__fputwc+0x48>
 8010e6a:	ab02      	add	r3, sp, #8
 8010e6c:	711e      	strb	r6, [r3, #4]
 8010e6e:	2700      	movs	r7, #0
 8010e70:	42a7      	cmp	r7, r4
 8010e72:	d020      	beq.n	8010eb6 <__fputwc+0x66>
 8010e74:	ab03      	add	r3, sp, #12
 8010e76:	5dd9      	ldrb	r1, [r3, r7]
 8010e78:	68ab      	ldr	r3, [r5, #8]
 8010e7a:	3b01      	subs	r3, #1
 8010e7c:	60ab      	str	r3, [r5, #8]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	da04      	bge.n	8010e8c <__fputwc+0x3c>
 8010e82:	69aa      	ldr	r2, [r5, #24]
 8010e84:	4293      	cmp	r3, r2
 8010e86:	db19      	blt.n	8010ebc <__fputwc+0x6c>
 8010e88:	290a      	cmp	r1, #10
 8010e8a:	d017      	beq.n	8010ebc <__fputwc+0x6c>
 8010e8c:	682b      	ldr	r3, [r5, #0]
 8010e8e:	1c5a      	adds	r2, r3, #1
 8010e90:	602a      	str	r2, [r5, #0]
 8010e92:	7019      	strb	r1, [r3, #0]
 8010e94:	3701      	adds	r7, #1
 8010e96:	e7eb      	b.n	8010e70 <__fputwc+0x20>
 8010e98:	002b      	movs	r3, r5
 8010e9a:	0032      	movs	r2, r6
 8010e9c:	9801      	ldr	r0, [sp, #4]
 8010e9e:	335c      	adds	r3, #92	; 0x5c
 8010ea0:	a903      	add	r1, sp, #12
 8010ea2:	f000 f857 	bl	8010f54 <_wcrtomb_r>
 8010ea6:	0004      	movs	r4, r0
 8010ea8:	1c43      	adds	r3, r0, #1
 8010eaa:	d1e0      	bne.n	8010e6e <__fputwc+0x1e>
 8010eac:	2340      	movs	r3, #64	; 0x40
 8010eae:	0006      	movs	r6, r0
 8010eb0:	89aa      	ldrh	r2, [r5, #12]
 8010eb2:	4313      	orrs	r3, r2
 8010eb4:	81ab      	strh	r3, [r5, #12]
 8010eb6:	0030      	movs	r0, r6
 8010eb8:	b005      	add	sp, #20
 8010eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ebc:	002a      	movs	r2, r5
 8010ebe:	9801      	ldr	r0, [sp, #4]
 8010ec0:	f000 f8cc 	bl	801105c <__swbuf_r>
 8010ec4:	1c43      	adds	r3, r0, #1
 8010ec6:	d1e5      	bne.n	8010e94 <__fputwc+0x44>
 8010ec8:	0006      	movs	r6, r0
 8010eca:	e7f4      	b.n	8010eb6 <__fputwc+0x66>

08010ecc <_fputwc_r>:
 8010ecc:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8010ece:	b570      	push	{r4, r5, r6, lr}
 8010ed0:	0005      	movs	r5, r0
 8010ed2:	000e      	movs	r6, r1
 8010ed4:	0014      	movs	r4, r2
 8010ed6:	07db      	lsls	r3, r3, #31
 8010ed8:	d405      	bmi.n	8010ee6 <_fputwc_r+0x1a>
 8010eda:	8993      	ldrh	r3, [r2, #12]
 8010edc:	059b      	lsls	r3, r3, #22
 8010ede:	d402      	bmi.n	8010ee6 <_fputwc_r+0x1a>
 8010ee0:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8010ee2:	f7f9 fd1f 	bl	800a924 <__retarget_lock_acquire_recursive>
 8010ee6:	230c      	movs	r3, #12
 8010ee8:	5ee2      	ldrsh	r2, [r4, r3]
 8010eea:	2380      	movs	r3, #128	; 0x80
 8010eec:	019b      	lsls	r3, r3, #6
 8010eee:	421a      	tst	r2, r3
 8010ef0:	d104      	bne.n	8010efc <_fputwc_r+0x30>
 8010ef2:	431a      	orrs	r2, r3
 8010ef4:	81a2      	strh	r2, [r4, #12]
 8010ef6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010ef8:	4313      	orrs	r3, r2
 8010efa:	6663      	str	r3, [r4, #100]	; 0x64
 8010efc:	0028      	movs	r0, r5
 8010efe:	0022      	movs	r2, r4
 8010f00:	0031      	movs	r1, r6
 8010f02:	f7ff ffa5 	bl	8010e50 <__fputwc>
 8010f06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010f08:	0005      	movs	r5, r0
 8010f0a:	07db      	lsls	r3, r3, #31
 8010f0c:	d405      	bmi.n	8010f1a <_fputwc_r+0x4e>
 8010f0e:	89a3      	ldrh	r3, [r4, #12]
 8010f10:	059b      	lsls	r3, r3, #22
 8010f12:	d402      	bmi.n	8010f1a <_fputwc_r+0x4e>
 8010f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010f16:	f7f9 fd06 	bl	800a926 <__retarget_lock_release_recursive>
 8010f1a:	0028      	movs	r0, r5
 8010f1c:	bd70      	pop	{r4, r5, r6, pc}

08010f1e <memmove>:
 8010f1e:	b510      	push	{r4, lr}
 8010f20:	4288      	cmp	r0, r1
 8010f22:	d902      	bls.n	8010f2a <memmove+0xc>
 8010f24:	188b      	adds	r3, r1, r2
 8010f26:	4298      	cmp	r0, r3
 8010f28:	d303      	bcc.n	8010f32 <memmove+0x14>
 8010f2a:	2300      	movs	r3, #0
 8010f2c:	e007      	b.n	8010f3e <memmove+0x20>
 8010f2e:	5c8b      	ldrb	r3, [r1, r2]
 8010f30:	5483      	strb	r3, [r0, r2]
 8010f32:	3a01      	subs	r2, #1
 8010f34:	d2fb      	bcs.n	8010f2e <memmove+0x10>
 8010f36:	bd10      	pop	{r4, pc}
 8010f38:	5ccc      	ldrb	r4, [r1, r3]
 8010f3a:	54c4      	strb	r4, [r0, r3]
 8010f3c:	3301      	adds	r3, #1
 8010f3e:	429a      	cmp	r2, r3
 8010f40:	d1fa      	bne.n	8010f38 <memmove+0x1a>
 8010f42:	e7f8      	b.n	8010f36 <memmove+0x18>

08010f44 <abort>:
 8010f44:	2006      	movs	r0, #6
 8010f46:	b510      	push	{r4, lr}
 8010f48:	f000 f906 	bl	8011158 <raise>
 8010f4c:	2001      	movs	r0, #1
 8010f4e:	f7f2 fb39 	bl	80035c4 <_exit>
	...

08010f54 <_wcrtomb_r>:
 8010f54:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010f56:	001d      	movs	r5, r3
 8010f58:	4b09      	ldr	r3, [pc, #36]	; (8010f80 <_wcrtomb_r+0x2c>)
 8010f5a:	0004      	movs	r4, r0
 8010f5c:	33e0      	adds	r3, #224	; 0xe0
 8010f5e:	681e      	ldr	r6, [r3, #0]
 8010f60:	002b      	movs	r3, r5
 8010f62:	2900      	cmp	r1, #0
 8010f64:	d101      	bne.n	8010f6a <_wcrtomb_r+0x16>
 8010f66:	000a      	movs	r2, r1
 8010f68:	a901      	add	r1, sp, #4
 8010f6a:	0020      	movs	r0, r4
 8010f6c:	47b0      	blx	r6
 8010f6e:	1c43      	adds	r3, r0, #1
 8010f70:	d103      	bne.n	8010f7a <_wcrtomb_r+0x26>
 8010f72:	2300      	movs	r3, #0
 8010f74:	602b      	str	r3, [r5, #0]
 8010f76:	338a      	adds	r3, #138	; 0x8a
 8010f78:	6023      	str	r3, [r4, #0]
 8010f7a:	b004      	add	sp, #16
 8010f7c:	bd70      	pop	{r4, r5, r6, pc}
 8010f7e:	46c0      	nop			; (mov r8, r8)
 8010f80:	20000454 	.word	0x20000454

08010f84 <__swhatbuf_r>:
 8010f84:	b570      	push	{r4, r5, r6, lr}
 8010f86:	000e      	movs	r6, r1
 8010f88:	001d      	movs	r5, r3
 8010f8a:	230e      	movs	r3, #14
 8010f8c:	5ec9      	ldrsh	r1, [r1, r3]
 8010f8e:	0014      	movs	r4, r2
 8010f90:	b096      	sub	sp, #88	; 0x58
 8010f92:	2900      	cmp	r1, #0
 8010f94:	da09      	bge.n	8010faa <__swhatbuf_r+0x26>
 8010f96:	89b2      	ldrh	r2, [r6, #12]
 8010f98:	2380      	movs	r3, #128	; 0x80
 8010f9a:	0011      	movs	r1, r2
 8010f9c:	4019      	ands	r1, r3
 8010f9e:	421a      	tst	r2, r3
 8010fa0:	d018      	beq.n	8010fd4 <__swhatbuf_r+0x50>
 8010fa2:	2100      	movs	r1, #0
 8010fa4:	3b40      	subs	r3, #64	; 0x40
 8010fa6:	0008      	movs	r0, r1
 8010fa8:	e010      	b.n	8010fcc <__swhatbuf_r+0x48>
 8010faa:	466a      	mov	r2, sp
 8010fac:	f000 f8de 	bl	801116c <_fstat_r>
 8010fb0:	2800      	cmp	r0, #0
 8010fb2:	dbf0      	blt.n	8010f96 <__swhatbuf_r+0x12>
 8010fb4:	23f0      	movs	r3, #240	; 0xf0
 8010fb6:	9901      	ldr	r1, [sp, #4]
 8010fb8:	021b      	lsls	r3, r3, #8
 8010fba:	4019      	ands	r1, r3
 8010fbc:	4b07      	ldr	r3, [pc, #28]	; (8010fdc <__swhatbuf_r+0x58>)
 8010fbe:	2080      	movs	r0, #128	; 0x80
 8010fc0:	18c9      	adds	r1, r1, r3
 8010fc2:	424b      	negs	r3, r1
 8010fc4:	4159      	adcs	r1, r3
 8010fc6:	2380      	movs	r3, #128	; 0x80
 8010fc8:	0100      	lsls	r0, r0, #4
 8010fca:	00db      	lsls	r3, r3, #3
 8010fcc:	6029      	str	r1, [r5, #0]
 8010fce:	6023      	str	r3, [r4, #0]
 8010fd0:	b016      	add	sp, #88	; 0x58
 8010fd2:	bd70      	pop	{r4, r5, r6, pc}
 8010fd4:	2380      	movs	r3, #128	; 0x80
 8010fd6:	00db      	lsls	r3, r3, #3
 8010fd8:	e7e5      	b.n	8010fa6 <__swhatbuf_r+0x22>
 8010fda:	46c0      	nop			; (mov r8, r8)
 8010fdc:	ffffe000 	.word	0xffffe000

08010fe0 <__smakebuf_r>:
 8010fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fe2:	2602      	movs	r6, #2
 8010fe4:	898b      	ldrh	r3, [r1, #12]
 8010fe6:	0005      	movs	r5, r0
 8010fe8:	000c      	movs	r4, r1
 8010fea:	4233      	tst	r3, r6
 8010fec:	d006      	beq.n	8010ffc <__smakebuf_r+0x1c>
 8010fee:	0023      	movs	r3, r4
 8010ff0:	3343      	adds	r3, #67	; 0x43
 8010ff2:	6023      	str	r3, [r4, #0]
 8010ff4:	6123      	str	r3, [r4, #16]
 8010ff6:	2301      	movs	r3, #1
 8010ff8:	6163      	str	r3, [r4, #20]
 8010ffa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8010ffc:	466a      	mov	r2, sp
 8010ffe:	ab01      	add	r3, sp, #4
 8011000:	f7ff ffc0 	bl	8010f84 <__swhatbuf_r>
 8011004:	9900      	ldr	r1, [sp, #0]
 8011006:	0007      	movs	r7, r0
 8011008:	0028      	movs	r0, r5
 801100a:	f7f8 f933 	bl	8009274 <_malloc_r>
 801100e:	2800      	cmp	r0, #0
 8011010:	d108      	bne.n	8011024 <__smakebuf_r+0x44>
 8011012:	220c      	movs	r2, #12
 8011014:	5ea3      	ldrsh	r3, [r4, r2]
 8011016:	059a      	lsls	r2, r3, #22
 8011018:	d4ef      	bmi.n	8010ffa <__smakebuf_r+0x1a>
 801101a:	2203      	movs	r2, #3
 801101c:	4393      	bics	r3, r2
 801101e:	431e      	orrs	r6, r3
 8011020:	81a6      	strh	r6, [r4, #12]
 8011022:	e7e4      	b.n	8010fee <__smakebuf_r+0xe>
 8011024:	2380      	movs	r3, #128	; 0x80
 8011026:	89a2      	ldrh	r2, [r4, #12]
 8011028:	6020      	str	r0, [r4, #0]
 801102a:	4313      	orrs	r3, r2
 801102c:	81a3      	strh	r3, [r4, #12]
 801102e:	9b00      	ldr	r3, [sp, #0]
 8011030:	6120      	str	r0, [r4, #16]
 8011032:	6163      	str	r3, [r4, #20]
 8011034:	9b01      	ldr	r3, [sp, #4]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d00c      	beq.n	8011054 <__smakebuf_r+0x74>
 801103a:	0028      	movs	r0, r5
 801103c:	230e      	movs	r3, #14
 801103e:	5ee1      	ldrsh	r1, [r4, r3]
 8011040:	f000 f8a6 	bl	8011190 <_isatty_r>
 8011044:	2800      	cmp	r0, #0
 8011046:	d005      	beq.n	8011054 <__smakebuf_r+0x74>
 8011048:	2303      	movs	r3, #3
 801104a:	89a2      	ldrh	r2, [r4, #12]
 801104c:	439a      	bics	r2, r3
 801104e:	3b02      	subs	r3, #2
 8011050:	4313      	orrs	r3, r2
 8011052:	81a3      	strh	r3, [r4, #12]
 8011054:	89a3      	ldrh	r3, [r4, #12]
 8011056:	433b      	orrs	r3, r7
 8011058:	81a3      	strh	r3, [r4, #12]
 801105a:	e7ce      	b.n	8010ffa <__smakebuf_r+0x1a>

0801105c <__swbuf_r>:
 801105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801105e:	0006      	movs	r6, r0
 8011060:	000d      	movs	r5, r1
 8011062:	0014      	movs	r4, r2
 8011064:	2800      	cmp	r0, #0
 8011066:	d004      	beq.n	8011072 <__swbuf_r+0x16>
 8011068:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801106a:	2b00      	cmp	r3, #0
 801106c:	d101      	bne.n	8011072 <__swbuf_r+0x16>
 801106e:	f7f9 fa83 	bl	800a578 <__sinit>
 8011072:	69a3      	ldr	r3, [r4, #24]
 8011074:	60a3      	str	r3, [r4, #8]
 8011076:	89a3      	ldrh	r3, [r4, #12]
 8011078:	071b      	lsls	r3, r3, #28
 801107a:	d52e      	bpl.n	80110da <__swbuf_r+0x7e>
 801107c:	6923      	ldr	r3, [r4, #16]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d02b      	beq.n	80110da <__swbuf_r+0x7e>
 8011082:	230c      	movs	r3, #12
 8011084:	5ee2      	ldrsh	r2, [r4, r3]
 8011086:	2380      	movs	r3, #128	; 0x80
 8011088:	019b      	lsls	r3, r3, #6
 801108a:	b2ef      	uxtb	r7, r5
 801108c:	b2ed      	uxtb	r5, r5
 801108e:	421a      	tst	r2, r3
 8011090:	d02c      	beq.n	80110ec <__swbuf_r+0x90>
 8011092:	6923      	ldr	r3, [r4, #16]
 8011094:	6820      	ldr	r0, [r4, #0]
 8011096:	1ac0      	subs	r0, r0, r3
 8011098:	6963      	ldr	r3, [r4, #20]
 801109a:	4283      	cmp	r3, r0
 801109c:	dc05      	bgt.n	80110aa <__swbuf_r+0x4e>
 801109e:	0021      	movs	r1, r4
 80110a0:	0030      	movs	r0, r6
 80110a2:	f7fd fab3 	bl	800e60c <_fflush_r>
 80110a6:	2800      	cmp	r0, #0
 80110a8:	d11d      	bne.n	80110e6 <__swbuf_r+0x8a>
 80110aa:	68a3      	ldr	r3, [r4, #8]
 80110ac:	3001      	adds	r0, #1
 80110ae:	3b01      	subs	r3, #1
 80110b0:	60a3      	str	r3, [r4, #8]
 80110b2:	6823      	ldr	r3, [r4, #0]
 80110b4:	1c5a      	adds	r2, r3, #1
 80110b6:	6022      	str	r2, [r4, #0]
 80110b8:	701f      	strb	r7, [r3, #0]
 80110ba:	6963      	ldr	r3, [r4, #20]
 80110bc:	4283      	cmp	r3, r0
 80110be:	d004      	beq.n	80110ca <__swbuf_r+0x6e>
 80110c0:	89a3      	ldrh	r3, [r4, #12]
 80110c2:	07db      	lsls	r3, r3, #31
 80110c4:	d507      	bpl.n	80110d6 <__swbuf_r+0x7a>
 80110c6:	2d0a      	cmp	r5, #10
 80110c8:	d105      	bne.n	80110d6 <__swbuf_r+0x7a>
 80110ca:	0021      	movs	r1, r4
 80110cc:	0030      	movs	r0, r6
 80110ce:	f7fd fa9d 	bl	800e60c <_fflush_r>
 80110d2:	2800      	cmp	r0, #0
 80110d4:	d107      	bne.n	80110e6 <__swbuf_r+0x8a>
 80110d6:	0028      	movs	r0, r5
 80110d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110da:	0021      	movs	r1, r4
 80110dc:	0030      	movs	r0, r6
 80110de:	f7ff fe53 	bl	8010d88 <__swsetup_r>
 80110e2:	2800      	cmp	r0, #0
 80110e4:	d0cd      	beq.n	8011082 <__swbuf_r+0x26>
 80110e6:	2501      	movs	r5, #1
 80110e8:	426d      	negs	r5, r5
 80110ea:	e7f4      	b.n	80110d6 <__swbuf_r+0x7a>
 80110ec:	4313      	orrs	r3, r2
 80110ee:	81a3      	strh	r3, [r4, #12]
 80110f0:	4a02      	ldr	r2, [pc, #8]	; (80110fc <__swbuf_r+0xa0>)
 80110f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80110f4:	4013      	ands	r3, r2
 80110f6:	6663      	str	r3, [r4, #100]	; 0x64
 80110f8:	e7cb      	b.n	8011092 <__swbuf_r+0x36>
 80110fa:	46c0      	nop			; (mov r8, r8)
 80110fc:	ffffdfff 	.word	0xffffdfff

08011100 <_raise_r>:
 8011100:	b570      	push	{r4, r5, r6, lr}
 8011102:	0004      	movs	r4, r0
 8011104:	000d      	movs	r5, r1
 8011106:	291f      	cmp	r1, #31
 8011108:	d904      	bls.n	8011114 <_raise_r+0x14>
 801110a:	2316      	movs	r3, #22
 801110c:	6003      	str	r3, [r0, #0]
 801110e:	2001      	movs	r0, #1
 8011110:	4240      	negs	r0, r0
 8011112:	bd70      	pop	{r4, r5, r6, pc}
 8011114:	0003      	movs	r3, r0
 8011116:	33fc      	adds	r3, #252	; 0xfc
 8011118:	69db      	ldr	r3, [r3, #28]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d004      	beq.n	8011128 <_raise_r+0x28>
 801111e:	008a      	lsls	r2, r1, #2
 8011120:	189b      	adds	r3, r3, r2
 8011122:	681a      	ldr	r2, [r3, #0]
 8011124:	2a00      	cmp	r2, #0
 8011126:	d108      	bne.n	801113a <_raise_r+0x3a>
 8011128:	0020      	movs	r0, r4
 801112a:	f000 f855 	bl	80111d8 <_getpid_r>
 801112e:	002a      	movs	r2, r5
 8011130:	0001      	movs	r1, r0
 8011132:	0020      	movs	r0, r4
 8011134:	f000 f83e 	bl	80111b4 <_kill_r>
 8011138:	e7eb      	b.n	8011112 <_raise_r+0x12>
 801113a:	2000      	movs	r0, #0
 801113c:	2a01      	cmp	r2, #1
 801113e:	d0e8      	beq.n	8011112 <_raise_r+0x12>
 8011140:	1c51      	adds	r1, r2, #1
 8011142:	d103      	bne.n	801114c <_raise_r+0x4c>
 8011144:	2316      	movs	r3, #22
 8011146:	3001      	adds	r0, #1
 8011148:	6023      	str	r3, [r4, #0]
 801114a:	e7e2      	b.n	8011112 <_raise_r+0x12>
 801114c:	2400      	movs	r4, #0
 801114e:	0028      	movs	r0, r5
 8011150:	601c      	str	r4, [r3, #0]
 8011152:	4790      	blx	r2
 8011154:	0020      	movs	r0, r4
 8011156:	e7dc      	b.n	8011112 <_raise_r+0x12>

08011158 <raise>:
 8011158:	b510      	push	{r4, lr}
 801115a:	4b03      	ldr	r3, [pc, #12]	; (8011168 <raise+0x10>)
 801115c:	0001      	movs	r1, r0
 801115e:	6818      	ldr	r0, [r3, #0]
 8011160:	f7ff ffce 	bl	8011100 <_raise_r>
 8011164:	bd10      	pop	{r4, pc}
 8011166:	46c0      	nop			; (mov r8, r8)
 8011168:	200006e0 	.word	0x200006e0

0801116c <_fstat_r>:
 801116c:	2300      	movs	r3, #0
 801116e:	b570      	push	{r4, r5, r6, lr}
 8011170:	4d06      	ldr	r5, [pc, #24]	; (801118c <_fstat_r+0x20>)
 8011172:	0004      	movs	r4, r0
 8011174:	0008      	movs	r0, r1
 8011176:	0011      	movs	r1, r2
 8011178:	602b      	str	r3, [r5, #0]
 801117a:	f7f2 fa72 	bl	8003662 <_fstat>
 801117e:	1c43      	adds	r3, r0, #1
 8011180:	d103      	bne.n	801118a <_fstat_r+0x1e>
 8011182:	682b      	ldr	r3, [r5, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d000      	beq.n	801118a <_fstat_r+0x1e>
 8011188:	6023      	str	r3, [r4, #0]
 801118a:	bd70      	pop	{r4, r5, r6, pc}
 801118c:	20000d40 	.word	0x20000d40

08011190 <_isatty_r>:
 8011190:	2300      	movs	r3, #0
 8011192:	b570      	push	{r4, r5, r6, lr}
 8011194:	4d06      	ldr	r5, [pc, #24]	; (80111b0 <_isatty_r+0x20>)
 8011196:	0004      	movs	r4, r0
 8011198:	0008      	movs	r0, r1
 801119a:	602b      	str	r3, [r5, #0]
 801119c:	f7f2 fa6f 	bl	800367e <_isatty>
 80111a0:	1c43      	adds	r3, r0, #1
 80111a2:	d103      	bne.n	80111ac <_isatty_r+0x1c>
 80111a4:	682b      	ldr	r3, [r5, #0]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d000      	beq.n	80111ac <_isatty_r+0x1c>
 80111aa:	6023      	str	r3, [r4, #0]
 80111ac:	bd70      	pop	{r4, r5, r6, pc}
 80111ae:	46c0      	nop			; (mov r8, r8)
 80111b0:	20000d40 	.word	0x20000d40

080111b4 <_kill_r>:
 80111b4:	2300      	movs	r3, #0
 80111b6:	b570      	push	{r4, r5, r6, lr}
 80111b8:	4d06      	ldr	r5, [pc, #24]	; (80111d4 <_kill_r+0x20>)
 80111ba:	0004      	movs	r4, r0
 80111bc:	0008      	movs	r0, r1
 80111be:	0011      	movs	r1, r2
 80111c0:	602b      	str	r3, [r5, #0]
 80111c2:	f7f2 f9ef 	bl	80035a4 <_kill>
 80111c6:	1c43      	adds	r3, r0, #1
 80111c8:	d103      	bne.n	80111d2 <_kill_r+0x1e>
 80111ca:	682b      	ldr	r3, [r5, #0]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d000      	beq.n	80111d2 <_kill_r+0x1e>
 80111d0:	6023      	str	r3, [r4, #0]
 80111d2:	bd70      	pop	{r4, r5, r6, pc}
 80111d4:	20000d40 	.word	0x20000d40

080111d8 <_getpid_r>:
 80111d8:	b510      	push	{r4, lr}
 80111da:	f7f2 f9dd 	bl	8003598 <_getpid>
 80111de:	bd10      	pop	{r4, pc}

080111e0 <round>:
 80111e0:	b570      	push	{r4, r5, r6, lr}
 80111e2:	004a      	lsls	r2, r1, #1
 80111e4:	000d      	movs	r5, r1
 80111e6:	4920      	ldr	r1, [pc, #128]	; (8011268 <round+0x88>)
 80111e8:	0d52      	lsrs	r2, r2, #21
 80111ea:	1851      	adds	r1, r2, r1
 80111ec:	0006      	movs	r6, r0
 80111ee:	2913      	cmp	r1, #19
 80111f0:	dc18      	bgt.n	8011224 <round+0x44>
 80111f2:	2900      	cmp	r1, #0
 80111f4:	da09      	bge.n	801120a <round+0x2a>
 80111f6:	0feb      	lsrs	r3, r5, #31
 80111f8:	2200      	movs	r2, #0
 80111fa:	07db      	lsls	r3, r3, #31
 80111fc:	3101      	adds	r1, #1
 80111fe:	d101      	bne.n	8011204 <round+0x24>
 8011200:	491a      	ldr	r1, [pc, #104]	; (801126c <round+0x8c>)
 8011202:	430b      	orrs	r3, r1
 8011204:	0019      	movs	r1, r3
 8011206:	0010      	movs	r0, r2
 8011208:	e017      	b.n	801123a <round+0x5a>
 801120a:	4c19      	ldr	r4, [pc, #100]	; (8011270 <round+0x90>)
 801120c:	410c      	asrs	r4, r1
 801120e:	0022      	movs	r2, r4
 8011210:	402a      	ands	r2, r5
 8011212:	4302      	orrs	r2, r0
 8011214:	d013      	beq.n	801123e <round+0x5e>
 8011216:	2280      	movs	r2, #128	; 0x80
 8011218:	0312      	lsls	r2, r2, #12
 801121a:	410a      	asrs	r2, r1
 801121c:	1953      	adds	r3, r2, r5
 801121e:	43a3      	bics	r3, r4
 8011220:	2200      	movs	r2, #0
 8011222:	e7ef      	b.n	8011204 <round+0x24>
 8011224:	2933      	cmp	r1, #51	; 0x33
 8011226:	dd0d      	ble.n	8011244 <round+0x64>
 8011228:	2380      	movs	r3, #128	; 0x80
 801122a:	00db      	lsls	r3, r3, #3
 801122c:	4299      	cmp	r1, r3
 801122e:	d106      	bne.n	801123e <round+0x5e>
 8011230:	0002      	movs	r2, r0
 8011232:	002b      	movs	r3, r5
 8011234:	0029      	movs	r1, r5
 8011236:	f7ef fabf 	bl	80007b8 <__aeabi_dadd>
 801123a:	0006      	movs	r6, r0
 801123c:	000d      	movs	r5, r1
 801123e:	0030      	movs	r0, r6
 8011240:	0029      	movs	r1, r5
 8011242:	bd70      	pop	{r4, r5, r6, pc}
 8011244:	4c0b      	ldr	r4, [pc, #44]	; (8011274 <round+0x94>)
 8011246:	1912      	adds	r2, r2, r4
 8011248:	2401      	movs	r4, #1
 801124a:	4264      	negs	r4, r4
 801124c:	40d4      	lsrs	r4, r2
 801124e:	4220      	tst	r0, r4
 8011250:	d0f5      	beq.n	801123e <round+0x5e>
 8011252:	2233      	movs	r2, #51	; 0x33
 8011254:	1a51      	subs	r1, r2, r1
 8011256:	3a32      	subs	r2, #50	; 0x32
 8011258:	408a      	lsls	r2, r1
 801125a:	1812      	adds	r2, r2, r0
 801125c:	4282      	cmp	r2, r0
 801125e:	4180      	sbcs	r0, r0
 8011260:	4240      	negs	r0, r0
 8011262:	182b      	adds	r3, r5, r0
 8011264:	43a2      	bics	r2, r4
 8011266:	e7cd      	b.n	8011204 <round+0x24>
 8011268:	fffffc01 	.word	0xfffffc01
 801126c:	3ff00000 	.word	0x3ff00000
 8011270:	000fffff 	.word	0x000fffff
 8011274:	fffffbed 	.word	0xfffffbed

08011278 <_init>:
 8011278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801127a:	46c0      	nop			; (mov r8, r8)
 801127c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801127e:	bc08      	pop	{r3}
 8011280:	469e      	mov	lr, r3
 8011282:	4770      	bx	lr

08011284 <_fini>:
 8011284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011286:	46c0      	nop			; (mov r8, r8)
 8011288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801128a:	bc08      	pop	{r3}
 801128c:	469e      	mov	lr, r3
 801128e:	4770      	bx	lr
