
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.501804                       # Number of seconds simulated
sim_ticks                                501804172500                       # Number of ticks simulated
final_tick                               3738195183000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152822                       # Simulator instruction rate (inst/s)
host_op_rate                                   179231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33219689                       # Simulator tick rate (ticks/s)
host_mem_usage                                2498404                       # Number of bytes of host memory used
host_seconds                                 15105.63                       # Real time elapsed on the host
sim_insts                                  2308478663                       # Number of instructions simulated
sim_ops                                    2707398628                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      3431296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     23607872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       150080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        50240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1282304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      2270912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1608320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      9931072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        17856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2585344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     21757824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66777344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3431296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1282304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1608320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2585344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8907264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     50059072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50059072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        53614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       368873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         2345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker          785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        20036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        35483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        25130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       155173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        40396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       339966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1043396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        782173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             782173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker        79075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        34436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      6837918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     47045986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       299081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       100119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2555387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4525494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker        23085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker         9948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3205075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     19790732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        35584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        21299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5152097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     43359193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133074509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      6837918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2555387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3205075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5152097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17750478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99758182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99758182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99758182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker        79075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        34436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      6837918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     47045986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       299081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       100119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2555387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4525494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker        23085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker         9948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3205075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     19790732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        35584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        21299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5152097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     43359193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232832691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1043396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     782173                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1043396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   782173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               66485696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  291648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50057472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66777344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50059072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4557                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             64048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             64690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             72320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            102918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            74391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             51643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            62057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42861                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  501804249500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1043396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               782173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  645143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  345808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    213                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       576146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.282283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.846968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.175876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       299070     51.91%     51.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140210     24.34%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45995      7.98%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24690      4.29%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16235      2.82%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10844      1.88%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7205      1.25%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5712      0.99%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26185      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       576146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.381939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.631954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        45035    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.367173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.947259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.443218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         43238     96.01%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           597      1.33%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            88      0.20%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            96      0.21%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           443      0.98%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            73      0.16%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            57      0.13%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            41      0.09%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            23      0.05%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            20      0.04%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            20      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            16      0.04%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           206      0.46%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            10      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            10      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            11      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             6      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             8      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            5      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111           18      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131           10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45036                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20665560252                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             40143791502                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5194195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19892.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38642.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       132.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   757722                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  487125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     274875.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2039325120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1112727000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3845532600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2401060320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32810765520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         157444987320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         163297812750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           362952210630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            722.514742                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 270415638000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16756480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  214635534000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2347629480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1280948625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4367922000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2667051360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32810765520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         172502413695                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         150089544000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           366066274680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.713787                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 248372764500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16756480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  236678995500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  1069                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    4423680                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         1108                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   502348064500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7440                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          5486077                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          947.026397                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          155615177                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5487088                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.360248                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3298837460000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   947.026397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.924830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.924830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1011                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        383637651                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       383637651                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     95663152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       95663152                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     54655561                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      54655561                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data      1185400                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1185400                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1804705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1804705                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1756559                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1756559                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    150318713                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       150318713                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    151504113                       # number of overall hits
system.cpu0.dcache.overall_hits::total      151504113                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      6935014                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6935014                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     25596928                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25596928                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data      1175597                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1175597                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       122016                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       122016                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        73347                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        73347                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     32531942                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32531942                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     33707539                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33707539                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  94105064000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  94105064000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 578348565073                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 578348565073                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1739601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1739601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    352517500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    352517500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       222500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       222500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 672453629073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 672453629073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 672453629073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 672453629073                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    102598166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    102598166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     80252489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     80252489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      2360997                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2360997                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1926721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1926721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1829906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1829906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    182850655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    182850655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    185211652                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    185211652                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.067594                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067594                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.318955                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318955                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.497924                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.497924                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.063328                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063328                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.040082                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040082                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.177915                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177915                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.181995                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181995                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 13569.556457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13569.556457                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22594.452157                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22594.452157                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 14257.154799                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14257.154799                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4806.161125                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4806.161125                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 20670.565227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20670.565227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 19949.650702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19949.650702                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4460838                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132512                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           453719                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3059                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.831720                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.318732                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      3267327                       # number of writebacks
system.cpu0.dcache.writebacks::total          3267327                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      4070354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4070354                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     23561083                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23561083                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        85774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        85774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     27631437                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27631437                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     27631437                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27631437                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2864660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2864660                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      2035845                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2035845                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       960888                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       960888                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        36242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        36242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        73347                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        73347                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4900505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4900505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      5861393                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5861393                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3606                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3606                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         3557                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3557                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7163                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7163                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  37892438500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  37892438500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  44092549426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44092549426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  14466601500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  14466601500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    603854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    603854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    279186500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    279186500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  81984987926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  81984987926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  96451589426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  96451589426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    256168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    256168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    256168000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    256168000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.027921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.025368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.406984                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.406984                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.018810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.040082                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040082                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.026801                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026801                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.031647                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031647                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13227.551786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13227.551786                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21658.107285                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21658.107285                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 15055.450271                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15055.450271                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 16661.732244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16661.732244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3806.379266                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3806.379266                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16729.905984                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16729.905984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16455.403933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16455.403933                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 71039.378813                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 71039.378813                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 35762.669273                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 35762.669273                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          8115867                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.981508                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79999566                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          8116379                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.856559                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236394125000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.981508                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        185867146                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       185867146                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     79989549                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       79989549                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     79989549                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        79989549                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     79989549                       # number of overall hits
system.cpu0.icache.overall_hits::total       79989549                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      8885773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      8885773                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      8885773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       8885773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      8885773                       # number of overall misses
system.cpu0.icache.overall_misses::total      8885773                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 119512728912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 119512728912                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 119512728912                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 119512728912                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 119512728912                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 119512728912                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     88875322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     88875322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     88875322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     88875322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     88875322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     88875322                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.099980                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.099980                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.099980                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.099980                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.099980                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.099980                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 13449.896696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13449.896696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 13449.896696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13449.896696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 13449.896696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13449.896696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31872                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2734                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.657644                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      8115867                       # number of writebacks
system.cpu0.icache.writebacks::total          8115867                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       769271                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       769271                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       769271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       769271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       769271                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       769271                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      8116502                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      8116502                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      8116502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      8116502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      8116502                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      8116502                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 104994357438                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 104994357438                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 104994357438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 104994357438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 104994357438                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 104994357438                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.091325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.091325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.091325                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.091325                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.091325                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.091325                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12935.912224                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12935.912224                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12935.912224                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12935.912224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12935.912224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12935.912224                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   502348064500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     151                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           270123                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1017.507555                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          272308160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           271101                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1004.452805                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3237507913000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1017.507555                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.993660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          978                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          734                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        545929903                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       545929903                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    145165366                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      145165366                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    126727068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     126727068                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        18282                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        18282                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       181772                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       181772                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       180373                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       180373                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    271892434                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       271892434                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    271910716                       # number of overall hits
system.cpu1.dcache.overall_hits::total      271910716                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       198812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       198812                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       346916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       346916                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data         4953                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         4953                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1487                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1487                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1734                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1734                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       545728                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        545728                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       550681                       # number of overall misses
system.cpu1.dcache.overall_misses::total       550681                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4274362000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4274362000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  16864040783                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16864040783                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     44154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      9690000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9690000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21138402783                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21138402783                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21138402783                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21138402783                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    145364178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    145364178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    127073984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    127073984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        23235                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        23235                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       183259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       183259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       182107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       182107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    272438162                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    272438162                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    272461397                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    272461397                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.001368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001368                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.002730                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002730                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.213170                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.213170                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.008114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.008114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.009522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.009522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.002003                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002003                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.002021                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002021                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 21499.517132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21499.517132                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48611.308740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48611.308740                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 29693.342300                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29693.342300                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5588.235294                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5588.235294                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38734.319630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38734.319630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38385.930844                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38385.930844                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        68171                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          969                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             44                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    25.295362                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    22.022727                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       230247                       # number of writebacks
system.cpu1.dcache.writebacks::total           230247                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53056                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       217946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       217946                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          954                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          954                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       271002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       271002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       271002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       271002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       145756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       145756                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       128970                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       128970                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data         4369                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         4369                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1734                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1734                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       274726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       274726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       279095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       279095                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          713                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          713                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          813                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          813                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1526                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1526                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2726499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2726499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3312312416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3312312416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    152450000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    152450000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     18087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      7956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6038811916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6038811916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6191261916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6191261916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     84241000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     84241000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     84241000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     84241000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.188035                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.188035                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.002908                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002908                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.009522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.009522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001008                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001008                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001024                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001024                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18705.916051                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18705.916051                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25682.813181                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25682.813181                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 34893.568322                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 34893.568322                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 33934.333959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33934.333959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4588.235294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4588.235294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21981.217344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21981.217344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22183.349454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22183.349454                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 118150.070126                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 118150.070126                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 55203.800786                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 55203.800786                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1923525                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          305780512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1924037                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.926524                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        617614293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       617614293                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    305773674                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      305773674                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    305773674                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       305773674                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    305773674                       # number of overall hits
system.cpu1.icache.overall_hits::total      305773674                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2071703                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2071703                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2071703                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2071703                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2071703                       # number of overall misses
system.cpu1.icache.overall_misses::total      2071703                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  28434707990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  28434707990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  28434707990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  28434707990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  28434707990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  28434707990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    307845377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    307845377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    307845377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    307845377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    307845377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    307845377                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006730                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006730                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006730                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006730                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006730                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006730                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13725.282046                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13725.282046                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13725.282046                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13725.282046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13725.282046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13725.282046                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5617                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              231                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.316017                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1923525                       # number of writebacks
system.cpu1.icache.writebacks::total          1923525                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       148164                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       148164                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       148164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       148164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       148164                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       148164                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1923539                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1923539                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1923539                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1923539                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1923539                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1923539                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  25069941993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25069941993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  25069941993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25069941993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  25069941993                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25069941993                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.006248                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006248                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.006248                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.006248                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 13033.238210                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13033.238210                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 13033.238210                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13033.238210                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 13033.238210                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13033.238210                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   502348064500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2667                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          1483710                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          849.584645                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           50326372                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1484523                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.900702                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3237591261500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   849.584645                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.829673                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.829673                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        120196689                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       120196689                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     29692159                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29692159                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     18623035                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      18623035                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       403021                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       403021                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       681419                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       681419                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       659357                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       659357                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48315194                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48315194                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48718215                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48718215                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1876406                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1876406                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6907392                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6907392                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       333137                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       333137                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        42154                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        42154                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        38677                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        38677                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      8783798                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8783798                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      9116935                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9116935                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  27662878000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27662878000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 191499986668                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 191499986668                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    575785000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    575785000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    186294000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    186294000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       175500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       175500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 219162864668                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 219162864668                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 219162864668                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 219162864668                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31568565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31568565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     25530427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25530427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       736158                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       736158                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       723573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       723573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       698034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       698034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     57098992                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     57098992                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     57835150                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     57835150                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.059439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.059439                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.270555                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.270555                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.452535                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.452535                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.058258                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058258                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.055408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.055408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.153835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.153835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.157637                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157637                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 14742.480039                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14742.480039                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 27723.920500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27723.920500                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13659.083361                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13659.083361                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4816.661065                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4816.661065                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 24950.808826                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24950.808826                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 24039.094791                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24039.094791                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1906711                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        16185                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           147809                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            439                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.899830                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    36.867882                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       900775                       # number of writebacks
system.cpu2.dcache.writebacks::total           900775                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1007459                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1007459                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      6293953                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      6293953                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        31762                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        31762                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      7301412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7301412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      7301412                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7301412                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       868947                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       868947                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       613439                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       613439                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       290083                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       290083                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        10392                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        10392                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        38677                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        38677                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1482386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1482386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1772469                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1772469                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1750                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1750                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1663                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1663                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3413                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3413                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  11713743500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11713743500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  15070896545                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15070896545                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5210393000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5210393000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    178779500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    178779500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    147633000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    147633000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       159500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       159500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  26784640045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  26784640045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  31995033045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31995033045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     78662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     78662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     78662000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     78662000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.027526                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.027526                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.024028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.394050                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.394050                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.014362                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.014362                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.055408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.055408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.025962                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.025962                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.030647                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.030647                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13480.388907                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13480.388907                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24567.881313                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24567.881313                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 17961.731642                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 17961.731642                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 17203.570054                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17203.570054                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3817.074747                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3817.074747                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18068.600246                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18068.600246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18051.110087                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18051.110087                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 44949.714286                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44949.714286                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 23047.758570                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 23047.758570                       # average overall mshr uncacheable latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          2325973                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.984843                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           26677777                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2326485                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.466989                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236725373500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.984843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         60719765                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        60719765                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     26671772                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26671772                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     26671772                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26671772                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     26671772                       # number of overall hits
system.cpu2.icache.overall_hits::total       26671772                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2525089                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2525089                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2525089                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2525089                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2525089                       # number of overall misses
system.cpu2.icache.overall_misses::total      2525089                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  35284171954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  35284171954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  35284171954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  35284171954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  35284171954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  35284171954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     29196861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29196861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     29196861                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29196861                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     29196861                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29196861                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.086485                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.086485                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.086485                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.086485                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.086485                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.086485                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13973.436958                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13973.436958                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13973.436958                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13973.436958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13973.436958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13973.436958                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        12857                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              882                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    14.577098                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      2325973                       # number of writebacks
system.cpu2.icache.writebacks::total          2325973                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       199046                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       199046                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       199046                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       199046                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       199046                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       199046                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      2326043                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2326043                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      2326043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2326043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      2326043                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      2326043                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  31097981473                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  31097981473                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  31097981473                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  31097981473                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  31097981473                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  31097981473                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.079668                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.079668                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.079668                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.079668                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.079668                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.079668                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 13369.478326                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13369.478326                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 13369.478326                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13369.478326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 13369.478326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13369.478326                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   502348064500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4791                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          3444945                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          905.687682                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105333777                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3445969                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.567245                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   905.687682                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.884461                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.884461                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        257141960                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       257141960                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     63758715                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63758715                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     37981446                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37981446                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data       762807                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       762807                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1127513                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1127513                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1095111                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1095111                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    101740161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       101740161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    102502968                       # number of overall hits
system.cpu3.dcache.overall_hits::total      102502968                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      4300307                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4300307                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     16770095                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     16770095                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       798739                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       798739                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        79753                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        79753                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        63721                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        63721                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     21070402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      21070402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     21869141                       # number of overall misses
system.cpu3.dcache.overall_misses::total     21869141                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  59491255500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  59491255500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 486352386451                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 486352386451                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1070314500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1070314500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    285537500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    285537500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       211500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       211500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 545843641951                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 545843641951                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 545843641951                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 545843641951                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     68059022                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68059022                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     54751541                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     54751541                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      1561546                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1561546                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1207266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1207266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1158832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1158832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    122810563                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    122810563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    124372109                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    124372109                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.063185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.063185                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.306294                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.306294                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.511505                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.511505                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.066061                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066061                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.054987                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.054987                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.171568                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.171568                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.175836                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.175836                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13834.188001                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13834.188001                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 29001.170623                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29001.170623                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13420.366632                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13420.366632                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4481.058050                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4481.058050                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25905.706116                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25905.706116                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 24959.537366                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24959.537366                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3723092                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        53155                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           325484                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1323                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.438633                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    40.177627                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      2059586                       # number of writebacks
system.cpu3.dcache.writebacks::total          2059586                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      2503354                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2503354                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     15434700                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     15434700                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        59297                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        59297                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     17938054                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     17938054                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     17938054                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     17938054                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1796953                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1796953                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1335395                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1335395                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       661384                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       661384                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        20456                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        20456                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        63721                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        63721                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      3132348                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3132348                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      3793732                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3793732                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data         2880                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         2880                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2612                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2612                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         5492                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         5492                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  23777742000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  23777742000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  35698113939                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  35698113939                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  10683523500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  10683523500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    349875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    349875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    221833500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    221833500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       194500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       194500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  59475855939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  59475855939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  70159379439                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70159379439                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    127672500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    127672500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    127672500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    127672500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.026403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.026403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.423544                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.423544                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.016944                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.016944                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.054987                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.054987                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.025506                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.025506                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.030503                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.030503                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13232.255935                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13232.255935                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26732.250712                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26732.250712                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 16153.283871                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 16153.283871                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 17103.808174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17103.808174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3481.324838                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3481.324838                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18987.627153                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18987.627153                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18493.499129                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18493.499129                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 44330.729167                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44330.729167                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 23246.995630                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 23246.995630                       # average overall mshr uncacheable latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          5168607                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.977914                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           52944420                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5169119                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.242446                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.977914                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        122330421                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       122330421                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     52934954                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       52934954                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     52934954                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        52934954                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     52934954                       # number of overall hits
system.cpu3.icache.overall_hits::total       52934954                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5645741                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5645741                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5645741                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5645741                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5645741                       # number of overall misses
system.cpu3.icache.overall_misses::total      5645741                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  76710406916                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  76710406916                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  76710406916                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  76710406916                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  76710406916                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  76710406916                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     58580695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     58580695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     58580695                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     58580695                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     58580695                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     58580695                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.096375                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.096375                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.096375                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.096375                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.096375                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.096375                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13587.305354                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13587.305354                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13587.305354                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13587.305354                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13587.305354                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13587.305354                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        21578                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             1747                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.351460                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      5168607                       # number of writebacks
system.cpu3.icache.writebacks::total          5168607                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       476710                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       476710                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       476710                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       476710                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       476710                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       476710                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5169031                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5169031                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5169031                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5169031                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5169031                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5169031                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  67483969461                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  67483969461                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  67483969461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  67483969461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  67483969461                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  67483969461                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.088238                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.088238                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.088238                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.088238                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.088238                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.088238                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 13055.439107                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13055.439107                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 13055.439107                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13055.439107                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 13055.439107                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13055.439107                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1649                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1649                       # Transaction distribution
system.iobus.trans_dist::WriteReq               70368                       # Transaction distribution
system.iobus.trans_dist::WriteResp              70368                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         4992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       139042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       139042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  144034                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      4426888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      4426888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4429672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer23.occupancy             4450000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           358730682                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3744000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            69922000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                69500                       # number of replacements
system.iocache.tags.tagsinuse               15.994934                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                69516                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236529893000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.994934                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999683                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999683                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               625689                       # Number of tag accesses
system.iocache.tags.data_accesses              625689                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          401                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              401                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        69120                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        69120                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        69521                       # number of demand (read+write) misses
system.iocache.demand_misses::total             69521                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        69521                       # number of overall misses
system.iocache.overall_misses::total            69521                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     47320404                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     47320404                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   8121357278                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8121357278                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   8168677682                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8168677682                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   8168677682                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8168677682                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          401                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            401                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        69120                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        69120                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        69521                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           69521                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        69521                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          69521                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 118005.995012                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118005.995012                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 117496.488397                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117496.488397                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 117499.427252                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117499.427252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 117499.427252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117499.427252                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            13                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           69099                       # number of writebacks
system.iocache.writebacks::total                69099                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          401                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        69120                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        69120                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        69521                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        69521                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        69521                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        69521                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     27270404                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     27270404                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   4660898789                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4660898789                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   4688169193                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4688169193                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   4688169193                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4688169193                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68005.995012                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68005.995012                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 67431.984795                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67431.984795                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 67435.295709                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67435.295709                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 67435.295709                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67435.295709                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1060898                       # number of replacements
system.l2.tags.tagsinuse                 32681.700121                       # Cycle average of tags in use
system.l2.tags.total_refs                    52175746                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1093666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.707203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3277838301000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      896.348920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.024522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.000532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.156411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     9.123047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.901928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1639.551892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  9740.785596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    32.533504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker    23.817567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1537.683129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1331.657108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     6.045099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     3.954905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1109.984984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4135.423562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     8.462220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     4.236152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  2169.398966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data 10024.610078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.027354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.050035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.297265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.046926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.040639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.033874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.126203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.066205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.305927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997366                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16574                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.005463                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994537                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 426887999                       # Number of tag accesses
system.l2.tags.data_accesses                426887999                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       611057                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker       131531                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       269066                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker      1226456                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       176757                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        54028                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       387748                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker       102892                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2959535                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks      6457929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6457929                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12527717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12527717                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data       102352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1294                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data        54768                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        76795                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               235209                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         5533                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         2781                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2570                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              11114                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1500212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       102841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       380814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       878194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2862061                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      8060764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1902491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      2300139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5126699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17390093                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3405987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       131722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       942555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2112909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6593173                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       611057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker       131531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      8060764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4906199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       269066                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker      1226456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1902491                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       234563                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       176757                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        54028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      2300139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1323369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       387748                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker       102892                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5126699                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2991103                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29804862                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       611057                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker       131531                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      8060764                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4906199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       269066                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker      1226456                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1902491                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       234563                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       176757                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        54028                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      2300139                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1323369                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       387748                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker       102892                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5126699                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2991103                       # number of overall hits
system.l2.overall_hits::total                29804862                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          620                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker         2346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          787                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           78                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          167                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4729                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          224                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                875                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              110                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       262909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        22031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       104515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       256605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              646060                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        55046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        21030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        25834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        41814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143724                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       106905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        13857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        51159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        84068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          255989                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          620                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        55046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       369814                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         2346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        21030                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        35888                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        25834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       155674                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          167                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        41814                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       340673                       # number of demand (read+write) misses
system.l2.demand_misses::total                1050502                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          620                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          270                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        55046                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       369814                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         2346                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          787                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        21030                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        35888                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          181                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           78                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        25834                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       155674                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          280                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          167                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        41814                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       340673                       # number of overall misses
system.l2.overall_misses::total               1050502                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     58914500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     24419500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker    220458500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker     73546000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     16303500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      6567500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     26065500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     14098500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       440373500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1583000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1639000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      3732000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1949000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8903000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       497500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       259000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1136500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1016500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2909500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  23496607500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2003323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   9329942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  23163120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57992993000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   4716235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   1855435000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   2268406000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst   3579492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12419568000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data   9530624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   1249719000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   4751927500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   7575603000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23107874000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     58914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     24419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   4716235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  33027232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    220458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker     73546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1855435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3253042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     16303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      6567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   2268406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  14081869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     26065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     14098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   3579492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  30738723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      93960808500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     58914500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     24419500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   4716235000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  33027232000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    220458500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker     73546000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1855435000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3253042500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     16303500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      6567500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   2268406000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  14081869500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     26065500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     14098500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   3579492000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  30738723000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     93960808500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       611677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker       131801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       271412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker      1227243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       176938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        54106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       388028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker       103059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2964264                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks      6457929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6457929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12527717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12527717                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       102576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        55107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        76969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           236084                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         5551                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2829                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         2605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1763121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       124872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       485329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1134799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3508121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      8115810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1923521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      2325973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      5168513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       17533817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3512892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       145579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       993714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2196977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6849162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       611677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker       131801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      8115810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5276013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       271412                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker      1227243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1923521                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       270451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       176938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        54106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      2325973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1479043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       388028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker       103059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5168513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      3331776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30855364                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       611677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker       131801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      8115810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5276013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       271412                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker      1227243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1923521                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       270451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       176938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        54106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      2325973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1479043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       388028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker       103059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5168513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      3331776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30855364                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.001014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.002049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.008644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.000641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.001023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.001442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.000722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.001620                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001595                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.002184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.096369                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.006152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.002261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003706                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.003243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.037657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.016967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.013436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.009800                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.149116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.176429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.215349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.226124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.184161                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.006783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.010933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.011107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.008090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.030432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.095185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.051483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.038265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037375                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.001014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.002049                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.006783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.070093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.008644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.000641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.010933                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.001023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.001442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.011107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.105253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.000722                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.001620                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.008090                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.102250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034046                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.001014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.002049                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.006783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.070093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.008644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.000641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.010933                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.001023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.001442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.011107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.105253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.000722                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.001620                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.008090                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.102250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034046                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 95023.387097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 90442.592593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 93972.080136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 93451.080051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 90074.585635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 84198.717949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 93091.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 84422.155689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93121.907380                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  7066.964286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11876.811594                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 11008.849558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 11201.149425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10174.857143                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 27638.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 28777.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 23677.083333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 29042.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        26450                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89371.636194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90932.027597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89268.927905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 90267.609750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89764.097762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 85678.069251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 88228.007608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 87806.998529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 85605.108337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86412.624196                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 89150.409242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 90186.836978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 92885.464923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 90112.801542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90269.011559                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 95023.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 90442.592593                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85678.069251                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 89307.684404                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 93972.080136                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 93451.080051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88228.007608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90644.296144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 90074.585635                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 84198.717949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87806.998529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90457.427059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 93091.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 84422.155689                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85605.108337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90229.407672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89443.721668                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 95023.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 90442.592593                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85678.069251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 89307.684404                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 93972.080136                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 93451.080051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88228.007608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90644.296144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 90074.585635                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 84198.717949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87806.998529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90457.427059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 93091.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 84422.155689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85605.108337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90229.407672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89443.721668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               713074                       # number of writebacks
system.l2.writebacks::total                    713074                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  4                       # number of ReadReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         1432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          993                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          704                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         1418                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4547                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data          597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data          231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          290                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1605                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          704                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1418                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6156                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          704                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1418                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6156                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker         2345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker          785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           78                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4725                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks         4864                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4864                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          224                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           875                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          110                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       262909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        22031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       104515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       256605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         646060                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst        53614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        20037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        25130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst        40396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       139177                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       106308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        13626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        50869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        83581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       254384                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        53614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       369217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         2345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker          785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        20037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        35657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        25130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       155384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        40396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       340186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1044346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        53614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       369217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         2345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker          785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        20037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        35657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        25130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       155384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        40396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       340186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1044346                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3606                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          713                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1750                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data         2880                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         8949                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         3557                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          813                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1663                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2612                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         8645                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7163                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1526                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3413                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         5492                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17594                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     52714500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     21719500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    196946000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker     65577000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     14493500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      5787500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     23121000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     12428500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    392787500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      4429500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2673000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      6577500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      3405000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17085000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       347000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       229000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       920000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       705500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2201500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  20867515504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1783012502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   8284788508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  20597065509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51532382023                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   4058835001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst   1573656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   1956762501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst   3055224002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10644478004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data   8419422502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   1094071500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   4219188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   6701077505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20433760007                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     52714500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     21719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   4058835001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  29286938006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    196946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker     65577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   1573656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2877084002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     14493500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      5787500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1956762501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  12503977008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     23121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     12428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   3055224002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  27298143014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  83003407534                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     52714500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     21719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   4058835001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  29286938006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    196946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker     65577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   1573656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2877084002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     14493500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      5787500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1956762501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  12503977008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     23121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     12428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   3055224002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  27298143014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83003407534                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    210624501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     75249500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     56518500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     91285000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    433677501                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    210624501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     75249500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     56518500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     91285000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    433677501                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.001014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.002049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.008640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.000640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.001023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.001442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.000719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.001620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001594                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.002184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.096369                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.006152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.002261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003706                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.003243                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.037657                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.016967                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.013436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.009800                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.149116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.176429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.215349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.226124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.006606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.010417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.010804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.007816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.030262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.093599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.051191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.038044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037141                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.001014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.002049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.006606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.069980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.008640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.000640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.010417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.131843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.001023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.001442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.010804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.105057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.000719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.001620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.007816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.102104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.001014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.002049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.006606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.069980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.008640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.000640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.010417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.131843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.001023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.001442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.010804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.105057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.000719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.001620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.007816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.102104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033846                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 85023.387097                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 80442.592593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83985.501066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 83537.579618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 80074.585635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 74198.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 82870.967742                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 74422.155689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 83129.629630                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19774.553571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19369.565217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19402.654867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19568.965517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19525.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 25444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 20157.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20013.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79371.628602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80931.982298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 79268.894494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80267.592249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79764.080771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 75704.759969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 78537.530568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 77865.598926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 75631.844787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76481.588222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 79198.390544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 80292.932629                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 82942.233974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 80174.650997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80326.435652                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 85023.387097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 80442.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75704.759969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 79321.748473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83985.501066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 83537.579618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78537.530568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80687.775247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 80074.585635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 74198.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77865.598926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80471.457859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 82870.967742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 74422.155689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75631.844787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80244.757321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79478.838942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 85023.387097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 80442.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75704.759969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 79321.748473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83985.501066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 83537.579618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78537.530568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80687.775247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 80074.585635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 74198.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77865.598926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80471.457859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 82870.967742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 74422.155689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75631.844787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80244.757321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79478.838942                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 58409.456739                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 105539.270687                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 32296.285714                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 31696.180556                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 48461.001341                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 29404.509423                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 49311.598952                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 16559.771462                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 16621.449381                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 24649.170228                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       2628643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1521668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          699                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                8949                       # Transaction distribution
system.membus.trans_dist::ReadResp             407635                       # Transaction distribution
system.membus.trans_dist::WriteReq               8645                       # Transaction distribution
system.membus.trans_dist::WriteResp              8645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       782173                       # Transaction distribution
system.membus.trans_dist::CleanEvict           306480                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           214401                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         166316                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            691406                       # Transaction distribution
system.membus.trans_dist::ReadExResp           645428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        398687                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         69120                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       139021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       139021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        30196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3532957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3568145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3707166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4422336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4422336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        60392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112414016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112477192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116899528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           425798                       # Total snoops (count)
system.membus.snoopTraffic                      46016                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1557524                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002472                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049656                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1553674     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                    3850      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1557524                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4450000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            25773994                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          5516899238                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2192596                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5541552249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      124205920                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     89965675                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7344129                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     75055526                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       53372390                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.110540                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       14417231                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       364372                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3659207                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       912227                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      2746980                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted       774584                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks          1707083                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort      1707083                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1       151257                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2       604604                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore       951222                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples       755861                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  1087.420174                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev  4124.565542                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-32767       755151     99.91%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::32768-65535          621      0.08%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-98303           72      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::98304-131071            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-163839            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::163840-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total       755861                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples       841748                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10860.480809                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  9135.886984                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev  6873.131495                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-32767       838181     99.58%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::32768-65535         2598      0.31%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-98303          507      0.06%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::98304-131071          364      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-163839           22      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::163840-196607           32      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-229375           10      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::229376-262143            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-294911            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::294912-327679           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-360447            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total       841748                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 501803851000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.552669                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     0.648500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-3 500799739500     99.80%     99.80% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-7    614511000      0.12%     99.92% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-11    202652000      0.04%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-15    105496000      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-19     43509000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-23     16952000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-27     13223000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-31      7744500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::32-35        24000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 501803851000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K       204226     64.75%     64.75% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M       111201     35.25%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total       315427                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data      1707083                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total      1707083                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data       315427                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total       315427                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total      2022510                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           114174590                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1370215                       # DTB read misses
system.switch_cpus0.dtb.write_hits           88120175                       # DTB write hits
system.switch_cpus0.dtb.write_misses           336868                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries          158472                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults             8726                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         51276                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults            30930                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       115544805                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       88457043                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                202294765                       # DTB hits
system.switch_cpus0.dtb.misses                1707083                       # DTB misses
system.switch_cpus0.dtb.accesses            204001848                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           256088                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       256088                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1        26554                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       191850                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore        37684                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       218404                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   627.122214                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  3897.518469                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767       217939     99.79%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535          350      0.16%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           75      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071           28      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839           11      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       218404                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples       131045                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10171.818841                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  7995.433517                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev  8667.589773                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767       130190     99.35%     99.35% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535          613      0.47%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303          127      0.10%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           85      0.06%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839            3      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375            5      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            8      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-360447            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total       131045                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples 493213915408                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.848106                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.359360                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  74977957000     15.20%     15.20% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1 418184434408     84.79%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2     45656000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3      3457000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4      1161000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5       786000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::6       404500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::7        59500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total 493213915408                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K        77917     83.46%     83.46% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M        15444     16.54%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        93361                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       256088                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       256088                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        93361                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        93361                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       349449                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits            88986754                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            256088                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           79915                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            64604                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        89242842                       # ITB inst accesses
system.switch_cpus0.itb.hits                 88986754                       # DTB hits
system.switch_cpus0.itb.misses                 256088                       # DTB misses
system.switch_cpus0.itb.accesses             89242842                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions        14880                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         7440                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 28692652.446774                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 121296886.943617                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows         5903     79.34%     79.34% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1537     20.66%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   1946021500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         7440                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 288444451295                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 213473334204                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               576663229                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    240622403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             643535089                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          124205920                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     68701848                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            297413064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       19211288                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           2963705                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        48543                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2439132                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       831950                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         2131                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         88875349                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      4715426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes         108816                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    553926572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.423575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.707634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       405751421     73.25%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        12868719      2.32%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        20570867      3.71%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        13029309      2.35%     81.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        12460789      2.25%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        10861724      1.96%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        10066065      1.82%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        15632076      2.82%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        52685602      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    553926572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.215387                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.115963                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       176642047                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    255900899                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         97895087                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     15544957                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7943582                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     16471304                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred      1684099                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     674333889                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      6211996                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7943582                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185905681                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       32920406                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    164664865                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        103952948                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     58539090                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     646312873                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24807                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7494600                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4281279                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      39171432                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    681319220                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2930566710                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    736384007                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       220042                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    476774361                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       204544863                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      7503585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      6183865                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         80097613                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    125849770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     98728048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     24198273                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     36520889                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         605563147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     10840194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        554828913                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1494490                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    150052858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    344940751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1361405                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    553926572                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.001629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.654996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    337954753     61.01%     61.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     81815313     14.77%     75.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     46255222      8.35%     84.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     30722895      5.55%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     24576386      4.44%     94.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15289333      2.76%     96.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      9961243      1.80%     98.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4996612      0.90%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2354815      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    553926572                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1377507     12.77%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       5365986     49.74%     62.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      4043805     37.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         6341      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    342875241     61.80%     61.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       261813      0.05%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          100      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift           14      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd           15      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp           14      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt           42      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           14      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        20432      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    119716972     21.58%     83.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     91947915     16.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     554828913                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962137                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           10787299                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1675378577                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    766918181                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    533683947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       487612                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       295314                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       209440                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     565350618                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         259253                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3818955                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     32790911                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        31852                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       771301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     14513175                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      2022218                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1763462                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7943582                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       25331292                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5258354                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    619625281                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1386911                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    125849770                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     98728048                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      5853253                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        656012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4420916                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       771301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3109632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3632677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6742309                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    545277561                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    115353725                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      7848131                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              3221940                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           205759261                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        80295219                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          90405536                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945574                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             536965610                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            533893387                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        280836884                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        494018111                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.925832                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.568475                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    150937574                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      9478789                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5682067                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    529521837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884262                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.840958                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    354520139     66.95%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     88633550     16.74%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     25818659      4.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15511592      2.93%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      9714779      1.83%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8425571      1.59%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5340317      1.01%     95.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      4056219      0.77%     96.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     17501011      3.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    529521837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    372323049                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     468236138                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             177273733                       # Number of memory references committed
system.switch_cpus0.commit.loads             93058860                       # Number of loads committed
system.switch_cpus0.commit.membars            3734887                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          68549136                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            202736                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        411057275                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      7689518                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    290703430     62.08%     62.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       238503      0.05%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp           14      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt           28      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv           14      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc        20416      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     93058860     19.87%     82.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     84214873     17.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    468236138                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     17501011                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1119129396                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1262677439                       # The number of ROB writes
system.switch_cpus0.timesIdled                3160011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22736657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           426945126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          370437396                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            466350485                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.556709                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.556709                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.642381                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.642381                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603586972                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      333694821                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           153436                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           63542                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1947095989                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       212472852                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1142820797                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       7932281                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      368879275                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    269652651                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     15984093                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    183429643                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      152328578                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    83.044690                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       50720030                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      6985116                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3032065                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2778167                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       253898                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       300718                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           275663                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       275663                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        35680                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2       123056                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore       116927                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples       158736                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean  1934.362715                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  7762.168255                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767       156788     98.77%     98.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535         1756      1.11%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303          139      0.09%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071           36      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total       158736                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples       137903                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 25211.826429                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 22129.083223                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 15861.763761                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535       133708     96.96%     96.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         3932      2.85%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          138      0.10%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143           87      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679           29      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total       137903                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 501790468000                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.492212                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.518712                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-3 501655106500     99.97%     99.97% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-7    106543500      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-11     15560500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-15      5421000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-19      4509000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-23       872000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::24-27      1036000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::28-31      1418000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::32-35         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 501790468000                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        83534     94.23%     94.23% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         5113      5.77%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        88647                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       275663                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       275663                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        88647                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        88647                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       364310                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           173459537                       # DTB read hits
system.switch_cpus1.dtb.read_misses            226946                       # DTB read misses
system.switch_cpus1.dtb.write_hits          138213253                       # DTB write hits
system.switch_cpus1.dtb.write_misses            48717                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries           83709                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults           143213                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           399                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3085                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       173686483                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      138261970                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                311672790                       # DTB hits
system.switch_cpus1.dtb.misses                 275663                       # DTB misses
system.switch_cpus1.dtb.accesses            311948453                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks          1157441                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort      1157441                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1      1055527                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        88985                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore        12929                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples      1144512                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   116.156930                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev  1590.595977                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-16383      1139326     99.55%     99.55% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::16384-32767         5001      0.44%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-49151          134      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::49152-65535           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-81919            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::81920-98303           21      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::114688-131071            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-212991            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::229376-245759            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total      1144512                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        84292                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 23209.142030                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 21364.881733                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 11002.110200                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-32767        80901     95.98%     95.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::32768-65535         2584      3.07%     99.04% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-98303          474      0.56%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::98304-131071          268      0.32%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-163839           17      0.02%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::163840-196607           20      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-229375            8      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::229376-262143            6      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-294911            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::294912-327679            4      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-360447            6      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        84292                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 501760688000                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.983938                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.127902                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   8192109500      1.63%      1.63% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1 493442230000     98.34%     99.97% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2    120216000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      5965500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       167000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 501760688000                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K        68626     96.16%     96.16% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         2737      3.84%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        71363                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst      1157441                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total      1157441                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        71363                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        71363                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total      1228804                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           307913279                       # ITB inst hits
system.switch_cpus1.itb.inst_misses           1157441                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries           70313                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults            41727                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       309070720                       # ITB inst accesses
system.switch_cpus1.itb.hits                307913279                       # DTB hits
system.switch_cpus1.itb.misses                1157441                       # DTB misses
system.switch_cpus1.itb.accesses            309070720                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          302                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          152                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 17188464.184211                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 45324929.702425                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows           56     36.84%     36.84% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           96     63.16%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    378895000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          152                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499375810444                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   2612646556                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               998751716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    356011084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            2428369265                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          368879275                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    205826775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            616108290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       32892434                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles           5870790                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        41058                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       189015                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        21924                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          415                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        307845379                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      6413198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes        1096184                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    994688793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.795623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       485843279     48.84%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        41340500      4.16%     53.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        64363994      6.47%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        34962941      3.51%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        53569962      5.39%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        29353697      2.95%     71.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        50200250      5.05%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        36865598      3.71%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       198188572     19.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    994688793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369340                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.431404                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       243219449                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    322065041                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        328919606                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     84471921                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      16012776                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     56945943                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       439816                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2629755688                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      1085445                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      16012776                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       281630264                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       90783162                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     34544987                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        373428958                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    198288646                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2578258066                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3323                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     184855911                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        245014                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1385756                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   3782579696                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups  12370148515                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   3794802290                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         3643                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2616750912                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps      1165828784                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1935072                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       649913                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        395388206                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    199154973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    172643676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     26057723                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     85211777                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2485781222                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       936450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       2018295097                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       877279                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    712751888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   2533010938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        40185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    994688793                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.029072                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.889565                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    240767408     24.21%     24.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    269113716     27.06%     51.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    146135575     14.69%     65.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    105650538     10.62%     76.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    115903694     11.65%     88.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     51090681      5.14%     93.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     47342783      4.76%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12641446      1.27%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      6042952      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    994688793                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12788898     56.86%     56.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          5104      0.02%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       6703771     29.80%     86.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      2995089     13.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           22      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1658291028     82.16%     82.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     25962503      1.29%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            1      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1542464      0.08%     83.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     83.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    190222930      9.42%     92.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    142276148      7.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2018295097                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.020818                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           22492862                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.011144                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   5054641543                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   3199557206                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1973658090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         7585                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         3976                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         3332                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    2040783847                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           4090                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3753876                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     60989232                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        10534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        94697                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     44483996                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     24040420                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         9267                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      16012776                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       86483678                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       570065                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   2486741891                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      2982309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    199154973                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    172643676                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       548212                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        358203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       168641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        94697                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     12577851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      5137600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     17715451                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   2004748064                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    186093584                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     13276903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                24219                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           325217584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       254077109                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         139124000                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.007254                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1976592580                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1973661422                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1444931066                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       3947994935                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.976128                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.365991                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    712768618                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       896265                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     15550652                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    895296114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.981437                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.180906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207450967     23.17%     23.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    339882299     37.96%     61.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    103737467     11.59%     72.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     63108198      7.05%     79.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     69957854      7.81%     87.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     24617072      2.75%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     23279218      2.60%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     11405777      1.27%     94.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     51857262      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    895296114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1567653969                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1773972446                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             266325421                       # Number of memory references committed
system.switch_cpus1.commit.loads            138165741                       # Number of loads committed
system.switch_cpus1.commit.membars             360021                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         227735183                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              3312                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1625046162                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     41691781                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1484225719     83.67%     83.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     21878883      1.23%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1542423      0.09%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    138165741      7.79%     92.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    128159680      7.22%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1773972446                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     51857262                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          3328530284                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         5072903751                       # The number of ROB writes
system.switch_cpus1.timesIdled                 707670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4062923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4825603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1567647307                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1773965784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.637102                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.637102                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.569607                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.569607                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2689015136                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1582101844                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             3080                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             336                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       6556540966                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes      1280588151                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1933772716                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        720573                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       38367730                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     26767506                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1846211                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22360922                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       16440930                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    73.525278                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        5031723                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        89866                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      1158855                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       424845                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       734010                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       198024                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks           538902                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort       538902                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1        54704                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       190379                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore       293819                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       245083                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  1277.114284                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  4127.629871                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-16383       241567     98.57%     98.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::16384-32767         3325      1.36%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-49151          169      0.07%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::49152-65535           13      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-81919            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::229376-245759            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       245083                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples       287480                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 10761.771254                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  9134.093802                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  6493.971725                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-32767       286118     99.53%     99.53% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::32768-65535         1115      0.39%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-98303          168      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::98304-131071           36      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-163839           21      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::163840-196607            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-229375            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::229376-262143           10      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-294911            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::294912-327679            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total       287480                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 488931390612                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.638479                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.541402                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 488192020612     99.85%     99.85% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    420257500      0.09%     99.93% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    116599500      0.02%     99.96% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7     68109500      0.01%     99.97% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9     40785000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11     22420500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13     15105000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15     27521500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17     10832000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19      3429000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21      5440000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23      1307000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25      2943000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::26-27       447000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::28-29       782500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::30-31      3391000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 488931390612                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K        71333     60.86%     60.86% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M        45869     39.14%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       117202                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data       538902                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total       538902                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       117202                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       117202                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total       656104                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            35409713                       # DTB read hits
system.switch_cpus2.dtb.read_misses            430510                       # DTB read misses
system.switch_cpus2.dtb.write_hits           27988563                       # DTB write hits
system.switch_cpus2.dtb.write_misses           108392                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           87124                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults             2413                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults         18228                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults            11379                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        35840223                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       28096955                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 63398276                       # DTB hits
system.switch_cpus2.dtb.misses                 538902                       # DTB misses
system.switch_cpus2.dtb.accesses             63937178                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks           109029                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort       109029                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1        10780                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2        81803                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore        16446                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples        92583                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean   404.588315                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev  3048.896438                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-16383        91930     99.29%     99.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::16384-32767          537      0.58%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-49151           65      0.07%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::49152-65535           24      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-81919           13      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::81920-98303            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-114687            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::114688-131071            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-147455            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        92583                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples        60403                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean  9824.843137                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7988.006411                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev  7388.941697                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767        60080     99.47%     99.47% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535          255      0.42%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           48      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           14      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        60403                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples 488942691612                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.944177                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.229757                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  27310919500      5.59%      5.59% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1 461617434612     94.41%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2     12757500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3      1140500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       284500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        95500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::6        27000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::7        32500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total 488942691612                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K        35416     80.57%     80.57% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M         8541     19.43%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        43957                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst       109029                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total       109029                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        43957                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        43957                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total       152986                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits            29235443                       # ITB inst hits
system.switch_cpus2.itb.inst_misses            109029                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries           42333                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            18381                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        29344472                       # ITB inst accesses
system.switch_cpus2.itb.hits                 29235443                       # DTB hits
system.switch_cpus2.itb.misses                 109029                       # DTB misses
system.switch_cpus2.itb.accesses             29344472                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         5334                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         2668                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 152364063.066342                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 280161781.713534                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows         1699     63.68%     63.68% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          969     36.32%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value   2839216000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         2668                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON  95446340239                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 406507320261                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               190893633                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     74579264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             198811320                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           38367730                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21897498                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            103194240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5346902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles           1395331                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        31531                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1097522                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       381711                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          926                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         29196870                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1258770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes          36036                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    183353976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.332498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.629330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       136807668     74.61%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4209242      2.30%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         6606743      3.60%     80.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4127839      2.25%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4164787      2.27%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3447776      1.88%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3373948      1.84%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4556870      2.49%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16059103      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    183353976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.200990                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.041477                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        52960550                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     93170007                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30345297                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      4640672                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2237450                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5631316                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       441106                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206969600                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1678637                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2237450                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        55671713                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        9845006                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     65201769                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32315532                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     18082506                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     198449269                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         9195                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1910033                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1005740                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      12491757                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    205742873                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    901948629                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    222478322                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       116067                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    154179787                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        51563086                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2848888                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      2327833                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         24964494                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     38188344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     30896350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      8167220                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     11079223                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186877581                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      4126376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        175633030                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       374795                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     38910228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     87651292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       401931                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    183353976                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.957890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.624849                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    113906549     62.12%     62.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27439023     14.97%     77.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14488929      7.90%     84.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9615258      5.24%     90.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7778029      4.24%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4644654      2.53%     97.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3130309      1.71%     98.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1556665      0.85%     99.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       794560      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183353976                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         385912     10.51%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            19      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1851377     50.42%     60.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1434602     39.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         2110      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109379431     62.28%     62.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99597      0.06%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd           11      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            1      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            4      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp           19      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           43      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        11278      0.01%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            2      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     36992258     21.06%     83.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     29148263     16.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     175633030                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.920057                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3671910                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020907                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    538386205                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229947813                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    169730402                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       280536                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       157539                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       113562                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     179151584                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         151246                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1184023                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8241510                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         9446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       194991                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      3962559                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       727747                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       579774                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2237450                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6920527                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      2312894                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    191720325                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       509824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     38188344                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     30896350                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      2225628                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        174761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2092308                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       194991                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       769657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       894002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1663659                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    173132311                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     35845363                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1962765                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               716368                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            64575797                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        25751697                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          28730434                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.906957                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             170757624                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            169843964                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88945691                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        154740802                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.889731                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.574804                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     38990996                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      3724445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1410210                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    176868742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.862371                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.836897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    119873358     67.78%     67.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29601960     16.74%     84.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7990632      4.52%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4610482      2.61%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3155155      1.78%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2578792      1.46%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1810641      1.02%     95.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1248331      0.71%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      5999391      3.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    176868742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    121785357                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     152526541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              56880625                       # Number of memory references committed
system.switch_cpus2.commit.loads             29946834                       # Number of loads committed
system.switch_cpus2.commit.membars            1480231                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22645215                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            110309                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        134088991                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2817260                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     95543105     62.64%     62.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        91485      0.06%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            2      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp           18      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt           30      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv           13      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc        11261      0.01%     62.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            2      0.00%     62.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     29946834     19.63%     82.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     26933791     17.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    152526541                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      5999391                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           357624306                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389447258                       # The number of ROB writes
system.switch_cpus2.timesIdled                 907063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                7539657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           812744186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          121352545                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            152093729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.573050                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.573050                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.635708                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.635708                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       188620399                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      107180061                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            83803                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           40129                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        618277018                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        63705129                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      381378870                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       3154383                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       81960314                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     58650595                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      4615013                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     48895647                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35149155                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    71.886062                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        9617932                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       222916                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2679636                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       843249                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      1836387                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       499079                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks          1098913                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort      1098913                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       102171                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       389503                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       607239                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       491674                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean  1056.555767                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4042.287664                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-16383       484265     98.49%     98.49% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::16384-32767         6937      1.41%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-49151          345      0.07%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::49152-65535           52      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-81919           29      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::81920-98303           27      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-114687            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::114688-131071            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-147455            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::147456-163839            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       491674                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples       559496                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 10783.524815                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  9032.709811                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev  7003.382486                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-32767       557007     99.56%     99.56% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::32768-65535         1735      0.31%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-98303          500      0.09%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::98304-131071          190      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-163839            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::163840-196607            4      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-229375           35      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::229376-262143            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-294911           20      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-360447            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total       559496                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 501811840000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.356209                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.584540                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-3 501197622000     99.88%     99.88% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-7    362542000      0.07%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-11    132043000      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-15     72250500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-19     23281000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::20-23      8104500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::24-27      7715000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::28-31      8242500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::32-35        39500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 501811840000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K       133342     62.44%     62.44% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M        80217     37.56%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total       213559                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data      1098913                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total      1098913                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data       213559                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total       213559                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total      1312472                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            75986969                       # DTB read hits
system.switch_cpus3.dtb.read_misses            872196                       # DTB read misses
system.switch_cpus3.dtb.write_hits           59805137                       # DTB write hits
system.switch_cpus3.dtb.write_misses           226717                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries          128765                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             5906                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         36807                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults            25130                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        76859165                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       60031854                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                135792106                       # DTB hits
system.switch_cpus3.dtb.misses                1098913                       # DTB misses
system.switch_cpus3.dtb.accesses            136891019                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks           181305                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort       181305                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1        20038                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2       135855                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore        25412                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples       155893                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean   548.793082                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev  3315.572573                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-8191       151834     97.40%     97.40% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::8192-16383         2711      1.74%     99.14% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::16384-24575          858      0.55%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::24576-32767          209      0.13%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-40959          108      0.07%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::40960-49151           83      0.05%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::49152-57343           21      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::57344-65535           21      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-73727           15      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::73728-81919           11      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::81920-90111            8      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::90112-98303            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-106495            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::106496-114687            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::114688-122879            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total       155893                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples        96235                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 10811.165376                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  8566.141146                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev  8158.357737                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-32767        95655     99.40%     99.40% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::32768-65535          423      0.44%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-98303          122      0.13%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::98304-131071           30      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-163839            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-229375            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::229376-262143            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-294911            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total        96235                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples 501780392000                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.891908                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.310792                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0  54278246000     10.82%     10.82% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1 447466913000     89.18%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2     32011000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      2227500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       701500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       243500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::6        49500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total 501780392000                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K        57587     81.31%     81.31% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M        13236     18.69%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total        70823                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst       181305                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total       181305                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst        70823                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total        70823                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total       252128                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits            58654734                       # ITB inst hits
system.switch_cpus3.itb.inst_misses            181305                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                3463                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva           54856                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         6232                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries           65251                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            40001                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        58836039                       # ITB inst accesses
system.switch_cpus3.itb.hits                 58654734                       # DTB hits
system.switch_cpus3.itb.misses                 181305                       # DTB misses
system.switch_cpus3.itb.accesses             58836039                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         9582                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4791                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 64854910.819662                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 151072266.881243                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows         3270     68.25%     68.25% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1521     31.75%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   2010005500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4791                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 191088632262                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 310719877737                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               382170102                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    156287024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             418783155                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           81960314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     45610336                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            200297455                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12088044                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles           2257740                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        43096                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1609314                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       529453                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1420                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         58580705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2928716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes          73499                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    367069524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.406591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.693583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       269979179     73.55%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         8586066      2.34%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        13094308      3.57%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         8399535      2.29%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         8449767      2.30%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         7624318      2.08%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         6605001      1.80%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         9858115      2.69%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        34473235      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    367069524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.214460                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.095803                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       115211727                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    171521416                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         65536320                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      9801482                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4998579                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     11198488                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1059759                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     444489936                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      3853259                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4998579                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       121051137                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       22322688                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    106663052                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         69368329                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     42665739                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     426837240                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        16528                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4532752                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2456198                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      30787778                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    448630777                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1931089474                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    482077920                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       236320                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    320743439                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       127887346                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      4801139                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      3934154                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         50683526                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     82859436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66492601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     15359520                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     23173992                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         401099764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6911104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        370240903                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       916421                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     94117362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    214151658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       804310                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    367069524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.008640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.671965                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    224959390     61.29%     61.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     52949060     14.42%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     29928362      8.15%     83.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20350928      5.54%     89.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     16623809      4.53%     93.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10375588      2.83%     96.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      6827321      1.86%     98.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3395295      0.92%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1659771      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    367069524                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         900670     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3734174     50.15%     62.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      2810503     37.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         3810      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    228350112     61.68%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213765      0.06%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd           94      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift           20      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd           68      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp           27      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt           81      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           28      0.00%     61.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20737      0.01%     61.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            1      0.00%     61.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            7      0.00%     61.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     79434035     21.45%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     62218118     16.80%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     370240903                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.968786                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            7445347                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020109                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1115396393                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    502263076                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    356406965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       516705                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       298634                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       226066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     377407611                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         274829                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      2652820                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     20369355                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        25098                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       440958                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      9255710                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      1527165                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      1216393                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4998579                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       15738906                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      5190780                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    409852682                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       929014                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     82859436                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     66492601                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      3744612                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        380929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      4705656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       440958                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1959818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2266616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4226434                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    364099518                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     76675096                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      5044804                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              1841814                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           137885366                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        54384843                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          61210270                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.952716                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             358585036                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            356633031                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        186019206                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        324888058                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              0.933179                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.572564                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     94550951                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6106792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3569570                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    351775592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.895364                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.864997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    236053993     67.10%     67.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     58023893     16.49%     83.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     16724728      4.75%     88.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     10037874      2.85%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      6667550      1.90%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      5773067      1.64%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3654694      1.04%     95.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      2801671      0.80%     96.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     12038122      3.42%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    351775592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    249246274                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     314967343                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             119726965                       # Number of memory references committed
system.switch_cpus3.commit.loads             62490077                       # Number of loads committed
system.switch_cpus3.commit.membars            2380493                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          46907087                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            217880                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        276881631                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      5330653                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    195028005     61.92%     61.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       191567      0.06%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp           27      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt           54      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv           27      0.00%     61.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc        20698      0.01%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     62490077     19.84%     81.83% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     57236888     18.17%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    314967343                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     12038122                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           741514334                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          834259433                       # The number of ROB writes
system.switch_cpus3.timesIdled                2034452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15100578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           621438243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          248172429                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            313893498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.539938                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.539938                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.649377                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.649377                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       399481466                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      222856140                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           171540                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           59799                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1298575292                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       141162751                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      764406855                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5160949                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     59952236                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     29086079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      8864975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          47458                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        45944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1514                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3738195183000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            5077730                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30272339                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8645                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7171003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     17533972                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4574737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          448978                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        177430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         626408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3667030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3667030                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      17535115                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7659514                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     24348179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16855796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       542055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1972142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      5770585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       826952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side      2460740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       553204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      6977989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4849297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       228492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       612400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     15506151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     10745557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       394807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1269205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93913551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1038827328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    546803314                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       527204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      2446708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    246210944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     32066340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side      4908972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1085648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    297724544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    152321979                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       216424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       707752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    661575680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    345069495                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       412236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1552112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3332456680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4518635                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116172500                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35638519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.646084                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26046258     73.08%     73.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7365196     20.67%     93.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1778714      4.99%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 388908      1.09%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38941      0.11%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  17369      0.05%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2617      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    516      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35638519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55392790270                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           620904                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12194780620                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8712069824                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         411230993                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1366020561                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2899727088                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420910377                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1243065525                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         283994414                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        3498616044                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2606868646                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        174858510                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        437610060                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       7768168561                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       5624992602                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy        292658615                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        885804941                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
