// Seed: 1749946336
`define pp_8 0
`define pp_9 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  reg   id_5;
  logic id_6;
  reg   id_7;
  always @(posedge 1 - id_3 or posedge (1 + id_3)) begin
    id_5 <= id_5;
    if (1'b0 | 1) id_4 <= id_7;
  end
endmodule
`default_nettype wire `default_nettype id_10
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  type_17(
      1, 1, id_7
  );
  logic id_8;
  logic id_9, id_10, id_11, id_12 = id_11;
  type_20(
      id_2, 1, id_6[1]
  );
  integer id_13;
  type_21 id_14 (.id_0(1));
  type_22 id_15 (
      .id_0(id_10 & id_1),
      .id_1(id_6),
      .id_2(id_13),
      .id_3(1)
  );
  type_0 id_16 (
      .id_0(id_13),
      .id_1(1'b0),
      .id_2(id_12),
      .id_3(id_2)
  );
endmodule
