
test-02 Motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000635c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08006470  08006470  00016470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006670  08006670  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08006670  08006670  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006670  08006670  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006670  08006670  00016670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006674  08006674  00016674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08006678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000028  080066a0  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  080066a0  00020258  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000abd5  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b18  00000000  00000000  0002ac26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  0002c740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  0002d398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017539  00000000  00000000  0002df58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c50e  00000000  00000000  00045491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089df3  00000000  00000000  0005199f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db792  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003904  00000000  00000000  000db7e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000028 	.word	0x20000028
 800012c:	00000000 	.word	0x00000000
 8000130:	08006454 	.word	0x08006454

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000002c 	.word	0x2000002c
 800014c:	08006454 	.word	0x08006454

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_d2iz>:
 8000b64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b6c:	d215      	bcs.n	8000b9a <__aeabi_d2iz+0x36>
 8000b6e:	d511      	bpl.n	8000b94 <__aeabi_d2iz+0x30>
 8000b70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b78:	d912      	bls.n	8000ba0 <__aeabi_d2iz+0x3c>
 8000b7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	bf18      	it	ne
 8000b90:	4240      	negne	r0, r0
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d105      	bne.n	8000bac <__aeabi_d2iz+0x48>
 8000ba0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	bf08      	it	eq
 8000ba6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_d2f>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bbc:	bf24      	itt	cs
 8000bbe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bc6:	d90d      	bls.n	8000be4 <__aeabi_d2f+0x30>
 8000bc8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bcc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bdc:	bf08      	it	eq
 8000bde:	f020 0001 	biceq.w	r0, r0, #1
 8000be2:	4770      	bx	lr
 8000be4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be8:	d121      	bne.n	8000c2e <__aeabi_d2f+0x7a>
 8000bea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bee:	bfbc      	itt	lt
 8000bf0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	4770      	bxlt	lr
 8000bf6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfe:	f1c2 0218 	rsb	r2, r2, #24
 8000c02:	f1c2 0c20 	rsb	ip, r2, #32
 8000c06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0e:	bf18      	it	ne
 8000c10:	f040 0001 	orrne.w	r0, r0, #1
 8000c14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c20:	ea40 000c 	orr.w	r0, r0, ip
 8000c24:	fa23 f302 	lsr.w	r3, r3, r2
 8000c28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c2c:	e7cc      	b.n	8000bc8 <__aeabi_d2f+0x14>
 8000c2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c32:	d107      	bne.n	8000c44 <__aeabi_d2f+0x90>
 8000c34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c38:	bf1e      	ittt	ne
 8000c3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c42:	4770      	bxne	lr
 8000c44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <__aeabi_frsub>:
 8000c54:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	e002      	b.n	8000c60 <__addsf3>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_fsub>:
 8000c5c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c60 <__addsf3>:
 8000c60:	0042      	lsls	r2, r0, #1
 8000c62:	bf1f      	itttt	ne
 8000c64:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c68:	ea92 0f03 	teqne	r2, r3
 8000c6c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c70:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c74:	d06a      	beq.n	8000d4c <__addsf3+0xec>
 8000c76:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c7a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c7e:	bfc1      	itttt	gt
 8000c80:	18d2      	addgt	r2, r2, r3
 8000c82:	4041      	eorgt	r1, r0
 8000c84:	4048      	eorgt	r0, r1
 8000c86:	4041      	eorgt	r1, r0
 8000c88:	bfb8      	it	lt
 8000c8a:	425b      	neglt	r3, r3
 8000c8c:	2b19      	cmp	r3, #25
 8000c8e:	bf88      	it	hi
 8000c90:	4770      	bxhi	lr
 8000c92:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c9e:	bf18      	it	ne
 8000ca0:	4240      	negne	r0, r0
 8000ca2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ca6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000caa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cae:	bf18      	it	ne
 8000cb0:	4249      	negne	r1, r1
 8000cb2:	ea92 0f03 	teq	r2, r3
 8000cb6:	d03f      	beq.n	8000d38 <__addsf3+0xd8>
 8000cb8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cbc:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc0:	eb10 000c 	adds.w	r0, r0, ip
 8000cc4:	f1c3 0320 	rsb	r3, r3, #32
 8000cc8:	fa01 f103 	lsl.w	r1, r1, r3
 8000ccc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	d502      	bpl.n	8000cd8 <__addsf3+0x78>
 8000cd2:	4249      	negs	r1, r1
 8000cd4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cd8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cdc:	d313      	bcc.n	8000d06 <__addsf3+0xa6>
 8000cde:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ce2:	d306      	bcc.n	8000cf2 <__addsf3+0x92>
 8000ce4:	0840      	lsrs	r0, r0, #1
 8000ce6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cea:	f102 0201 	add.w	r2, r2, #1
 8000cee:	2afe      	cmp	r2, #254	; 0xfe
 8000cf0:	d251      	bcs.n	8000d96 <__addsf3+0x136>
 8000cf2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cf6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cfa:	bf08      	it	eq
 8000cfc:	f020 0001 	biceq.w	r0, r0, #1
 8000d00:	ea40 0003 	orr.w	r0, r0, r3
 8000d04:	4770      	bx	lr
 8000d06:	0049      	lsls	r1, r1, #1
 8000d08:	eb40 0000 	adc.w	r0, r0, r0
 8000d0c:	3a01      	subs	r2, #1
 8000d0e:	bf28      	it	cs
 8000d10:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d14:	d2ed      	bcs.n	8000cf2 <__addsf3+0x92>
 8000d16:	fab0 fc80 	clz	ip, r0
 8000d1a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d1e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d22:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d26:	bfaa      	itet	ge
 8000d28:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d2c:	4252      	neglt	r2, r2
 8000d2e:	4318      	orrge	r0, r3
 8000d30:	bfbc      	itt	lt
 8000d32:	40d0      	lsrlt	r0, r2
 8000d34:	4318      	orrlt	r0, r3
 8000d36:	4770      	bx	lr
 8000d38:	f092 0f00 	teq	r2, #0
 8000d3c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d40:	bf06      	itte	eq
 8000d42:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d46:	3201      	addeq	r2, #1
 8000d48:	3b01      	subne	r3, #1
 8000d4a:	e7b5      	b.n	8000cb8 <__addsf3+0x58>
 8000d4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d54:	bf18      	it	ne
 8000d56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d5a:	d021      	beq.n	8000da0 <__addsf3+0x140>
 8000d5c:	ea92 0f03 	teq	r2, r3
 8000d60:	d004      	beq.n	8000d6c <__addsf3+0x10c>
 8000d62:	f092 0f00 	teq	r2, #0
 8000d66:	bf08      	it	eq
 8000d68:	4608      	moveq	r0, r1
 8000d6a:	4770      	bx	lr
 8000d6c:	ea90 0f01 	teq	r0, r1
 8000d70:	bf1c      	itt	ne
 8000d72:	2000      	movne	r0, #0
 8000d74:	4770      	bxne	lr
 8000d76:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d7a:	d104      	bne.n	8000d86 <__addsf3+0x126>
 8000d7c:	0040      	lsls	r0, r0, #1
 8000d7e:	bf28      	it	cs
 8000d80:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d84:	4770      	bx	lr
 8000d86:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d8a:	bf3c      	itt	cc
 8000d8c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d90:	4770      	bxcc	lr
 8000d92:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d96:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d9e:	4770      	bx	lr
 8000da0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000da4:	bf16      	itet	ne
 8000da6:	4608      	movne	r0, r1
 8000da8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dac:	4601      	movne	r1, r0
 8000dae:	0242      	lsls	r2, r0, #9
 8000db0:	bf06      	itte	eq
 8000db2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000db6:	ea90 0f01 	teqeq	r0, r1
 8000dba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_ui2f>:
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	e004      	b.n	8000dd0 <__aeabi_i2f+0x8>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_i2f>:
 8000dc8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dcc:	bf48      	it	mi
 8000dce:	4240      	negmi	r0, r0
 8000dd0:	ea5f 0c00 	movs.w	ip, r0
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ddc:	4601      	mov	r1, r0
 8000dde:	f04f 0000 	mov.w	r0, #0
 8000de2:	e01c      	b.n	8000e1e <__aeabi_l2f+0x2a>

08000de4 <__aeabi_ul2f>:
 8000de4:	ea50 0201 	orrs.w	r2, r0, r1
 8000de8:	bf08      	it	eq
 8000dea:	4770      	bxeq	lr
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	e00a      	b.n	8000e08 <__aeabi_l2f+0x14>
 8000df2:	bf00      	nop

08000df4 <__aeabi_l2f>:
 8000df4:	ea50 0201 	orrs.w	r2, r0, r1
 8000df8:	bf08      	it	eq
 8000dfa:	4770      	bxeq	lr
 8000dfc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e00:	d502      	bpl.n	8000e08 <__aeabi_l2f+0x14>
 8000e02:	4240      	negs	r0, r0
 8000e04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e08:	ea5f 0c01 	movs.w	ip, r1
 8000e0c:	bf02      	ittt	eq
 8000e0e:	4684      	moveq	ip, r0
 8000e10:	4601      	moveq	r1, r0
 8000e12:	2000      	moveq	r0, #0
 8000e14:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e18:	bf08      	it	eq
 8000e1a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e1e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e22:	fabc f28c 	clz	r2, ip
 8000e26:	3a08      	subs	r2, #8
 8000e28:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e2c:	db10      	blt.n	8000e50 <__aeabi_l2f+0x5c>
 8000e2e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e32:	4463      	add	r3, ip
 8000e34:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e38:	f1c2 0220 	rsb	r2, r2, #32
 8000e3c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e40:	fa20 f202 	lsr.w	r2, r0, r2
 8000e44:	eb43 0002 	adc.w	r0, r3, r2
 8000e48:	bf08      	it	eq
 8000e4a:	f020 0001 	biceq.w	r0, r0, #1
 8000e4e:	4770      	bx	lr
 8000e50:	f102 0220 	add.w	r2, r2, #32
 8000e54:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e58:	f1c2 0220 	rsb	r2, r2, #32
 8000e5c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e60:	fa21 f202 	lsr.w	r2, r1, r2
 8000e64:	eb43 0002 	adc.w	r0, r3, r2
 8000e68:	bf08      	it	eq
 8000e6a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e6e:	4770      	bx	lr

08000e70 <__gesf2>:
 8000e70:	f04f 3cff 	mov.w	ip, #4294967295
 8000e74:	e006      	b.n	8000e84 <__cmpsf2+0x4>
 8000e76:	bf00      	nop

08000e78 <__lesf2>:
 8000e78:	f04f 0c01 	mov.w	ip, #1
 8000e7c:	e002      	b.n	8000e84 <__cmpsf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__cmpsf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e94:	bf18      	it	ne
 8000e96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e9a:	d011      	beq.n	8000ec0 <__cmpsf2+0x40>
 8000e9c:	b001      	add	sp, #4
 8000e9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ea2:	bf18      	it	ne
 8000ea4:	ea90 0f01 	teqne	r0, r1
 8000ea8:	bf58      	it	pl
 8000eaa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eae:	bf88      	it	hi
 8000eb0:	17c8      	asrhi	r0, r1, #31
 8000eb2:	bf38      	it	cc
 8000eb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000eb8:	bf18      	it	ne
 8000eba:	f040 0001 	orrne.w	r0, r0, #1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ec4:	d102      	bne.n	8000ecc <__cmpsf2+0x4c>
 8000ec6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eca:	d105      	bne.n	8000ed8 <__cmpsf2+0x58>
 8000ecc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ed0:	d1e4      	bne.n	8000e9c <__cmpsf2+0x1c>
 8000ed2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ed6:	d0e1      	beq.n	8000e9c <__cmpsf2+0x1c>
 8000ed8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <__aeabi_cfrcmple>:
 8000ee0:	4684      	mov	ip, r0
 8000ee2:	4608      	mov	r0, r1
 8000ee4:	4661      	mov	r1, ip
 8000ee6:	e7ff      	b.n	8000ee8 <__aeabi_cfcmpeq>

08000ee8 <__aeabi_cfcmpeq>:
 8000ee8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eea:	f7ff ffc9 	bl	8000e80 <__cmpsf2>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	bf48      	it	mi
 8000ef2:	f110 0f00 	cmnmi.w	r0, #0
 8000ef6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ef8 <__aeabi_fcmpeq>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff fff4 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f00:	bf0c      	ite	eq
 8000f02:	2001      	moveq	r0, #1
 8000f04:	2000      	movne	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmplt>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffea 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f14:	bf34      	ite	cc
 8000f16:	2001      	movcc	r0, #1
 8000f18:	2000      	movcs	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmple>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffe0 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f28:	bf94      	ite	ls
 8000f2a:	2001      	movls	r0, #1
 8000f2c:	2000      	movhi	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmpge>:
 8000f34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f38:	f7ff ffd2 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f3c:	bf94      	ite	ls
 8000f3e:	2001      	movls	r0, #1
 8000f40:	2000      	movhi	r0, #0
 8000f42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f46:	bf00      	nop

08000f48 <__aeabi_fcmpgt>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff ffc8 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f50:	bf34      	ite	cc
 8000f52:	2001      	movcc	r0, #1
 8000f54:	2000      	movcs	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_f2iz>:
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f64:	d30f      	bcc.n	8000f86 <__aeabi_f2iz+0x2a>
 8000f66:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f6e:	d90d      	bls.n	8000f8c <__aeabi_f2iz+0x30>
 8000f70:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f78:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	bf18      	it	ne
 8000f82:	4240      	negne	r0, r0
 8000f84:	4770      	bx	lr
 8000f86:	f04f 0000 	mov.w	r0, #0
 8000f8a:	4770      	bx	lr
 8000f8c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f90:	d101      	bne.n	8000f96 <__aeabi_f2iz+0x3a>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	d105      	bne.n	8000fa2 <__aeabi_f2iz+0x46>
 8000f96:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f9a:	bf08      	it	eq
 8000f9c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fa0:	4770      	bx	lr
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	4770      	bx	lr

08000fa8 <__aeabi_f2uiz>:
 8000fa8:	0042      	lsls	r2, r0, #1
 8000faa:	d20e      	bcs.n	8000fca <__aeabi_f2uiz+0x22>
 8000fac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fb0:	d30b      	bcc.n	8000fca <__aeabi_f2uiz+0x22>
 8000fb2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fb6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fba:	d409      	bmi.n	8000fd0 <__aeabi_f2uiz+0x28>
 8000fbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fc4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fc8:	4770      	bx	lr
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	4770      	bx	lr
 8000fd0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fd4:	d101      	bne.n	8000fda <__aeabi_f2uiz+0x32>
 8000fd6:	0242      	lsls	r2, r0, #9
 8000fd8:	d102      	bne.n	8000fe0 <__aeabi_f2uiz+0x38>
 8000fda:	f04f 30ff 	mov.w	r0, #4294967295
 8000fde:	4770      	bx	lr
 8000fe0:	f04f 0000 	mov.w	r0, #0
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <delay_us>:
uint8_t tx_data[4];
uint32_t Last_Time = 0;
uint16_t oldPos=0, newPos=0;
int beginTime;
void delay_us (uint16_t us)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8000ff2:	4b08      	ldr	r3, [pc, #32]	; (8001014 <delay_us+0x2c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8000ffa:	bf00      	nop
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <delay_us+0x2c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001002:	88fb      	ldrh	r3, [r7, #6]
 8001004:	429a      	cmp	r2, r3
 8001006:	d3f9      	bcc.n	8000ffc <delay_us+0x14>
}
 8001008:	bf00      	nop
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	20000044 	.word	0x20000044

08001018 <motor>:

void motor(int L1, int L2, int R2, int R1){
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
 8001024:	603b      	str	r3, [r7, #0]
	if(L1 > 15 && L1 <-15) L1 = 0;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2b0f      	cmp	r3, #15
 800102a:	dd05      	ble.n	8001038 <motor+0x20>
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f113 0f0f 	cmn.w	r3, #15
 8001032:	da01      	bge.n	8001038 <motor+0x20>
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
	if(L2 > 15 && L2 <-15) L2 = 0;
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	2b0f      	cmp	r3, #15
 800103c:	dd05      	ble.n	800104a <motor+0x32>
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	f113 0f0f 	cmn.w	r3, #15
 8001044:	da01      	bge.n	800104a <motor+0x32>
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
	if(R2 > 15 && R2 <-15) R2 = 0;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b0f      	cmp	r3, #15
 800104e:	dd05      	ble.n	800105c <motor+0x44>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f113 0f0f 	cmn.w	r3, #15
 8001056:	da01      	bge.n	800105c <motor+0x44>
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
	if(R1 > 15 && R1 <-15) R1 = 0;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	2b0f      	cmp	r3, #15
 8001060:	dd05      	ble.n	800106e <motor+0x56>
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	f113 0f0f 	cmn.w	r3, #15
 8001068:	da01      	bge.n	800106e <motor+0x56>
 800106a:	2300      	movs	r3, #0
 800106c:	603b      	str	r3, [r7, #0]

	L1 = L1*255;
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4613      	mov	r3, r2
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	1a9b      	subs	r3, r3, r2
 8001076:	60fb      	str	r3, [r7, #12]
	L2 = L2*255;
 8001078:	68ba      	ldr	r2, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	60bb      	str	r3, [r7, #8]
	R2 = R2*255;
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	4613      	mov	r3, r2
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	1a9b      	subs	r3, r3, r2
 800108a:	607b      	str	r3, [r7, #4]
	R1 = R1*255*1.35;
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	4613      	mov	r3, r2
 8001090:	021b      	lsls	r3, r3, #8
 8001092:	1a9b      	subs	r3, r3, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fa61 	bl	800055c <__aeabi_i2d>
 800109a:	a38d      	add	r3, pc, #564	; (adr r3, 80012d0 <motor+0x2b8>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fac6 	bl	8000630 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fd5a 	bl	8000b64 <__aeabi_d2iz>
 80010b0:	4603      	mov	r3, r0
 80010b2:	603b      	str	r3, [r7, #0]

	if(L1 > 65535) L1 = 65535;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ba:	db02      	blt.n	80010c2 <motor+0xaa>
 80010bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c0:	60fb      	str	r3, [r7, #12]
	if(L2 > 65535) L2 = 65535;
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c8:	db02      	blt.n	80010d0 <motor+0xb8>
 80010ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ce:	60bb      	str	r3, [r7, #8]
	if(R2 > 65535) R2 = 65535;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d6:	db02      	blt.n	80010de <motor+0xc6>
 80010d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010dc:	607b      	str	r3, [r7, #4]
	if(R1 > 65535) R1 = 65535;
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e4:	db02      	blt.n	80010ec <motor+0xd4>
 80010e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ea:	603b      	str	r3, [r7, #0]

	if(L1 < -65535) L1 = -65535;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010f2:	dc01      	bgt.n	80010f8 <motor+0xe0>
 80010f4:	4b78      	ldr	r3, [pc, #480]	; (80012d8 <motor+0x2c0>)
 80010f6:	60fb      	str	r3, [r7, #12]
	if(L2 < -65535) L2 = -65535;
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010fe:	dc01      	bgt.n	8001104 <motor+0xec>
 8001100:	4b75      	ldr	r3, [pc, #468]	; (80012d8 <motor+0x2c0>)
 8001102:	60bb      	str	r3, [r7, #8]
	if(R2 < -65535) R2 = -65535;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800110a:	dc01      	bgt.n	8001110 <motor+0xf8>
 800110c:	4b72      	ldr	r3, [pc, #456]	; (80012d8 <motor+0x2c0>)
 800110e:	607b      	str	r3, [r7, #4]
	if(R1 < -65535) R1 = -65535;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001116:	dc01      	bgt.n	800111c <motor+0x104>
 8001118:	4b6f      	ldr	r3, [pc, #444]	; (80012d8 <motor+0x2c0>)
 800111a:	603b      	str	r3, [r7, #0]

	// ------------------ L1
	if(L2 == 0){
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d110      	bne.n	8001144 <motor+0x12c>
		HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, 0);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001128:	486c      	ldr	r0, [pc, #432]	; (80012dc <motor+0x2c4>)
 800112a:	f002 f8c4 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001134:	4869      	ldr	r0, [pc, #420]	; (80012dc <motor+0x2c4>)
 8001136:	f002 f8be 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR1 = 65535;
 800113a:	4b69      	ldr	r3, [pc, #420]	; (80012e0 <motor+0x2c8>)
 800113c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001140:	635a      	str	r2, [r3, #52]	; 0x34
 8001142:	e022      	b.n	800118a <motor+0x172>
	}
	else if(L2 > 0){
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	2b00      	cmp	r3, #0
 8001148:	dd0f      	ble.n	800116a <motor+0x152>
		HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, 1);
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001150:	4862      	ldr	r0, [pc, #392]	; (80012dc <motor+0x2c4>)
 8001152:	f002 f8b0 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800115c:	485f      	ldr	r0, [pc, #380]	; (80012dc <motor+0x2c4>)
 800115e:	f002 f8aa 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR1 = L2;
 8001162:	4a5f      	ldr	r2, [pc, #380]	; (80012e0 <motor+0x2c8>)
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	6353      	str	r3, [r2, #52]	; 0x34
 8001168:	e00f      	b.n	800118a <motor+0x172>
	}else{
		HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001170:	485a      	ldr	r0, [pc, #360]	; (80012dc <motor+0x2c4>)
 8001172:	f002 f8a0 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117c:	4857      	ldr	r0, [pc, #348]	; (80012dc <motor+0x2c4>)
 800117e:	f002 f89a 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR1 = -L2;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	425a      	negs	r2, r3
 8001186:	4b56      	ldr	r3, [pc, #344]	; (80012e0 <motor+0x2c8>)
 8001188:	635a      	str	r2, [r3, #52]	; 0x34
	}
	// ------------------ L2
	if(L1 == 0){
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d110      	bne.n	80011b2 <motor+0x19a>
		HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, 0);
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001196:	4851      	ldr	r0, [pc, #324]	; (80012dc <motor+0x2c4>)
 8001198:	f002 f88d 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011a2:	484e      	ldr	r0, [pc, #312]	; (80012dc <motor+0x2c4>)
 80011a4:	f002 f887 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR2 = 65535;
 80011a8:	4b4d      	ldr	r3, [pc, #308]	; (80012e0 <motor+0x2c8>)
 80011aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ae:	639a      	str	r2, [r3, #56]	; 0x38
 80011b0:	e022      	b.n	80011f8 <motor+0x1e0>
	}
	else if(L1 > 0){
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	dd0f      	ble.n	80011d8 <motor+0x1c0>
		HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, 1);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011be:	4847      	ldr	r0, [pc, #284]	; (80012dc <motor+0x2c4>)
 80011c0:	f002 f879 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ca:	4844      	ldr	r0, [pc, #272]	; (80012dc <motor+0x2c4>)
 80011cc:	f002 f873 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR2 = L1;
 80011d0:	4a43      	ldr	r2, [pc, #268]	; (80012e0 <motor+0x2c8>)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6393      	str	r3, [r2, #56]	; 0x38
 80011d6:	e00f      	b.n	80011f8 <motor+0x1e0>
	}else{
		HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, 0);
 80011d8:	2200      	movs	r2, #0
 80011da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011de:	483f      	ldr	r0, [pc, #252]	; (80012dc <motor+0x2c4>)
 80011e0:	f002 f869 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, 1);
 80011e4:	2201      	movs	r2, #1
 80011e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ea:	483c      	ldr	r0, [pc, #240]	; (80012dc <motor+0x2c4>)
 80011ec:	f002 f863 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR2 = -L1;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	425a      	negs	r2, r3
 80011f4:	4b3a      	ldr	r3, [pc, #232]	; (80012e0 <motor+0x2c8>)
 80011f6:	639a      	str	r2, [r3, #56]	; 0x38
	}
	// ------------------ R2
	if(R2 == 0){
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d110      	bne.n	8001220 <motor+0x208>
		HAL_GPIO_WritePin(INA3_GPIO_Port, INA3_Pin, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001204:	4837      	ldr	r0, [pc, #220]	; (80012e4 <motor+0x2cc>)
 8001206:	f002 f856 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB3_GPIO_Port, INB3_Pin, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001210:	4834      	ldr	r0, [pc, #208]	; (80012e4 <motor+0x2cc>)
 8001212:	f002 f850 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR3 = 65535;
 8001216:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <motor+0x2c8>)
 8001218:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800121c:	63da      	str	r2, [r3, #60]	; 0x3c
 800121e:	e022      	b.n	8001266 <motor+0x24e>
	}
	else if(R2 > 0){
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	dd0f      	ble.n	8001246 <motor+0x22e>
		HAL_GPIO_WritePin(INA3_GPIO_Port, INA3_Pin, 1);
 8001226:	2201      	movs	r2, #1
 8001228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800122c:	482d      	ldr	r0, [pc, #180]	; (80012e4 <motor+0x2cc>)
 800122e:	f002 f842 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB3_GPIO_Port, INB3_Pin, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001238:	482a      	ldr	r0, [pc, #168]	; (80012e4 <motor+0x2cc>)
 800123a:	f002 f83c 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR3 = R2;
 800123e:	4a28      	ldr	r2, [pc, #160]	; (80012e0 <motor+0x2c8>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001244:	e00f      	b.n	8001266 <motor+0x24e>
	}else{
		HAL_GPIO_WritePin(INA3_GPIO_Port, INA3_Pin, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800124c:	4825      	ldr	r0, [pc, #148]	; (80012e4 <motor+0x2cc>)
 800124e:	f002 f832 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB3_GPIO_Port, INB3_Pin, 1);
 8001252:	2201      	movs	r2, #1
 8001254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001258:	4822      	ldr	r0, [pc, #136]	; (80012e4 <motor+0x2cc>)
 800125a:	f002 f82c 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR3 = -R2;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	425a      	negs	r2, r3
 8001262:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <motor+0x2c8>)
 8001264:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	// ------------------ R1
	if(R1 == 0){
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10e      	bne.n	800128a <motor+0x272>
		HAL_GPIO_WritePin(INA4_GPIO_Port, INA4_Pin, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2110      	movs	r1, #16
 8001270:	481a      	ldr	r0, [pc, #104]	; (80012dc <motor+0x2c4>)
 8001272:	f002 f820 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB4_GPIO_Port, INB4_Pin, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2120      	movs	r1, #32
 800127a:	4818      	ldr	r0, [pc, #96]	; (80012dc <motor+0x2c4>)
 800127c:	f002 f81b 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR4 = 65535;
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <motor+0x2c8>)
 8001282:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001286:	641a      	str	r2, [r3, #64]	; 0x40
	}else{
		HAL_GPIO_WritePin(INA4_GPIO_Port, INA4_Pin, 0);
		HAL_GPIO_WritePin(INB4_GPIO_Port, INB4_Pin, 1);
		TIM4->CCR4 = -R1;
	}
}
 8001288:	e01e      	b.n	80012c8 <motor+0x2b0>
	else if(R1 > 0){
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	dd0d      	ble.n	80012ac <motor+0x294>
		HAL_GPIO_WritePin(INA4_GPIO_Port, INA4_Pin, 1);
 8001290:	2201      	movs	r2, #1
 8001292:	2110      	movs	r1, #16
 8001294:	4811      	ldr	r0, [pc, #68]	; (80012dc <motor+0x2c4>)
 8001296:	f002 f80e 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB4_GPIO_Port, INB4_Pin, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2120      	movs	r1, #32
 800129e:	480f      	ldr	r0, [pc, #60]	; (80012dc <motor+0x2c4>)
 80012a0:	f002 f809 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR4 = R1;
 80012a4:	4a0e      	ldr	r2, [pc, #56]	; (80012e0 <motor+0x2c8>)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80012aa:	e00d      	b.n	80012c8 <motor+0x2b0>
		HAL_GPIO_WritePin(INA4_GPIO_Port, INA4_Pin, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2110      	movs	r1, #16
 80012b0:	480a      	ldr	r0, [pc, #40]	; (80012dc <motor+0x2c4>)
 80012b2:	f002 f800 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INB4_GPIO_Port, INB4_Pin, 1);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2120      	movs	r1, #32
 80012ba:	4808      	ldr	r0, [pc, #32]	; (80012dc <motor+0x2c4>)
 80012bc:	f001 fffb 	bl	80032b6 <HAL_GPIO_WritePin>
		TIM4->CCR4 = -R1;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	425a      	negs	r2, r3
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <motor+0x2c8>)
 80012c6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80012c8:	bf00      	nop
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	9999999a 	.word	0x9999999a
 80012d4:	3ff59999 	.word	0x3ff59999
 80012d8:	ffff0001 	.word	0xffff0001
 80012dc:	40010c00 	.word	0x40010c00
 80012e0:	40000800 	.word	0x40000800
 80012e4:	40010800 	.word	0x40010800

080012e8 <initGY>:
	if(direction == 8)  motor(-v, -v,  v,  v);
	if(direction == 10) motor(-v,  0,  v,  0);
	if(direction == 12) motor(-v,  v,  v, -v);
	if(direction == 14) motor( 0,  v,  0, -v);
}
void initGY(){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	HAL_Delay(500);
 80012ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f0:	f001 fa76 	bl	80027e0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, GY_A5, 1, PHY_FULLDUPLEX_10M);
 80012f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f8:	2201      	movs	r2, #1
 80012fa:	491a      	ldr	r1, [pc, #104]	; (8001364 <initGY+0x7c>)
 80012fc:	481a      	ldr	r0, [pc, #104]	; (8001368 <initGY+0x80>)
 80012fe:	f003 fa82 	bl	8004806 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, GY_54, 1, PHY_FULLDUPLEX_10M);
 8001302:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001306:	2201      	movs	r2, #1
 8001308:	4918      	ldr	r1, [pc, #96]	; (800136c <initGY+0x84>)
 800130a:	4817      	ldr	r0, [pc, #92]	; (8001368 <initGY+0x80>)
 800130c:	f003 fa7b 	bl	8004806 <HAL_UART_Transmit>
	HAL_Delay(500);
 8001310:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001314:	f001 fa64 	bl	80027e0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, GY_A5, 1, PHY_FULLDUPLEX_10M);
 8001318:	f44f 7380 	mov.w	r3, #256	; 0x100
 800131c:	2201      	movs	r2, #1
 800131e:	4911      	ldr	r1, [pc, #68]	; (8001364 <initGY+0x7c>)
 8001320:	4811      	ldr	r0, [pc, #68]	; (8001368 <initGY+0x80>)
 8001322:	f003 fa70 	bl	8004806 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, GY_51, 1, PHY_FULLDUPLEX_10M);
 8001326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800132a:	2201      	movs	r2, #1
 800132c:	4910      	ldr	r1, [pc, #64]	; (8001370 <initGY+0x88>)
 800132e:	480e      	ldr	r0, [pc, #56]	; (8001368 <initGY+0x80>)
 8001330:	f003 fa69 	bl	8004806 <HAL_UART_Transmit>
	HAL_Delay(500);
 8001334:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001338:	f001 fa52 	bl	80027e0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, GY_A5, 1, PHY_FULLDUPLEX_10M);
 800133c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001340:	2201      	movs	r2, #1
 8001342:	4908      	ldr	r1, [pc, #32]	; (8001364 <initGY+0x7c>)
 8001344:	4808      	ldr	r0, [pc, #32]	; (8001368 <initGY+0x80>)
 8001346:	f003 fa5e 	bl	8004806 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, GY_55, 1, PHY_FULLDUPLEX_10M);
 800134a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800134e:	2201      	movs	r2, #1
 8001350:	4908      	ldr	r1, [pc, #32]	; (8001374 <initGY+0x8c>)
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <initGY+0x80>)
 8001354:	f003 fa57 	bl	8004806 <HAL_UART_Transmit>
	HAL_Delay(500);
 8001358:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800135c:	f001 fa40 	bl	80027e0 <HAL_Delay>
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000004 	.word	0x20000004
 8001368:	20000118 	.word	0x20000118
 800136c:	20000008 	.word	0x20000008
 8001370:	2000000c 	.word	0x2000000c
 8001374:	20000010 	.word	0x20000010

08001378 <delay>:
void delay(int t){
 8001378:	b490      	push	{r4, r7}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	for(register int i=0; i<t; i++);
 8001380:	2400      	movs	r4, #0
 8001382:	e000      	b.n	8001386 <delay+0xe>
 8001384:	3401      	adds	r4, #1
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429c      	cmp	r4, r3
 800138a:	dbfb      	blt.n	8001384 <delay+0xc>
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bc90      	pop	{r4, r7}
 8001396:	4770      	bx	lr

08001398 <pinMode>:
void pinMode(int state){
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0308 	add.w	r3, r7, #8
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
	if(state == 0) // INPUT
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10e      	bne.n	80013d2 <pinMode+0x3a>
	{
		GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80013b4:	2372      	movs	r3, #114	; 0x72
 80013b6:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2302      	movs	r3, #2
 80013c2:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	4619      	mov	r1, r3
 80013ca:	480c      	ldr	r0, [pc, #48]	; (80013fc <pinMode+0x64>)
 80013cc:	f001 fdd8 	bl	8002f80 <HAL_GPIO_Init>
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
	}
}
 80013d0:	e010      	b.n	80013f4 <pinMode+0x5c>
	else if(state == 1) // OUTPUT
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d10d      	bne.n	80013f4 <pinMode+0x5c>
		GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80013d8:	2372      	movs	r3, #114	; 0x72
 80013da:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	2302      	movs	r3, #2
 80013e6:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	4619      	mov	r1, r3
 80013ee:	4803      	ldr	r0, [pc, #12]	; (80013fc <pinMode+0x64>)
 80013f0:	f001 fdc6 	bl	8002f80 <HAL_GPIO_Init>
}
 80013f4:	bf00      	nop
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40010800 	.word	0x40010800

08001400 <getDistances>:
void getDistances(){
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	pinMode(1);
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff ffc7 	bl	8001398 <pinMode>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 800140a:	2201      	movs	r2, #1
 800140c:	2102      	movs	r1, #2
 800140e:	4864      	ldr	r0, [pc, #400]	; (80015a0 <getDistances+0x1a0>)
 8001410:	f001 ff51 	bl	80032b6 <HAL_GPIO_WritePin>
	delay_us(10);
 8001414:	200a      	movs	r0, #10
 8001416:	f7ff fde7 	bl	8000fe8 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	2102      	movs	r1, #2
 800141e:	4860      	ldr	r0, [pc, #384]	; (80015a0 <getDistances+0x1a0>)
 8001420:	f001 ff49 	bl	80032b6 <HAL_GPIO_WritePin>
	pinMode(0);
 8001424:	2000      	movs	r0, #0
 8001426:	f7ff ffb7 	bl	8001398 <pinMode>
	srf_cnt = 0;
 800142a:	4b5e      	ldr	r3, [pc, #376]	; (80015a4 <getDistances+0x1a4>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0);
 8001430:	bf00      	nop
 8001432:	2102      	movs	r1, #2
 8001434:	485a      	ldr	r0, [pc, #360]	; (80015a0 <getDistances+0x1a0>)
 8001436:	f001 ff27 	bl	8003288 <HAL_GPIO_ReadPin>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f8      	beq.n	8001432 <getDistances+0x32>
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) srf_cnt++;
 8001440:	e004      	b.n	800144c <getDistances+0x4c>
 8001442:	4b58      	ldr	r3, [pc, #352]	; (80015a4 <getDistances+0x1a4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	3301      	adds	r3, #1
 8001448:	4a56      	ldr	r2, [pc, #344]	; (80015a4 <getDistances+0x1a4>)
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	2102      	movs	r1, #2
 800144e:	4854      	ldr	r0, [pc, #336]	; (80015a0 <getDistances+0x1a0>)
 8001450:	f001 ff1a 	bl	8003288 <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	2b01      	cmp	r3, #1
 8001458:	d0f3      	beq.n	8001442 <getDistances+0x42>
	Front_Dist = srf_cnt/52;
 800145a:	4b52      	ldr	r3, [pc, #328]	; (80015a4 <getDistances+0x1a4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a52      	ldr	r2, [pc, #328]	; (80015a8 <getDistances+0x1a8>)
 8001460:	fba2 2303 	umull	r2, r3, r2, r3
 8001464:	091b      	lsrs	r3, r3, #4
 8001466:	4a51      	ldr	r2, [pc, #324]	; (80015ac <getDistances+0x1ac>)
 8001468:	6013      	str	r3, [r2, #0]

	pinMode(1);
 800146a:	2001      	movs	r0, #1
 800146c:	f7ff ff94 	bl	8001398 <pinMode>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	2110      	movs	r1, #16
 8001474:	484a      	ldr	r0, [pc, #296]	; (80015a0 <getDistances+0x1a0>)
 8001476:	f001 ff1e 	bl	80032b6 <HAL_GPIO_WritePin>
	delay_us(10);
 800147a:	200a      	movs	r0, #10
 800147c:	f7ff fdb4 	bl	8000fe8 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001480:	2200      	movs	r2, #0
 8001482:	2110      	movs	r1, #16
 8001484:	4846      	ldr	r0, [pc, #280]	; (80015a0 <getDistances+0x1a0>)
 8001486:	f001 ff16 	bl	80032b6 <HAL_GPIO_WritePin>
	pinMode(0);
 800148a:	2000      	movs	r0, #0
 800148c:	f7ff ff84 	bl	8001398 <pinMode>
	srf_cnt = 0;
 8001490:	4b44      	ldr	r3, [pc, #272]	; (80015a4 <getDistances+0x1a4>)
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0);
 8001496:	bf00      	nop
 8001498:	2110      	movs	r1, #16
 800149a:	4841      	ldr	r0, [pc, #260]	; (80015a0 <getDistances+0x1a0>)
 800149c:	f001 fef4 	bl	8003288 <HAL_GPIO_ReadPin>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d0f8      	beq.n	8001498 <getDistances+0x98>
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1) srf_cnt++;
 80014a6:	e004      	b.n	80014b2 <getDistances+0xb2>
 80014a8:	4b3e      	ldr	r3, [pc, #248]	; (80015a4 <getDistances+0x1a4>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a3d      	ldr	r2, [pc, #244]	; (80015a4 <getDistances+0x1a4>)
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	2110      	movs	r1, #16
 80014b4:	483a      	ldr	r0, [pc, #232]	; (80015a0 <getDistances+0x1a0>)
 80014b6:	f001 fee7 	bl	8003288 <HAL_GPIO_ReadPin>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d0f3      	beq.n	80014a8 <getDistances+0xa8>
	Right_Dist = srf_cnt/52;
 80014c0:	4b38      	ldr	r3, [pc, #224]	; (80015a4 <getDistances+0x1a4>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a38      	ldr	r2, [pc, #224]	; (80015a8 <getDistances+0x1a8>)
 80014c6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ca:	091b      	lsrs	r3, r3, #4
 80014cc:	4a38      	ldr	r2, [pc, #224]	; (80015b0 <getDistances+0x1b0>)
 80014ce:	6013      	str	r3, [r2, #0]

	pinMode(1);
 80014d0:	2001      	movs	r0, #1
 80014d2:	f7ff ff61 	bl	8001398 <pinMode>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	2120      	movs	r1, #32
 80014da:	4831      	ldr	r0, [pc, #196]	; (80015a0 <getDistances+0x1a0>)
 80014dc:	f001 feeb 	bl	80032b6 <HAL_GPIO_WritePin>
	delay_us(10);
 80014e0:	200a      	movs	r0, #10
 80014e2:	f7ff fd81 	bl	8000fe8 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2120      	movs	r1, #32
 80014ea:	482d      	ldr	r0, [pc, #180]	; (80015a0 <getDistances+0x1a0>)
 80014ec:	f001 fee3 	bl	80032b6 <HAL_GPIO_WritePin>
	pinMode(0);
 80014f0:	2000      	movs	r0, #0
 80014f2:	f7ff ff51 	bl	8001398 <pinMode>
	srf_cnt = 0;
 80014f6:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <getDistances+0x1a4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0);
 80014fc:	bf00      	nop
 80014fe:	2120      	movs	r1, #32
 8001500:	4827      	ldr	r0, [pc, #156]	; (80015a0 <getDistances+0x1a0>)
 8001502:	f001 fec1 	bl	8003288 <HAL_GPIO_ReadPin>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0f8      	beq.n	80014fe <getDistances+0xfe>
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 1) srf_cnt++;
 800150c:	e004      	b.n	8001518 <getDistances+0x118>
 800150e:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <getDistances+0x1a4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	3301      	adds	r3, #1
 8001514:	4a23      	ldr	r2, [pc, #140]	; (80015a4 <getDistances+0x1a4>)
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	2120      	movs	r1, #32
 800151a:	4821      	ldr	r0, [pc, #132]	; (80015a0 <getDistances+0x1a0>)
 800151c:	f001 feb4 	bl	8003288 <HAL_GPIO_ReadPin>
 8001520:	4603      	mov	r3, r0
 8001522:	2b01      	cmp	r3, #1
 8001524:	d0f3      	beq.n	800150e <getDistances+0x10e>
	Back_Dist = srf_cnt/52;
 8001526:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <getDistances+0x1a4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a1f      	ldr	r2, [pc, #124]	; (80015a8 <getDistances+0x1a8>)
 800152c:	fba2 2303 	umull	r2, r3, r2, r3
 8001530:	091b      	lsrs	r3, r3, #4
 8001532:	4a20      	ldr	r2, [pc, #128]	; (80015b4 <getDistances+0x1b4>)
 8001534:	6013      	str	r3, [r2, #0]

	pinMode(1);
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff ff2e 	bl	8001398 <pinMode>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 800153c:	2201      	movs	r2, #1
 800153e:	2140      	movs	r1, #64	; 0x40
 8001540:	4817      	ldr	r0, [pc, #92]	; (80015a0 <getDistances+0x1a0>)
 8001542:	f001 feb8 	bl	80032b6 <HAL_GPIO_WritePin>
	delay_us(10);
 8001546:	200a      	movs	r0, #10
 8001548:	f7ff fd4e 	bl	8000fe8 <delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 800154c:	2200      	movs	r2, #0
 800154e:	2140      	movs	r1, #64	; 0x40
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <getDistances+0x1a0>)
 8001552:	f001 feb0 	bl	80032b6 <HAL_GPIO_WritePin>
	pinMode(0);
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff ff1e 	bl	8001398 <pinMode>
	srf_cnt = 0;
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <getDistances+0x1a4>)
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0);
 8001562:	bf00      	nop
 8001564:	2140      	movs	r1, #64	; 0x40
 8001566:	480e      	ldr	r0, [pc, #56]	; (80015a0 <getDistances+0x1a0>)
 8001568:	f001 fe8e 	bl	8003288 <HAL_GPIO_ReadPin>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f8      	beq.n	8001564 <getDistances+0x164>
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1) srf_cnt++;
 8001572:	e004      	b.n	800157e <getDistances+0x17e>
 8001574:	4b0b      	ldr	r3, [pc, #44]	; (80015a4 <getDistances+0x1a4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <getDistances+0x1a4>)
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	2140      	movs	r1, #64	; 0x40
 8001580:	4807      	ldr	r0, [pc, #28]	; (80015a0 <getDistances+0x1a0>)
 8001582:	f001 fe81 	bl	8003288 <HAL_GPIO_ReadPin>
 8001586:	4603      	mov	r3, r0
 8001588:	2b01      	cmp	r3, #1
 800158a:	d0f3      	beq.n	8001574 <getDistances+0x174>
	Left_Dist = srf_cnt/52;
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <getDistances+0x1a4>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a05      	ldr	r2, [pc, #20]	; (80015a8 <getDistances+0x1a8>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	091b      	lsrs	r3, r3, #4
 8001598:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <getDistances+0x1b8>)
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40010800 	.word	0x40010800
 80015a4:	20000244 	.word	0x20000244
 80015a8:	4ec4ec4f 	.word	0x4ec4ec4f
 80015ac:	20000234 	.word	0x20000234
 80015b0:	2000023c 	.word	0x2000023c
 80015b4:	20000238 	.word	0x20000238
 80015b8:	20000240 	.word	0x20000240

080015bc <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	460b      	mov	r3, r1
 80015c6:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART1){
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a95      	ldr	r2, [pc, #596]	; (8001824 <HAL_UARTEx_RxEventCallback+0x268>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	f040 8158 	bne.w	8001884 <HAL_UARTEx_RxEventCallback+0x2c8>
		RED_ON;
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015da:	4893      	ldr	r0, [pc, #588]	; (8001828 <HAL_UARTEx_RxEventCallback+0x26c>)
 80015dc:	f001 fe6b 	bl	80032b6 <HAL_GPIO_WritePin>
		if(Rx1_Buff[0] == 'M') {
 80015e0:	4b92      	ldr	r3, [pc, #584]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b4d      	cmp	r3, #77	; 0x4d
 80015e6:	d13c      	bne.n	8001662 <HAL_UARTEx_RxEventCallback+0xa6>
		  if(Rx1_Buff[1]=='-') 	r1 =-(int)Rx1_Buff[2];
 80015e8:	4b90      	ldr	r3, [pc, #576]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80015ea:	785b      	ldrb	r3, [r3, #1]
 80015ec:	2b2d      	cmp	r3, #45	; 0x2d
 80015ee:	d105      	bne.n	80015fc <HAL_UARTEx_RxEventCallback+0x40>
 80015f0:	4b8e      	ldr	r3, [pc, #568]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80015f2:	789b      	ldrb	r3, [r3, #2]
 80015f4:	425b      	negs	r3, r3
 80015f6:	4a8e      	ldr	r2, [pc, #568]	; (8001830 <HAL_UARTEx_RxEventCallback+0x274>)
 80015f8:	6013      	str	r3, [r2, #0]
 80015fa:	e004      	b.n	8001606 <HAL_UARTEx_RxEventCallback+0x4a>
		  else  				r1 = (int)Rx1_Buff[2];
 80015fc:	4b8b      	ldr	r3, [pc, #556]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80015fe:	789b      	ldrb	r3, [r3, #2]
 8001600:	461a      	mov	r2, r3
 8001602:	4b8b      	ldr	r3, [pc, #556]	; (8001830 <HAL_UARTEx_RxEventCallback+0x274>)
 8001604:	601a      	str	r2, [r3, #0]
		  ////////////////
		  if(Rx1_Buff[3]=='-') 	r2 =-(int)Rx1_Buff[4];
 8001606:	4b89      	ldr	r3, [pc, #548]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001608:	78db      	ldrb	r3, [r3, #3]
 800160a:	2b2d      	cmp	r3, #45	; 0x2d
 800160c:	d105      	bne.n	800161a <HAL_UARTEx_RxEventCallback+0x5e>
 800160e:	4b87      	ldr	r3, [pc, #540]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001610:	791b      	ldrb	r3, [r3, #4]
 8001612:	425b      	negs	r3, r3
 8001614:	4a87      	ldr	r2, [pc, #540]	; (8001834 <HAL_UARTEx_RxEventCallback+0x278>)
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	e004      	b.n	8001624 <HAL_UARTEx_RxEventCallback+0x68>
		  else  				r2 = (int)Rx1_Buff[4];
 800161a:	4b84      	ldr	r3, [pc, #528]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800161c:	791b      	ldrb	r3, [r3, #4]
 800161e:	461a      	mov	r2, r3
 8001620:	4b84      	ldr	r3, [pc, #528]	; (8001834 <HAL_UARTEx_RxEventCallback+0x278>)
 8001622:	601a      	str	r2, [r3, #0]
		  ////////////////
		  if(Rx1_Buff[5]=='-') 	l2 =-(int)Rx1_Buff[6];
 8001624:	4b81      	ldr	r3, [pc, #516]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001626:	795b      	ldrb	r3, [r3, #5]
 8001628:	2b2d      	cmp	r3, #45	; 0x2d
 800162a:	d105      	bne.n	8001638 <HAL_UARTEx_RxEventCallback+0x7c>
 800162c:	4b7f      	ldr	r3, [pc, #508]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800162e:	799b      	ldrb	r3, [r3, #6]
 8001630:	425b      	negs	r3, r3
 8001632:	4a81      	ldr	r2, [pc, #516]	; (8001838 <HAL_UARTEx_RxEventCallback+0x27c>)
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	e004      	b.n	8001642 <HAL_UARTEx_RxEventCallback+0x86>
		  else  				l2 = (int)Rx1_Buff[6];
 8001638:	4b7c      	ldr	r3, [pc, #496]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800163a:	799b      	ldrb	r3, [r3, #6]
 800163c:	461a      	mov	r2, r3
 800163e:	4b7e      	ldr	r3, [pc, #504]	; (8001838 <HAL_UARTEx_RxEventCallback+0x27c>)
 8001640:	601a      	str	r2, [r3, #0]
		  ////////////////
		  if(Rx1_Buff[7]=='-') 	l1 =-(int)Rx1_Buff[8];
 8001642:	4b7a      	ldr	r3, [pc, #488]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001644:	79db      	ldrb	r3, [r3, #7]
 8001646:	2b2d      	cmp	r3, #45	; 0x2d
 8001648:	d105      	bne.n	8001656 <HAL_UARTEx_RxEventCallback+0x9a>
 800164a:	4b78      	ldr	r3, [pc, #480]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800164c:	7a1b      	ldrb	r3, [r3, #8]
 800164e:	425b      	negs	r3, r3
 8001650:	4a7a      	ldr	r2, [pc, #488]	; (800183c <HAL_UARTEx_RxEventCallback+0x280>)
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	e0d1      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
		  else  				l1 = (int)Rx1_Buff[8];
 8001656:	4b75      	ldr	r3, [pc, #468]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001658:	7a1b      	ldrb	r3, [r3, #8]
 800165a:	461a      	mov	r2, r3
 800165c:	4b77      	ldr	r3, [pc, #476]	; (800183c <HAL_UARTEx_RxEventCallback+0x280>)
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e0cb      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
		}
		else if(Rx1_Buff[0] == 'S') {
 8001662:	4b72      	ldr	r3, [pc, #456]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b53      	cmp	r3, #83	; 0x53
 8001668:	d114      	bne.n	8001694 <HAL_UARTEx_RxEventCallback+0xd8>
			HAL_UART_Transmit(&huart2, GY_Set_Command, 2, PHY_FULLDUPLEX_10M);
 800166a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800166e:	2202      	movs	r2, #2
 8001670:	4973      	ldr	r1, [pc, #460]	; (8001840 <HAL_UARTEx_RxEventCallback+0x284>)
 8001672:	4874      	ldr	r0, [pc, #464]	; (8001844 <HAL_UARTEx_RxEventCallback+0x288>)
 8001674:	f003 f8c7 	bl	8004806 <HAL_UART_Transmit>
			delay(100000);
 8001678:	4873      	ldr	r0, [pc, #460]	; (8001848 <HAL_UARTEx_RxEventCallback+0x28c>)
 800167a:	f7ff fe7d 	bl	8001378 <delay>
			HAL_UART_Transmit(&huart2, GY_Set_Command, 2, PHY_FULLDUPLEX_10M);
 800167e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001682:	2202      	movs	r2, #2
 8001684:	496e      	ldr	r1, [pc, #440]	; (8001840 <HAL_UARTEx_RxEventCallback+0x284>)
 8001686:	486f      	ldr	r0, [pc, #444]	; (8001844 <HAL_UARTEx_RxEventCallback+0x288>)
 8001688:	f003 f8bd 	bl	8004806 <HAL_UART_Transmit>
			delay(100000);
 800168c:	486e      	ldr	r0, [pc, #440]	; (8001848 <HAL_UARTEx_RxEventCallback+0x28c>)
 800168e:	f7ff fe73 	bl	8001378 <delay>
 8001692:	e0b2      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
		}
		else if(Rx1_Buff[0] == 'C') {
 8001694:	4b65      	ldr	r3, [pc, #404]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b43      	cmp	r3, #67	; 0x43
 800169a:	d127      	bne.n	80016ec <HAL_UARTEx_RxEventCallback+0x130>
			if(Rx1_Buff[1] == 'T'){
 800169c:	4b63      	ldr	r3, [pc, #396]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800169e:	785b      	ldrb	r3, [r3, #1]
 80016a0:	2b54      	cmp	r3, #84	; 0x54
 80016a2:	d10a      	bne.n	80016ba <HAL_UARTEx_RxEventCallback+0xfe>
				if(Correction_EN == 1) Correction_EN = 0;
 80016a4:	4b69      	ldr	r3, [pc, #420]	; (800184c <HAL_UARTEx_RxEventCallback+0x290>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d103      	bne.n	80016b4 <HAL_UARTEx_RxEventCallback+0xf8>
 80016ac:	4b67      	ldr	r3, [pc, #412]	; (800184c <HAL_UARTEx_RxEventCallback+0x290>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	e002      	b.n	80016ba <HAL_UARTEx_RxEventCallback+0xfe>
				else				   Correction_EN = 1;
 80016b4:	4b65      	ldr	r3, [pc, #404]	; (800184c <HAL_UARTEx_RxEventCallback+0x290>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	601a      	str	r2, [r3, #0]
			}if(Rx1_Buff[1] == '1'){
 80016ba:	4b5c      	ldr	r3, [pc, #368]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80016bc:	785b      	ldrb	r3, [r3, #1]
 80016be:	2b31      	cmp	r3, #49	; 0x31
 80016c0:	d102      	bne.n	80016c8 <HAL_UARTEx_RxEventCallback+0x10c>
				Correction_EN = 1;
 80016c2:	4b62      	ldr	r3, [pc, #392]	; (800184c <HAL_UARTEx_RxEventCallback+0x290>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	601a      	str	r2, [r3, #0]
			}if(Rx1_Buff[1] == '0'){
 80016c8:	4b58      	ldr	r3, [pc, #352]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80016ca:	785b      	ldrb	r3, [r3, #1]
 80016cc:	2b30      	cmp	r3, #48	; 0x30
 80016ce:	d102      	bne.n	80016d6 <HAL_UARTEx_RxEventCallback+0x11a>
				Correction_EN = 0;
 80016d0:	4b5e      	ldr	r3, [pc, #376]	; (800184c <HAL_UARTEx_RxEventCallback+0x290>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
			}
			time = 0;
 80016d6:	4b5e      	ldr	r3, [pc, #376]	; (8001850 <HAL_UARTEx_RxEventCallback+0x294>)
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
			beginTime = HAL_GetTick();
 80016de:	f001 f875 	bl	80027cc <HAL_GetTick>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b5b      	ldr	r3, [pc, #364]	; (8001854 <HAL_UARTEx_RxEventCallback+0x298>)
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	e086      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
		}
		else if(Rx1_Buff[0] == 'D') {
 80016ec:	4b4f      	ldr	r3, [pc, #316]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b44      	cmp	r3, #68	; 0x44
 80016f2:	d13e      	bne.n	8001772 <HAL_UARTEx_RxEventCallback+0x1b6>
			if(Rx1_Buff[1] == 'A' && Rx1_Buff[2] == 'L' && Rx1_Buff[3] == 'L'){
 80016f4:	4b4d      	ldr	r3, [pc, #308]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80016f6:	785b      	ldrb	r3, [r3, #1]
 80016f8:	2b41      	cmp	r3, #65	; 0x41
 80016fa:	d17e      	bne.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
 80016fc:	4b4b      	ldr	r3, [pc, #300]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 80016fe:	789b      	ldrb	r3, [r3, #2]
 8001700:	2b4c      	cmp	r3, #76	; 0x4c
 8001702:	d17a      	bne.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
 8001704:	4b49      	ldr	r3, [pc, #292]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001706:	78db      	ldrb	r3, [r3, #3]
 8001708:	2b4c      	cmp	r3, #76	; 0x4c
 800170a:	d176      	bne.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
				getDistances();
 800170c:	f7ff fe78 	bl	8001400 <getDistances>
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 8001710:	4b51      	ldr	r3, [pc, #324]	; (8001858 <HAL_UARTEx_RxEventCallback+0x29c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	121b      	asrs	r3, r3, #8
 8001718:	b2db      	uxtb	r3, r3
 800171a:	733b      	strb	r3, [r7, #12]
 800171c:	4b4e      	ldr	r3, [pc, #312]	; (8001858 <HAL_UARTEx_RxEventCallback+0x29c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	737b      	strb	r3, [r7, #13]
									 (uint8_t) Right_Dist >> 8,(uint8_t) Right_Dist & 0xFF,
 8001724:	4b4d      	ldr	r3, [pc, #308]	; (800185c <HAL_UARTEx_RxEventCallback+0x2a0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	121b      	asrs	r3, r3, #8
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 800172c:	b2db      	uxtb	r3, r3
 800172e:	73bb      	strb	r3, [r7, #14]
									 (uint8_t) Right_Dist >> 8,(uint8_t) Right_Dist & 0xFF,
 8001730:	4b4a      	ldr	r3, [pc, #296]	; (800185c <HAL_UARTEx_RxEventCallback+0x2a0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	b2db      	uxtb	r3, r3
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 8001736:	73fb      	strb	r3, [r7, #15]
									 (uint8_t) Back_Dist  >> 8,(uint8_t) Back_Dist  & 0xFF,
 8001738:	4b49      	ldr	r3, [pc, #292]	; (8001860 <HAL_UARTEx_RxEventCallback+0x2a4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	121b      	asrs	r3, r3, #8
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 8001740:	b2db      	uxtb	r3, r3
 8001742:	743b      	strb	r3, [r7, #16]
									 (uint8_t) Back_Dist  >> 8,(uint8_t) Back_Dist  & 0xFF,
 8001744:	4b46      	ldr	r3, [pc, #280]	; (8001860 <HAL_UARTEx_RxEventCallback+0x2a4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	b2db      	uxtb	r3, r3
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 800174a:	747b      	strb	r3, [r7, #17]
									 (uint8_t) Left_Dist  >> 8,(uint8_t) Left_Dist  & 0xFF};
 800174c:	4b45      	ldr	r3, [pc, #276]	; (8001864 <HAL_UARTEx_RxEventCallback+0x2a8>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	121b      	asrs	r3, r3, #8
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 8001754:	b2db      	uxtb	r3, r3
 8001756:	74bb      	strb	r3, [r7, #18]
									 (uint8_t) Left_Dist  >> 8,(uint8_t) Left_Dist  & 0xFF};
 8001758:	4b42      	ldr	r3, [pc, #264]	; (8001864 <HAL_UARTEx_RxEventCallback+0x2a8>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
				uint8_t tx_data[] = {(uint8_t) Front_Dist >> 8,(uint8_t) Front_Dist & 0xFF,
 800175e:	74fb      	strb	r3, [r7, #19]
				HAL_UART_Transmit(&huart1, tx_data, 8, PHY_FULLDUPLEX_10M);
 8001760:	f107 010c 	add.w	r1, r7, #12
 8001764:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001768:	2208      	movs	r2, #8
 800176a:	483f      	ldr	r0, [pc, #252]	; (8001868 <HAL_UARTEx_RxEventCallback+0x2ac>)
 800176c:	f003 f84b 	bl	8004806 <HAL_UART_Transmit>
 8001770:	e043      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
			}
		}
		else if(Rx1_Buff[0] == 'P') {
 8001772:	4b2e      	ldr	r3, [pc, #184]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b50      	cmp	r3, #80	; 0x50
 8001778:	d104      	bne.n	8001784 <HAL_UARTEx_RxEventCallback+0x1c8>
			look_direction = Rx1_Buff[1];
 800177a:	4b2c      	ldr	r3, [pc, #176]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800177c:	785a      	ldrb	r2, [r3, #1]
 800177e:	4b3b      	ldr	r3, [pc, #236]	; (800186c <HAL_UARTEx_RxEventCallback+0x2b0>)
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e03a      	b.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
		}
		else if(Rx1_Buff[0] == 'H') {
 8001784:	4b29      	ldr	r3, [pc, #164]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b48      	cmp	r3, #72	; 0x48
 800178a:	d136      	bne.n	80017fa <HAL_UARTEx_RxEventCallback+0x23e>
			tx_data[0] = (uint8_t) (Heading + 360) >> 8;
 800178c:	4b38      	ldr	r3, [pc, #224]	; (8001870 <HAL_UARTEx_RxEventCallback+0x2b4>)
 800178e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	3368      	adds	r3, #104	; 0x68
 8001796:	b2db      	uxtb	r3, r3
 8001798:	121b      	asrs	r3, r3, #8
 800179a:	b2da      	uxtb	r2, r3
 800179c:	4b35      	ldr	r3, [pc, #212]	; (8001874 <HAL_UARTEx_RxEventCallback+0x2b8>)
 800179e:	701a      	strb	r2, [r3, #0]
			tx_data[1] = (uint8_t) (Heading + 360) & 0xFF;
 80017a0:	4b33      	ldr	r3, [pc, #204]	; (8001870 <HAL_UARTEx_RxEventCallback+0x2b4>)
 80017a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	3368      	adds	r3, #104	; 0x68
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b31      	ldr	r3, [pc, #196]	; (8001874 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80017ae:	705a      	strb	r2, [r3, #1]
			tx_data[2] = (uint8_t) (thetaD + 360) >> 8;
 80017b0:	4b31      	ldr	r3, [pc, #196]	; (8001878 <HAL_UARTEx_RxEventCallback+0x2bc>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4931      	ldr	r1, [pc, #196]	; (800187c <HAL_UARTEx_RxEventCallback+0x2c0>)
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff fa52 	bl	8000c60 <__addsf3>
 80017bc:	4603      	mov	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fbf2 	bl	8000fa8 <__aeabi_f2uiz>
 80017c4:	4603      	mov	r3, r0
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	121b      	asrs	r3, r3, #8
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80017ce:	709a      	strb	r2, [r3, #2]
			tx_data[3] = (uint8_t) (thetaD + 360) & 0xFF;
 80017d0:	4b29      	ldr	r3, [pc, #164]	; (8001878 <HAL_UARTEx_RxEventCallback+0x2bc>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4929      	ldr	r1, [pc, #164]	; (800187c <HAL_UARTEx_RxEventCallback+0x2c0>)
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fa42 	bl	8000c60 <__addsf3>
 80017dc:	4603      	mov	r3, r0
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fbe2 	bl	8000fa8 <__aeabi_f2uiz>
 80017e4:	4603      	mov	r3, r0
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	4b22      	ldr	r3, [pc, #136]	; (8001874 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80017ea:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit(&huart1, tx_data, 4, PHY_FULLDUPLEX_10M);
 80017ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017f0:	2204      	movs	r2, #4
 80017f2:	4920      	ldr	r1, [pc, #128]	; (8001874 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80017f4:	481c      	ldr	r0, [pc, #112]	; (8001868 <HAL_UARTEx_RxEventCallback+0x2ac>)
 80017f6:	f003 f806 	bl	8004806 <HAL_UART_Transmit>
		}

		RED_OFF;
 80017fa:	2200      	movs	r2, #0
 80017fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <HAL_UARTEx_RxEventCallback+0x26c>)
 8001802:	f001 fd58 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx1_Buff, RX1_Size);
 8001806:	2209      	movs	r2, #9
 8001808:	4908      	ldr	r1, [pc, #32]	; (800182c <HAL_UARTEx_RxEventCallback+0x270>)
 800180a:	4817      	ldr	r0, [pc, #92]	; (8001868 <HAL_UARTEx_RxEventCallback+0x2ac>)
 800180c:	f003 f88d 	bl	800492a <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 0204 	bic.w	r2, r2, #4
 800181e:	601a      	str	r2, [r3, #0]
		GREEN_OFF;
		HAL_UART_Transmit(&huart2, GY_Request_Command, 2, PHY_FULLDUPLEX_10M);
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Rx2_Buff, RX2_Size);
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
	}
}
 8001820:	e16d      	b.n	8001afe <HAL_UARTEx_RxEventCallback+0x542>
 8001822:	bf00      	nop
 8001824:	40013800 	.word	0x40013800
 8001828:	40011000 	.word	0x40011000
 800182c:	200001e4 	.word	0x200001e4
 8001830:	20000204 	.word	0x20000204
 8001834:	20000200 	.word	0x20000200
 8001838:	200001fc 	.word	0x200001fc
 800183c:	200001f8 	.word	0x200001f8
 8001840:	20000018 	.word	0x20000018
 8001844:	20000118 	.word	0x20000118
 8001848:	000186a0 	.word	0x000186a0
 800184c:	20000230 	.word	0x20000230
 8001850:	20000214 	.word	0x20000214
 8001854:	20000250 	.word	0x20000250
 8001858:	20000234 	.word	0x20000234
 800185c:	2000023c 	.word	0x2000023c
 8001860:	20000238 	.word	0x20000238
 8001864:	20000240 	.word	0x20000240
 8001868:	200000d4 	.word	0x200000d4
 800186c:	20000000 	.word	0x20000000
 8001870:	2000020c 	.word	0x2000020c
 8001874:	20000248 	.word	0x20000248
 8001878:	20000210 	.word	0x20000210
 800187c:	43b40000 	.word	0x43b40000
 8001880:	2000015c 	.word	0x2000015c
	else if(huart->Instance == USART2){
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a9f      	ldr	r2, [pc, #636]	; (8001b08 <HAL_UARTEx_RxEventCallback+0x54c>)
 800188a:	4293      	cmp	r3, r2
 800188c:	f040 8137 	bne.w	8001afe <HAL_UARTEx_RxEventCallback+0x542>
		GREEN_ON;
 8001890:	2201      	movs	r2, #1
 8001892:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001896:	489d      	ldr	r0, [pc, #628]	; (8001b0c <HAL_UARTEx_RxEventCallback+0x550>)
 8001898:	f001 fd0d 	bl	80032b6 <HAL_GPIO_WritePin>
		for(int i=0; i<RX2_Size; i++){
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	e10f      	b.n	8001ac2 <HAL_UARTEx_RxEventCallback+0x506>
			if(Rx2_Buff[i] == 0xAA){
 80018a2:	4a9b      	ldr	r2, [pc, #620]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2baa      	cmp	r3, #170	; 0xaa
 80018ac:	f040 8106 	bne.w	8001abc <HAL_UARTEx_RxEventCallback+0x500>
				Heading_f = (int16_t)(Rx2_Buff[(i+1)%8]<<8 | Rx2_Buff[(i+2)%8])/100.00;
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	3301      	adds	r3, #1
 80018b4:	425a      	negs	r2, r3
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	f002 0207 	and.w	r2, r2, #7
 80018be:	bf58      	it	pl
 80018c0:	4253      	negpl	r3, r2
 80018c2:	4a93      	ldr	r2, [pc, #588]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 80018c4:	5cd3      	ldrb	r3, [r2, r3]
 80018c6:	021b      	lsls	r3, r3, #8
 80018c8:	b21a      	sxth	r2, r3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3302      	adds	r3, #2
 80018ce:	4259      	negs	r1, r3
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	f001 0107 	and.w	r1, r1, #7
 80018d8:	bf58      	it	pl
 80018da:	424b      	negpl	r3, r1
 80018dc:	498c      	ldr	r1, [pc, #560]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 80018de:	5ccb      	ldrb	r3, [r1, r3]
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fe38 	bl	800055c <__aeabi_i2d>
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	4b88      	ldr	r3, [pc, #544]	; (8001b14 <HAL_UARTEx_RxEventCallback+0x558>)
 80018f2:	f7fe ffc7 	bl	8000884 <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f959 	bl	8000bb4 <__aeabi_d2f>
 8001902:	4603      	mov	r3, r0
 8001904:	4a84      	ldr	r2, [pc, #528]	; (8001b18 <HAL_UARTEx_RxEventCallback+0x55c>)
 8001906:	6013      	str	r3, [r2, #0]
				Heading = (int16_t)(Rx2_Buff[(i+1)%8]<<8 | Rx2_Buff[(i+2)%8])/100.00;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	3301      	adds	r3, #1
 800190c:	425a      	negs	r2, r3
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	f002 0207 	and.w	r2, r2, #7
 8001916:	bf58      	it	pl
 8001918:	4253      	negpl	r3, r2
 800191a:	4a7d      	ldr	r2, [pc, #500]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 800191c:	5cd3      	ldrb	r3, [r2, r3]
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	b21a      	sxth	r2, r3
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3302      	adds	r3, #2
 8001926:	4259      	negs	r1, r3
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	f001 0107 	and.w	r1, r1, #7
 8001930:	bf58      	it	pl
 8001932:	424b      	negpl	r3, r1
 8001934:	4976      	ldr	r1, [pc, #472]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 8001936:	5ccb      	ldrb	r3, [r1, r3]
 8001938:	b21b      	sxth	r3, r3
 800193a:	4313      	orrs	r3, r2
 800193c:	b21b      	sxth	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fe0c 	bl	800055c <__aeabi_i2d>
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b72      	ldr	r3, [pc, #456]	; (8001b14 <HAL_UARTEx_RxEventCallback+0x558>)
 800194a:	f7fe ff9b 	bl	8000884 <__aeabi_ddiv>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4610      	mov	r0, r2
 8001954:	4619      	mov	r1, r3
 8001956:	f7ff f905 	bl	8000b64 <__aeabi_d2iz>
 800195a:	4603      	mov	r3, r0
 800195c:	b21a      	sxth	r2, r3
 800195e:	4b6f      	ldr	r3, [pc, #444]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001960:	801a      	strh	r2, [r3, #0]
				Pitch = (int16_t)(Rx2_Buff[(i+3)%8]<<8 | Rx2_Buff[(i+4)%8])/100.00;
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3303      	adds	r3, #3
 8001966:	425a      	negs	r2, r3
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	f002 0207 	and.w	r2, r2, #7
 8001970:	bf58      	it	pl
 8001972:	4253      	negpl	r3, r2
 8001974:	4a66      	ldr	r2, [pc, #408]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 8001976:	5cd3      	ldrb	r3, [r2, r3]
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	b21a      	sxth	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	3304      	adds	r3, #4
 8001980:	4259      	negs	r1, r3
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	f001 0107 	and.w	r1, r1, #7
 800198a:	bf58      	it	pl
 800198c:	424b      	negpl	r3, r1
 800198e:	4960      	ldr	r1, [pc, #384]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 8001990:	5ccb      	ldrb	r3, [r1, r3]
 8001992:	b21b      	sxth	r3, r3
 8001994:	4313      	orrs	r3, r2
 8001996:	b21b      	sxth	r3, r3
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fddf 	bl	800055c <__aeabi_i2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b5c      	ldr	r3, [pc, #368]	; (8001b14 <HAL_UARTEx_RxEventCallback+0x558>)
 80019a4:	f7fe ff6e 	bl	8000884 <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4610      	mov	r0, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	f7ff f8d8 	bl	8000b64 <__aeabi_d2iz>
 80019b4:	4603      	mov	r3, r0
 80019b6:	b21a      	sxth	r2, r3
 80019b8:	4b59      	ldr	r3, [pc, #356]	; (8001b20 <HAL_UARTEx_RxEventCallback+0x564>)
 80019ba:	801a      	strh	r2, [r3, #0]
				Roll = (int16_t)(Rx2_Buff[(i+5)%8]<<8 | Rx2_Buff[(i+6)%8])/100.00;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3305      	adds	r3, #5
 80019c0:	425a      	negs	r2, r3
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	f002 0207 	and.w	r2, r2, #7
 80019ca:	bf58      	it	pl
 80019cc:	4253      	negpl	r3, r2
 80019ce:	4a50      	ldr	r2, [pc, #320]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 80019d0:	5cd3      	ldrb	r3, [r2, r3]
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	b21a      	sxth	r2, r3
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	3306      	adds	r3, #6
 80019da:	4259      	negs	r1, r3
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	f001 0107 	and.w	r1, r1, #7
 80019e4:	bf58      	it	pl
 80019e6:	424b      	negpl	r3, r1
 80019e8:	4949      	ldr	r1, [pc, #292]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	b21b      	sxth	r3, r3
 80019ee:	4313      	orrs	r3, r2
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fdb2 	bl	800055c <__aeabi_i2d>
 80019f8:	f04f 0200 	mov.w	r2, #0
 80019fc:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <HAL_UARTEx_RxEventCallback+0x558>)
 80019fe:	f7fe ff41 	bl	8000884 <__aeabi_ddiv>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f8ab 	bl	8000b64 <__aeabi_d2iz>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b21a      	sxth	r2, r3
 8001a12:	4b44      	ldr	r3, [pc, #272]	; (8001b24 <HAL_UARTEx_RxEventCallback+0x568>)
 8001a14:	801a      	strh	r2, [r3, #0]
				if(look_direction == 'W'){
 8001a16:	4b44      	ldr	r3, [pc, #272]	; (8001b28 <HAL_UARTEx_RxEventCallback+0x56c>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b57      	cmp	r3, #87	; 0x57
 8001a1c:	d108      	bne.n	8001a30 <HAL_UARTEx_RxEventCallback+0x474>
					Heading -= 90;
 8001a1e:	4b3f      	ldr	r3, [pc, #252]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	3b5a      	subs	r3, #90	; 0x5a
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	b21a      	sxth	r2, r3
 8001a2c:	4b3b      	ldr	r3, [pc, #236]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a2e:	801a      	strh	r2, [r3, #0]
				if(look_direction == 'E'){
 8001a30:	4b3d      	ldr	r3, [pc, #244]	; (8001b28 <HAL_UARTEx_RxEventCallback+0x56c>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b45      	cmp	r3, #69	; 0x45
 8001a36:	d108      	bne.n	8001a4a <HAL_UARTEx_RxEventCallback+0x48e>
					Heading += 90;
 8001a38:	4b38      	ldr	r3, [pc, #224]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	335a      	adds	r3, #90	; 0x5a
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	4b35      	ldr	r3, [pc, #212]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a48:	801a      	strh	r2, [r3, #0]
				if(look_direction == 'S'){
 8001a4a:	4b37      	ldr	r3, [pc, #220]	; (8001b28 <HAL_UARTEx_RxEventCallback+0x56c>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b53      	cmp	r3, #83	; 0x53
 8001a50:	d117      	bne.n	8001a82 <HAL_UARTEx_RxEventCallback+0x4c6>
					if(Heading > 0) Heading = Heading - 180;
 8001a52:	4b32      	ldr	r3, [pc, #200]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	dd09      	ble.n	8001a70 <HAL_UARTEx_RxEventCallback+0x4b4>
 8001a5c:	4b2f      	ldr	r3, [pc, #188]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	3bb4      	subs	r3, #180	; 0xb4
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	b21a      	sxth	r2, r3
 8001a6a:	4b2c      	ldr	r3, [pc, #176]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a6c:	801a      	strh	r2, [r3, #0]
 8001a6e:	e008      	b.n	8001a82 <HAL_UARTEx_RxEventCallback+0x4c6>
					else		    Heading = Heading + 180;
 8001a70:	4b2a      	ldr	r3, [pc, #168]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	33b4      	adds	r3, #180	; 0xb4
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b21a      	sxth	r2, r3
 8001a7e:	4b27      	ldr	r3, [pc, #156]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a80:	801a      	strh	r2, [r3, #0]
				if(Heading > 180) Heading -= 180;
 8001a82:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a88:	2bb4      	cmp	r3, #180	; 0xb4
 8001a8a:	dd08      	ble.n	8001a9e <HAL_UARTEx_RxEventCallback+0x4e2>
 8001a8c:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3bb4      	subs	r3, #180	; 0xb4
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	b21a      	sxth	r2, r3
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001a9c:	801a      	strh	r2, [r3, #0]
				if(Heading <-180) Heading += 180;
 8001a9e:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001aa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aa4:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8001aa8:	da08      	bge.n	8001abc <HAL_UARTEx_RxEventCallback+0x500>
 8001aaa:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001aac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	33b4      	adds	r3, #180	; 0xb4
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	b21a      	sxth	r2, r3
 8001ab8:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <HAL_UARTEx_RxEventCallback+0x560>)
 8001aba:	801a      	strh	r2, [r3, #0]
		for(int i=0; i<RX2_Size; i++){
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b07      	cmp	r3, #7
 8001ac6:	f77f aeec 	ble.w	80018a2 <HAL_UARTEx_RxEventCallback+0x2e6>
		GREEN_OFF;
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ad0:	480e      	ldr	r0, [pc, #56]	; (8001b0c <HAL_UARTEx_RxEventCallback+0x550>)
 8001ad2:	f001 fbf0 	bl	80032b6 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(&huart2, GY_Request_Command, 2, PHY_FULLDUPLEX_10M);
 8001ad6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ada:	2202      	movs	r2, #2
 8001adc:	4913      	ldr	r1, [pc, #76]	; (8001b2c <HAL_UARTEx_RxEventCallback+0x570>)
 8001ade:	4814      	ldr	r0, [pc, #80]	; (8001b30 <HAL_UARTEx_RxEventCallback+0x574>)
 8001ae0:	f002 fe91 	bl	8004806 <HAL_UART_Transmit>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Rx2_Buff, RX2_Size);
 8001ae4:	2208      	movs	r2, #8
 8001ae6:	490a      	ldr	r1, [pc, #40]	; (8001b10 <HAL_UARTEx_RxEventCallback+0x554>)
 8001ae8:	4811      	ldr	r0, [pc, #68]	; (8001b30 <HAL_UARTEx_RxEventCallback+0x574>)
 8001aea:	f002 ff1e 	bl	800492a <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_UARTEx_RxEventCallback+0x578>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <HAL_UARTEx_RxEventCallback+0x578>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 0204 	bic.w	r2, r2, #4
 8001afc:	601a      	str	r2, [r3, #0]
}
 8001afe:	bf00      	nop
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40004400 	.word	0x40004400
 8001b0c:	40011000 	.word	0x40011000
 8001b10:	200001f0 	.word	0x200001f0
 8001b14:	40590000 	.word	0x40590000
 8001b18:	20000218 	.word	0x20000218
 8001b1c:	2000020c 	.word	0x2000020c
 8001b20:	20000208 	.word	0x20000208
 8001b24:	2000020a 	.word	0x2000020a
 8001b28:	20000000 	.word	0x20000000
 8001b2c:	20000014 	.word	0x20000014
 8001b30:	20000118 	.word	0x20000118
 8001b34:	200001a0 	.word	0x200001a0

08001b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b38:	b5b0      	push	{r4, r5, r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8001b3e:	f000 fded 	bl	800271c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b42:	f000 f9d3 	bl	8001eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b46:	f000 fb57 	bl	80021f8 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001b4a:	f000 fa61 	bl	8002010 <MX_TIM4_Init>
  MX_DMA_Init();
 8001b4e:	f000 fb2d 	bl	80021ac <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001b52:	f000 fad7 	bl	8002104 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b56:	f000 faff 	bl	8002158 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001b5a:	f000 fa09 	bl	8001f70 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001b5e:	2100      	movs	r1, #0
 8001b60:	4877      	ldr	r0, [pc, #476]	; (8001d40 <main+0x208>)
 8001b62:	f002 f8dd 	bl	8003d20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001b66:	2104      	movs	r1, #4
 8001b68:	4875      	ldr	r0, [pc, #468]	; (8001d40 <main+0x208>)
 8001b6a:	f002 f8d9 	bl	8003d20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001b6e:	2108      	movs	r1, #8
 8001b70:	4873      	ldr	r0, [pc, #460]	; (8001d40 <main+0x208>)
 8001b72:	f002 f8d5 	bl	8003d20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001b76:	210c      	movs	r1, #12
 8001b78:	4871      	ldr	r0, [pc, #452]	; (8001d40 <main+0x208>)
 8001b7a:	f002 f8d1 	bl	8003d20 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim1);
 8001b7e:	4871      	ldr	r0, [pc, #452]	; (8001d44 <main+0x20c>)
 8001b80:	f002 f834 	bl	8003bec <HAL_TIM_Base_Start>

  HAL_GPIO_WritePin(MOTORS_EN_GPIO_Port, MOTORS_EN_Pin, 1);
 8001b84:	2201      	movs	r2, #1
 8001b86:	2108      	movs	r1, #8
 8001b88:	486f      	ldr	r0, [pc, #444]	; (8001d48 <main+0x210>)
 8001b8a:	f001 fb94 	bl	80032b6 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1); // Red LED
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b94:	486d      	ldr	r0, [pc, #436]	; (8001d4c <main+0x214>)
 8001b96:	f001 fb8e 	bl	80032b6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); // Red LED
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ba0:	486a      	ldr	r0, [pc, #424]	; (8001d4c <main+0x214>)
 8001ba2:	f001 fb88 	bl	80032b6 <HAL_GPIO_WritePin>
  for(int i=0; i<5; i++){
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	e00f      	b.n	8001bcc <main+0x94>
	  HAL_Delay(100);
 8001bac:	2064      	movs	r0, #100	; 0x64
 8001bae:	f000 fe17 	bl	80027e0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14); // Red LED
 8001bb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bb6:	4865      	ldr	r0, [pc, #404]	; (8001d4c <main+0x214>)
 8001bb8:	f001 fb95 	bl	80032e6 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Green LED
 8001bbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bc0:	4862      	ldr	r0, [pc, #392]	; (8001d4c <main+0x214>)
 8001bc2:	f001 fb90 	bl	80032e6 <HAL_GPIO_TogglePin>
  for(int i=0; i<5; i++){
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	ddec      	ble.n	8001bac <main+0x74>
  }
  RED_OFF;
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bd8:	485c      	ldr	r0, [pc, #368]	; (8001d4c <main+0x214>)
 8001bda:	f001 fb6c 	bl	80032b6 <HAL_GPIO_WritePin>
  GREEN_OFF;
 8001bde:	2200      	movs	r2, #0
 8001be0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001be4:	4859      	ldr	r0, [pc, #356]	; (8001d4c <main+0x214>)
 8001be6:	f001 fb66 	bl	80032b6 <HAL_GPIO_WritePin>

  initGY();
 8001bea:	f7ff fb7d 	bl	80012e8 <initGY>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx1_Buff, RX1_Size);
 8001bee:	2209      	movs	r2, #9
 8001bf0:	4957      	ldr	r1, [pc, #348]	; (8001d50 <main+0x218>)
 8001bf2:	4858      	ldr	r0, [pc, #352]	; (8001d54 <main+0x21c>)
 8001bf4:	f002 fe99 	bl	800492a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001bf8:	4b57      	ldr	r3, [pc, #348]	; (8001d58 <main+0x220>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	4b56      	ldr	r3, [pc, #344]	; (8001d58 <main+0x220>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0204 	bic.w	r2, r2, #4
 8001c06:	601a      	str	r2, [r3, #0]

  HAL_UART_Transmit(&huart2, GY_Request_Command, 2, PHY_FULLDUPLEX_10M);
 8001c08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	4953      	ldr	r1, [pc, #332]	; (8001d5c <main+0x224>)
 8001c10:	4853      	ldr	r0, [pc, #332]	; (8001d60 <main+0x228>)
 8001c12:	f002 fdf8 	bl	8004806 <HAL_UART_Transmit>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Rx2_Buff, RX2_Size);
 8001c16:	2208      	movs	r2, #8
 8001c18:	4952      	ldr	r1, [pc, #328]	; (8001d64 <main+0x22c>)
 8001c1a:	4851      	ldr	r0, [pc, #324]	; (8001d60 <main+0x228>)
 8001c1c:	f002 fe85 	bl	800492a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001c20:	4b51      	ldr	r3, [pc, #324]	; (8001d68 <main+0x230>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4b50      	ldr	r3, [pc, #320]	; (8001d68 <main+0x230>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0204 	bic.w	r2, r2, #4
 8001c2e:	601a      	str	r2, [r3, #0]


  Last_Time = HAL_GetTick();
 8001c30:	f000 fdcc 	bl	80027cc <HAL_GetTick>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4a4d      	ldr	r2, [pc, #308]	; (8001d6c <main+0x234>)
 8001c38:	6013      	str	r3, [r2, #0]
  beginTime = HAL_GetTick();
 8001c3a:	f000 fdc7 	bl	80027cc <HAL_GetTick>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b4b      	ldr	r3, [pc, #300]	; (8001d70 <main+0x238>)
 8001c44:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  time = (HAL_GetTick() - beginTime)/1000.0;
 8001c46:	f000 fdc1 	bl	80027cc <HAL_GetTick>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4a48      	ldr	r2, [pc, #288]	; (8001d70 <main+0x238>)
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	1a9b      	subs	r3, r3, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fc72 	bl	800053c <__aeabi_ui2d>
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	4b45      	ldr	r3, [pc, #276]	; (8001d74 <main+0x23c>)
 8001c5e:	f7fe fe11 	bl	8000884 <__aeabi_ddiv>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7fe ffa3 	bl	8000bb4 <__aeabi_d2f>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4a41      	ldr	r2, [pc, #260]	; (8001d78 <main+0x240>)
 8001c72:	6013      	str	r3, [r2, #0]

	  thetaD = 30 * sin(time*0.2);
 8001c74:	4b40      	ldr	r3, [pc, #256]	; (8001d78 <main+0x240>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc81 	bl	8000580 <__aeabi_f2d>
 8001c7e:	a32e      	add	r3, pc, #184	; (adr r3, 8001d38 <main+0x200>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fcd4 	bl	8000630 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f003 fbe6 	bl	8005460 <sin>
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	4b38      	ldr	r3, [pc, #224]	; (8001d7c <main+0x244>)
 8001c9a:	f7fe fcc9 	bl	8000630 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f7fe ff85 	bl	8000bb4 <__aeabi_d2f>
 8001caa:	4603      	mov	r3, r0
 8001cac:	4a34      	ldr	r2, [pc, #208]	; (8001d80 <main+0x248>)
 8001cae:	6013      	str	r3, [r2, #0]

	  if(thetaD >  180) thetaD = thetaD - 360;
 8001cb0:	4b33      	ldr	r3, [pc, #204]	; (8001d80 <main+0x248>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4933      	ldr	r1, [pc, #204]	; (8001d84 <main+0x24c>)
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff f946 	bl	8000f48 <__aeabi_fcmpgt>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d009      	beq.n	8001cd6 <main+0x19e>
 8001cc2:	4b2f      	ldr	r3, [pc, #188]	; (8001d80 <main+0x248>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4930      	ldr	r1, [pc, #192]	; (8001d88 <main+0x250>)
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe ffc7 	bl	8000c5c <__aeabi_fsub>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b2b      	ldr	r3, [pc, #172]	; (8001d80 <main+0x248>)
 8001cd4:	601a      	str	r2, [r3, #0]
	  if(thetaD < -180) thetaD = thetaD + 360;
 8001cd6:	4b2a      	ldr	r3, [pc, #168]	; (8001d80 <main+0x248>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	492c      	ldr	r1, [pc, #176]	; (8001d8c <main+0x254>)
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff f915 	bl	8000f0c <__aeabi_fcmplt>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d009      	beq.n	8001cfc <main+0x1c4>
 8001ce8:	4b25      	ldr	r3, [pc, #148]	; (8001d80 <main+0x248>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4926      	ldr	r1, [pc, #152]	; (8001d88 <main+0x250>)
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe ffb6 	bl	8000c60 <__addsf3>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <main+0x248>)
 8001cfa:	601a      	str	r2, [r3, #0]

	  K_P = Heading_f;
 8001cfc:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <main+0x258>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a24      	ldr	r2, [pc, #144]	; (8001d94 <main+0x25c>)
 8001d02:	6013      	str	r3, [r2, #0]
	  if(HAL_GetTick() - Last_Time >= 100){
 8001d04:	f000 fd62 	bl	80027cc <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <main+0x234>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b63      	cmp	r3, #99	; 0x63
 8001d12:	f240 808c 	bls.w	8001e2e <main+0x2f6>
		  if(Heading == 0) {
 8001d16:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <main+0x260>)
 8001d18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d141      	bne.n	8001da4 <main+0x26c>
			  K_I = 0;
 8001d20:	4b1e      	ldr	r3, [pc, #120]	; (8001d9c <main+0x264>)
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
			  K_D = 0;
 8001d28:	4b1d      	ldr	r3, [pc, #116]	; (8001da0 <main+0x268>)
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	e074      	b.n	8001e1c <main+0x2e4>
 8001d32:	bf00      	nop
 8001d34:	f3af 8000 	nop.w
 8001d38:	9999999a 	.word	0x9999999a
 8001d3c:	3fc99999 	.word	0x3fc99999
 8001d40:	2000008c 	.word	0x2000008c
 8001d44:	20000044 	.word	0x20000044
 8001d48:	40010c00 	.word	0x40010c00
 8001d4c:	40011000 	.word	0x40011000
 8001d50:	200001e4 	.word	0x200001e4
 8001d54:	200000d4 	.word	0x200000d4
 8001d58:	2000015c 	.word	0x2000015c
 8001d5c:	20000014 	.word	0x20000014
 8001d60:	20000118 	.word	0x20000118
 8001d64:	200001f0 	.word	0x200001f0
 8001d68:	200001a0 	.word	0x200001a0
 8001d6c:	2000024c 	.word	0x2000024c
 8001d70:	20000250 	.word	0x20000250
 8001d74:	408f4000 	.word	0x408f4000
 8001d78:	20000214 	.word	0x20000214
 8001d7c:	403e0000 	.word	0x403e0000
 8001d80:	20000210 	.word	0x20000210
 8001d84:	43340000 	.word	0x43340000
 8001d88:	43b40000 	.word	0x43b40000
 8001d8c:	c3340000 	.word	0xc3340000
 8001d90:	20000218 	.word	0x20000218
 8001d94:	20000224 	.word	0x20000224
 8001d98:	2000020c 	.word	0x2000020c
 8001d9c:	20000228 	.word	0x20000228
 8001da0:	2000022c 	.word	0x2000022c
		  }else{
			  K_I =( (Heading_f) * (0.1))+K_I ;
 8001da4:	4b44      	ldr	r3, [pc, #272]	; (8001eb8 <main+0x380>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fbe9 	bl	8000580 <__aeabi_f2d>
 8001dae:	a340      	add	r3, pc, #256	; (adr r3, 8001eb0 <main+0x378>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fc3c 	bl	8000630 <__aeabi_dmul>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4614      	mov	r4, r2
 8001dbe:	461d      	mov	r5, r3
 8001dc0:	4b3e      	ldr	r3, [pc, #248]	; (8001ebc <main+0x384>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe fbdb 	bl	8000580 <__aeabi_f2d>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4620      	mov	r0, r4
 8001dd0:	4629      	mov	r1, r5
 8001dd2:	f7fe fa77 	bl	80002c4 <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4610      	mov	r0, r2
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f7fe fee9 	bl	8000bb4 <__aeabi_d2f>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4a35      	ldr	r2, [pc, #212]	; (8001ebc <main+0x384>)
 8001de6:	6013      	str	r3, [r2, #0]
			  K_D = (Heading_f - Last_Heading)/0.1;
 8001de8:	4b33      	ldr	r3, [pc, #204]	; (8001eb8 <main+0x380>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a34      	ldr	r2, [pc, #208]	; (8001ec0 <main+0x388>)
 8001dee:	6812      	ldr	r2, [r2, #0]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7fe ff32 	bl	8000c5c <__aeabi_fsub>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fbc0 	bl	8000580 <__aeabi_f2d>
 8001e00:	a32b      	add	r3, pc, #172	; (adr r3, 8001eb0 <main+0x378>)
 8001e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e06:	f7fe fd3d 	bl	8000884 <__aeabi_ddiv>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4619      	mov	r1, r3
 8001e12:	f7fe fecf 	bl	8000bb4 <__aeabi_d2f>
 8001e16:	4603      	mov	r3, r0
 8001e18:	4a2a      	ldr	r2, [pc, #168]	; (8001ec4 <main+0x38c>)
 8001e1a:	6013      	str	r3, [r2, #0]
		  }
		  Last_Time = HAL_GetTick();
 8001e1c:	f000 fcd6 	bl	80027cc <HAL_GetTick>
 8001e20:	4603      	mov	r3, r0
 8001e22:	4a29      	ldr	r2, [pc, #164]	; (8001ec8 <main+0x390>)
 8001e24:	6013      	str	r3, [r2, #0]
		  Last_Heading = Heading_f;
 8001e26:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <main+0x380>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a25      	ldr	r2, [pc, #148]	; (8001ec0 <main+0x388>)
 8001e2c:	6013      	str	r3, [r2, #0]
	  }
	  // correction = 2.1 * K_P + 0.43 * K_I + 0.0 * K_D;
	  correction = 4 * (Heading - thetaD);//1 * K_P + 100 * K_I + 1 * K_D;
 8001e2e:	4b27      	ldr	r3, [pc, #156]	; (8001ecc <main+0x394>)
 8001e30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe ffc7 	bl	8000dc8 <__aeabi_i2f>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <main+0x398>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	4610      	mov	r0, r2
 8001e44:	f7fe ff0a 	bl	8000c5c <__aeabi_fsub>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe f97e 	bl	8000150 <__aeabi_fmul>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff f880 	bl	8000f5c <__aeabi_f2iz>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4a1d      	ldr	r2, [pc, #116]	; (8001ed4 <main+0x39c>)
 8001e60:	6013      	str	r3, [r2, #0]


	  if(Correction_EN == 1)
 8001e62:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <main+0x3a0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d117      	bne.n	8001e9a <main+0x362>
		  motor(l1 + correction, l2 + correction, r2 + correction, r1 + correction);
 8001e6a:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <main+0x3a4>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <main+0x39c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	18d0      	adds	r0, r2, r3
 8001e74:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <main+0x3a8>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <main+0x39c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	18d1      	adds	r1, r2, r3
 8001e7e:	4b19      	ldr	r3, [pc, #100]	; (8001ee4 <main+0x3ac>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <main+0x39c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	18d4      	adds	r4, r2, r3
 8001e88:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <main+0x3b0>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <main+0x39c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4413      	add	r3, r2
 8001e92:	4622      	mov	r2, r4
 8001e94:	f7ff f8c0 	bl	8001018 <motor>
 8001e98:	e6d5      	b.n	8001c46 <main+0x10e>
	  else
		  motor(l1, l2, r2, r1);
 8001e9a:	4b10      	ldr	r3, [pc, #64]	; (8001edc <main+0x3a4>)
 8001e9c:	6818      	ldr	r0, [r3, #0]
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <main+0x3a8>)
 8001ea0:	6819      	ldr	r1, [r3, #0]
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <main+0x3ac>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <main+0x3b0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f7ff f8b5 	bl	8001018 <motor>
	  time = (HAL_GetTick() - beginTime)/1000.0;
 8001eae:	e6ca      	b.n	8001c46 <main+0x10e>
 8001eb0:	9999999a 	.word	0x9999999a
 8001eb4:	3fb99999 	.word	0x3fb99999
 8001eb8:	20000218 	.word	0x20000218
 8001ebc:	20000228 	.word	0x20000228
 8001ec0:	2000021c 	.word	0x2000021c
 8001ec4:	2000022c 	.word	0x2000022c
 8001ec8:	2000024c 	.word	0x2000024c
 8001ecc:	2000020c 	.word	0x2000020c
 8001ed0:	20000210 	.word	0x20000210
 8001ed4:	20000220 	.word	0x20000220
 8001ed8:	20000230 	.word	0x20000230
 8001edc:	200001f8 	.word	0x200001f8
 8001ee0:	200001fc 	.word	0x200001fc
 8001ee4:	20000200 	.word	0x20000200
 8001ee8:	20000204 	.word	0x20000204

08001eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b090      	sub	sp, #64	; 0x40
 8001ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ef2:	f107 0318 	add.w	r3, r7, #24
 8001ef6:	2228      	movs	r2, #40	; 0x28
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f003 faa8 	bl	8005450 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	605a      	str	r2, [r3, #4]
 8001f08:	609a      	str	r2, [r3, #8]
 8001f0a:	60da      	str	r2, [r3, #12]
 8001f0c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f12:	2301      	movs	r3, #1
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f16:	2310      	movs	r3, #16
 8001f18:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001f22:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001f26:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f28:	f107 0318 	add.w	r3, r7, #24
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f001 f9f3 	bl	8003318 <HAL_RCC_OscConfig>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001f38:	f000 f9e4 	bl	8002304 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f3c:	230f      	movs	r3, #15
 8001f3e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f40:	2302      	movs	r3, #2
 8001f42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	2102      	movs	r1, #2
 8001f56:	4618      	mov	r0, r3
 8001f58:	f001 fc60 	bl	800381c <HAL_RCC_ClockConfig>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001f62:	f000 f9cf 	bl	8002304 <Error_Handler>
  }
}
 8001f66:	bf00      	nop
 8001f68:	3740      	adds	r7, #64	; 0x40
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f76:	f107 0308 	add.w	r3, r7, #8
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f84:	463b      	mov	r3, r7
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <MX_TIM1_Init+0x98>)
 8001f8e:	4a1f      	ldr	r2, [pc, #124]	; (800200c <MX_TIM1_Init+0x9c>)
 8001f90:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8001f92:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <MX_TIM1_Init+0x98>)
 8001f94:	223f      	movs	r2, #63	; 0x3f
 8001f96:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f98:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <MX_TIM1_Init+0x98>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fa4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa6:	4b18      	ldr	r3, [pc, #96]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fac:	4b16      	ldr	r3, [pc, #88]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb2:	4b15      	ldr	r3, [pc, #84]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fb8:	4813      	ldr	r0, [pc, #76]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fba:	f001 fdc7 	bl	8003b4c <HAL_TIM_Base_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001fc4:	f000 f99e 	bl	8002304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fcc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	480c      	ldr	r0, [pc, #48]	; (8002008 <MX_TIM1_Init+0x98>)
 8001fd6:	f002 f803 	bl	8003fe0 <HAL_TIM_ConfigClockSource>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001fe0:	f000 f990 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fec:	463b      	mov	r3, r7
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4805      	ldr	r0, [pc, #20]	; (8002008 <MX_TIM1_Init+0x98>)
 8001ff2:	f002 fb5d 	bl	80046b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ffc:	f000 f982 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002000:	bf00      	nop
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000044 	.word	0x20000044
 800200c:	40012c00 	.word	0x40012c00

08002010 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002016:	f107 0320 	add.w	r3, r7, #32
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002020:	1d3b      	adds	r3, r7, #4
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	611a      	str	r2, [r3, #16]
 800202e:	615a      	str	r2, [r3, #20]
 8002030:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002032:	4b32      	ldr	r3, [pc, #200]	; (80020fc <MX_TIM4_Init+0xec>)
 8002034:	4a32      	ldr	r2, [pc, #200]	; (8002100 <MX_TIM4_Init+0xf0>)
 8002036:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002038:	4b30      	ldr	r3, [pc, #192]	; (80020fc <MX_TIM4_Init+0xec>)
 800203a:	2200      	movs	r2, #0
 800203c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203e:	4b2f      	ldr	r3, [pc, #188]	; (80020fc <MX_TIM4_Init+0xec>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002044:	4b2d      	ldr	r3, [pc, #180]	; (80020fc <MX_TIM4_Init+0xec>)
 8002046:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204c:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <MX_TIM4_Init+0xec>)
 800204e:	2200      	movs	r2, #0
 8002050:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002052:	4b2a      	ldr	r3, [pc, #168]	; (80020fc <MX_TIM4_Init+0xec>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002058:	4828      	ldr	r0, [pc, #160]	; (80020fc <MX_TIM4_Init+0xec>)
 800205a:	f001 fe11 	bl	8003c80 <HAL_TIM_PWM_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002064:	f000 f94e 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002068:	2300      	movs	r3, #0
 800206a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002070:	f107 0320 	add.w	r3, r7, #32
 8002074:	4619      	mov	r1, r3
 8002076:	4821      	ldr	r0, [pc, #132]	; (80020fc <MX_TIM4_Init+0xec>)
 8002078:	f002 fb1a 	bl	80046b0 <HAL_TIMEx_MasterConfigSynchronization>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002082:	f000 f93f 	bl	8002304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002086:	2360      	movs	r3, #96	; 0x60
 8002088:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	2200      	movs	r2, #0
 800209a:	4619      	mov	r1, r3
 800209c:	4817      	ldr	r0, [pc, #92]	; (80020fc <MX_TIM4_Init+0xec>)
 800209e:	f001 fee1 	bl	8003e64 <HAL_TIM_PWM_ConfigChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80020a8:	f000 f92c 	bl	8002304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	2204      	movs	r2, #4
 80020b0:	4619      	mov	r1, r3
 80020b2:	4812      	ldr	r0, [pc, #72]	; (80020fc <MX_TIM4_Init+0xec>)
 80020b4:	f001 fed6 	bl	8003e64 <HAL_TIM_PWM_ConfigChannel>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80020be:	f000 f921 	bl	8002304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	2208      	movs	r2, #8
 80020c6:	4619      	mov	r1, r3
 80020c8:	480c      	ldr	r0, [pc, #48]	; (80020fc <MX_TIM4_Init+0xec>)
 80020ca:	f001 fecb 	bl	8003e64 <HAL_TIM_PWM_ConfigChannel>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 80020d4:	f000 f916 	bl	8002304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	220c      	movs	r2, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	4807      	ldr	r0, [pc, #28]	; (80020fc <MX_TIM4_Init+0xec>)
 80020e0:	f001 fec0 	bl	8003e64 <HAL_TIM_PWM_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80020ea:	f000 f90b 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80020ee:	4803      	ldr	r0, [pc, #12]	; (80020fc <MX_TIM4_Init+0xec>)
 80020f0:	f000 f97c 	bl	80023ec <HAL_TIM_MspPostInit>

}
 80020f4:	bf00      	nop
 80020f6:	3728      	adds	r7, #40	; 0x28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	2000008c 	.word	0x2000008c
 8002100:	40000800 	.word	0x40000800

08002104 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002108:	4b11      	ldr	r3, [pc, #68]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 800210a:	4a12      	ldr	r2, [pc, #72]	; (8002154 <MX_USART1_UART_Init+0x50>)
 800210c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800210e:	4b10      	ldr	r3, [pc, #64]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 8002110:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002114:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 800211e:	2200      	movs	r2, #0
 8002120:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002122:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 8002124:	2200      	movs	r2, #0
 8002126:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002128:	4b09      	ldr	r3, [pc, #36]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 800212a:	220c      	movs	r2, #12
 800212c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800212e:	4b08      	ldr	r3, [pc, #32]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800213a:	4805      	ldr	r0, [pc, #20]	; (8002150 <MX_USART1_UART_Init+0x4c>)
 800213c:	f002 fb16 	bl	800476c <HAL_UART_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002146:	f000 f8dd 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200000d4 	.word	0x200000d4
 8002154:	40013800 	.word	0x40013800

08002158 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 800215e:	4a12      	ldr	r2, [pc, #72]	; (80021a8 <MX_USART2_UART_Init+0x50>)
 8002160:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 8002164:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002168:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800217c:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 800217e:	220c      	movs	r2, #12
 8002180:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002182:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_USART2_UART_Init+0x4c>)
 8002190:	f002 faec 	bl	800476c <HAL_UART_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800219a:	f000 f8b3 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000118 	.word	0x20000118
 80021a8:	40004400 	.word	0x40004400

080021ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <MX_DMA_Init+0x48>)
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	4a0f      	ldr	r2, [pc, #60]	; (80021f4 <MX_DMA_Init+0x48>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6153      	str	r3, [r2, #20]
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <MX_DMA_Init+0x48>)
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2100      	movs	r1, #0
 80021ce:	200f      	movs	r0, #15
 80021d0:	f000 fc01 	bl	80029d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80021d4:	200f      	movs	r0, #15
 80021d6:	f000 fc1a 	bl	8002a0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2100      	movs	r1, #0
 80021de:	2010      	movs	r0, #16
 80021e0:	f000 fbf9 	bl	80029d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80021e4:	2010      	movs	r0, #16
 80021e6:	f000 fc12 	bl	8002a0e <HAL_NVIC_EnableIRQ>

}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000

080021f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fe:	f107 0310 	add.w	r3, r7, #16
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220c:	4b39      	ldr	r3, [pc, #228]	; (80022f4 <MX_GPIO_Init+0xfc>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	4a38      	ldr	r2, [pc, #224]	; (80022f4 <MX_GPIO_Init+0xfc>)
 8002212:	f043 0310 	orr.w	r3, r3, #16
 8002216:	6193      	str	r3, [r2, #24]
 8002218:	4b36      	ldr	r3, [pc, #216]	; (80022f4 <MX_GPIO_Init+0xfc>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f003 0310 	and.w	r3, r3, #16
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002224:	4b33      	ldr	r3, [pc, #204]	; (80022f4 <MX_GPIO_Init+0xfc>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4a32      	ldr	r2, [pc, #200]	; (80022f4 <MX_GPIO_Init+0xfc>)
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	6193      	str	r3, [r2, #24]
 8002230:	4b30      	ldr	r3, [pc, #192]	; (80022f4 <MX_GPIO_Init+0xfc>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800223c:	4b2d      	ldr	r3, [pc, #180]	; (80022f4 <MX_GPIO_Init+0xfc>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a2c      	ldr	r2, [pc, #176]	; (80022f4 <MX_GPIO_Init+0xfc>)
 8002242:	f043 0308 	orr.w	r3, r3, #8
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b2a      	ldr	r3, [pc, #168]	; (80022f4 <MX_GPIO_Init+0xfc>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0308 	and.w	r3, r3, #8
 8002250:	607b      	str	r3, [r7, #4]
 8002252:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800225a:	4827      	ldr	r0, [pc, #156]	; (80022f8 <MX_GPIO_Init+0x100>)
 800225c:	f001 f82b 	bl	80032b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|INA3_Pin
 8002260:	2200      	movs	r2, #0
 8002262:	f641 0170 	movw	r1, #6256	; 0x1870
 8002266:	4825      	ldr	r0, [pc, #148]	; (80022fc <MX_GPIO_Init+0x104>)
 8002268:	f001 f825 	bl	80032b6 <HAL_GPIO_WritePin>
                          |INB3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INA2_Pin|INB2_Pin|INA1_Pin|INB1_Pin
 800226c:	2200      	movs	r2, #0
 800226e:	f24f 0138 	movw	r1, #61496	; 0xf038
 8002272:	4823      	ldr	r0, [pc, #140]	; (8002300 <MX_GPIO_Init+0x108>)
 8002274:	f001 f81f 	bl	80032b6 <HAL_GPIO_WritePin>
                          |MOTORS_EN_Pin|INA4_Pin|INB4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002278:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800227c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227e:	2301      	movs	r3, #1
 8002280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002286:	2302      	movs	r3, #2
 8002288:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	4619      	mov	r1, r3
 8002290:	4819      	ldr	r0, [pc, #100]	; (80022f8 <MX_GPIO_Init+0x100>)
 8002292:	f000 fe75 	bl	8002f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002296:	2302      	movs	r3, #2
 8002298:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a2:	f107 0310 	add.w	r3, r7, #16
 80022a6:	4619      	mov	r1, r3
 80022a8:	4814      	ldr	r0, [pc, #80]	; (80022fc <MX_GPIO_Init+0x104>)
 80022aa:	f000 fe69 	bl	8002f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 INA3_Pin
                           INB3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|INA3_Pin
 80022ae:	f641 0370 	movw	r3, #6256	; 0x1870
 80022b2:	613b      	str	r3, [r7, #16]
                          |INB3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b4:	2301      	movs	r3, #1
 80022b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022bc:	2302      	movs	r3, #2
 80022be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	4619      	mov	r1, r3
 80022c6:	480d      	ldr	r0, [pc, #52]	; (80022fc <MX_GPIO_Init+0x104>)
 80022c8:	f000 fe5a 	bl	8002f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : INA2_Pin INB2_Pin INA1_Pin INB1_Pin
                           MOTORS_EN_Pin INA4_Pin INB4_Pin */
  GPIO_InitStruct.Pin = INA2_Pin|INB2_Pin|INA1_Pin|INB1_Pin
 80022cc:	f24f 0338 	movw	r3, #61496	; 0xf038
 80022d0:	613b      	str	r3, [r7, #16]
                          |MOTORS_EN_Pin|INA4_Pin|INB4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d2:	2301      	movs	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022da:	2302      	movs	r3, #2
 80022dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022de:	f107 0310 	add.w	r3, r7, #16
 80022e2:	4619      	mov	r1, r3
 80022e4:	4806      	ldr	r0, [pc, #24]	; (8002300 <MX_GPIO_Init+0x108>)
 80022e6:	f000 fe4b 	bl	8002f80 <HAL_GPIO_Init>

}
 80022ea:	bf00      	nop
 80022ec:	3720      	adds	r7, #32
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40011000 	.word	0x40011000
 80022fc:	40010800 	.word	0x40010800
 8002300:	40010c00 	.word	0x40010c00

08002304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002308:	b672      	cpsid	i
}
 800230a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800230c:	e7fe      	b.n	800230c <Error_Handler+0x8>
	...

08002310 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002316:	4b15      	ldr	r3, [pc, #84]	; (800236c <HAL_MspInit+0x5c>)
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	4a14      	ldr	r2, [pc, #80]	; (800236c <HAL_MspInit+0x5c>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6193      	str	r3, [r2, #24]
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <HAL_MspInit+0x5c>)
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	4b0f      	ldr	r3, [pc, #60]	; (800236c <HAL_MspInit+0x5c>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	4a0e      	ldr	r2, [pc, #56]	; (800236c <HAL_MspInit+0x5c>)
 8002334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002338:	61d3      	str	r3, [r2, #28]
 800233a:	4b0c      	ldr	r3, [pc, #48]	; (800236c <HAL_MspInit+0x5c>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_MspInit+0x60>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	4a04      	ldr	r2, [pc, #16]	; (8002370 <HAL_MspInit+0x60>)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	40021000 	.word	0x40021000
 8002370:	40010000 	.word	0x40010000

08002374 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <HAL_TIM_Base_MspInit+0x34>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d10b      	bne.n	800239e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_TIM_Base_MspInit+0x38>)
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	4a08      	ldr	r2, [pc, #32]	; (80023ac <HAL_TIM_Base_MspInit+0x38>)
 800238c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002390:	6193      	str	r3, [r2, #24]
 8002392:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_TIM_Base_MspInit+0x38>)
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800239e:	bf00      	nop
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr
 80023a8:	40012c00 	.word	0x40012c00
 80023ac:	40021000 	.word	0x40021000

080023b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a09      	ldr	r2, [pc, #36]	; (80023e4 <HAL_TIM_PWM_MspInit+0x34>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d10b      	bne.n	80023da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023c2:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <HAL_TIM_PWM_MspInit+0x38>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	4a08      	ldr	r2, [pc, #32]	; (80023e8 <HAL_TIM_PWM_MspInit+0x38>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	61d3      	str	r3, [r2, #28]
 80023ce:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <HAL_TIM_PWM_MspInit+0x38>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023da:	bf00      	nop
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	40000800 	.word	0x40000800
 80023e8:	40021000 	.word	0x40021000

080023ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_TIM_MspPostInit+0x5c>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d118      	bne.n	800243e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800240c:	4b0f      	ldr	r3, [pc, #60]	; (800244c <HAL_TIM_MspPostInit+0x60>)
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	4a0e      	ldr	r2, [pc, #56]	; (800244c <HAL_TIM_MspPostInit+0x60>)
 8002412:	f043 0308 	orr.w	r3, r3, #8
 8002416:	6193      	str	r3, [r2, #24]
 8002418:	4b0c      	ldr	r3, [pc, #48]	; (800244c <HAL_TIM_MspPostInit+0x60>)
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002424:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002428:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2302      	movs	r3, #2
 8002430:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002432:	f107 0310 	add.w	r3, r7, #16
 8002436:	4619      	mov	r1, r3
 8002438:	4805      	ldr	r0, [pc, #20]	; (8002450 <HAL_TIM_MspPostInit+0x64>)
 800243a:	f000 fda1 	bl	8002f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800243e:	bf00      	nop
 8002440:	3720      	adds	r7, #32
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40000800 	.word	0x40000800
 800244c:	40021000 	.word	0x40021000
 8002450:	40010c00 	.word	0x40010c00

08002454 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	; 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 0318 	add.w	r3, r7, #24
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a65      	ldr	r2, [pc, #404]	; (8002604 <HAL_UART_MspInit+0x1b0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d160      	bne.n	8002536 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002474:	4b64      	ldr	r3, [pc, #400]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	4a63      	ldr	r2, [pc, #396]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800247a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800247e:	6193      	str	r3, [r2, #24]
 8002480:	4b61      	ldr	r3, [pc, #388]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248c:	4b5e      	ldr	r3, [pc, #376]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a5d      	ldr	r2, [pc, #372]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b5b      	ldr	r3, [pc, #364]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b2:	f107 0318 	add.w	r3, r7, #24
 80024b6:	4619      	mov	r1, r3
 80024b8:	4854      	ldr	r0, [pc, #336]	; (800260c <HAL_UART_MspInit+0x1b8>)
 80024ba:	f000 fd61 	bl	8002f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024c4:	2300      	movs	r3, #0
 80024c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024cc:	f107 0318 	add.w	r3, r7, #24
 80024d0:	4619      	mov	r1, r3
 80024d2:	484e      	ldr	r0, [pc, #312]	; (800260c <HAL_UART_MspInit+0x1b8>)
 80024d4:	f000 fd54 	bl	8002f80 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80024d8:	4b4d      	ldr	r3, [pc, #308]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024da:	4a4e      	ldr	r2, [pc, #312]	; (8002614 <HAL_UART_MspInit+0x1c0>)
 80024dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024de:	4b4c      	ldr	r3, [pc, #304]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e4:	4b4a      	ldr	r3, [pc, #296]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024ea:	4b49      	ldr	r3, [pc, #292]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024ec:	2280      	movs	r2, #128	; 0x80
 80024ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024f0:	4b47      	ldr	r3, [pc, #284]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024f6:	4b46      	ldr	r3, [pc, #280]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024fc:	4b44      	ldr	r3, [pc, #272]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 80024fe:	2200      	movs	r2, #0
 8002500:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002502:	4b43      	ldr	r3, [pc, #268]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 8002504:	2200      	movs	r2, #0
 8002506:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002508:	4841      	ldr	r0, [pc, #260]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 800250a:	f000 fa9b 	bl	8002a44 <HAL_DMA_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002514:	f7ff fef6 	bl	8002304 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a3d      	ldr	r2, [pc, #244]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 800251c:	639a      	str	r2, [r3, #56]	; 0x38
 800251e:	4a3c      	ldr	r2, [pc, #240]	; (8002610 <HAL_UART_MspInit+0x1bc>)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002524:	2200      	movs	r2, #0
 8002526:	2100      	movs	r1, #0
 8002528:	2025      	movs	r0, #37	; 0x25
 800252a:	f000 fa54 	bl	80029d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800252e:	2025      	movs	r0, #37	; 0x25
 8002530:	f000 fa6d 	bl	8002a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002534:	e062      	b.n	80025fc <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a37      	ldr	r2, [pc, #220]	; (8002618 <HAL_UART_MspInit+0x1c4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d15d      	bne.n	80025fc <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002540:	4b31      	ldr	r3, [pc, #196]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002542:	69db      	ldr	r3, [r3, #28]
 8002544:	4a30      	ldr	r2, [pc, #192]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002546:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800254a:	61d3      	str	r3, [r2, #28]
 800254c:	4b2e      	ldr	r3, [pc, #184]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002558:	4b2b      	ldr	r3, [pc, #172]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	4a2a      	ldr	r2, [pc, #168]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	6193      	str	r3, [r2, #24]
 8002564:	4b28      	ldr	r3, [pc, #160]	; (8002608 <HAL_UART_MspInit+0x1b4>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	60bb      	str	r3, [r7, #8]
 800256e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002570:	2304      	movs	r3, #4
 8002572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800257c:	f107 0318 	add.w	r3, r7, #24
 8002580:	4619      	mov	r1, r3
 8002582:	4822      	ldr	r0, [pc, #136]	; (800260c <HAL_UART_MspInit+0x1b8>)
 8002584:	f000 fcfc 	bl	8002f80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002588:	2308      	movs	r3, #8
 800258a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800258c:	2300      	movs	r3, #0
 800258e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002594:	f107 0318 	add.w	r3, r7, #24
 8002598:	4619      	mov	r1, r3
 800259a:	481c      	ldr	r0, [pc, #112]	; (800260c <HAL_UART_MspInit+0x1b8>)
 800259c:	f000 fcf0 	bl	8002f80 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80025a0:	4b1e      	ldr	r3, [pc, #120]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025a2:	4a1f      	ldr	r2, [pc, #124]	; (8002620 <HAL_UART_MspInit+0x1cc>)
 80025a4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025a6:	4b1d      	ldr	r3, [pc, #116]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ac:	4b1b      	ldr	r3, [pc, #108]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025b2:	4b1a      	ldr	r3, [pc, #104]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025b4:	2280      	movs	r2, #128	; 0x80
 80025b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025b8:	4b18      	ldr	r3, [pc, #96]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025be:	4b17      	ldr	r3, [pc, #92]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80025c4:	4b15      	ldr	r3, [pc, #84]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025ca:	4b14      	ldr	r3, [pc, #80]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025d0:	4812      	ldr	r0, [pc, #72]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025d2:	f000 fa37 	bl	8002a44 <HAL_DMA_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80025dc:	f7ff fe92 	bl	8002304 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a0e      	ldr	r2, [pc, #56]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025e4:	639a      	str	r2, [r3, #56]	; 0x38
 80025e6:	4a0d      	ldr	r2, [pc, #52]	; (800261c <HAL_UART_MspInit+0x1c8>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025ec:	2200      	movs	r2, #0
 80025ee:	2100      	movs	r1, #0
 80025f0:	2026      	movs	r0, #38	; 0x26
 80025f2:	f000 f9f0 	bl	80029d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025f6:	2026      	movs	r0, #38	; 0x26
 80025f8:	f000 fa09 	bl	8002a0e <HAL_NVIC_EnableIRQ>
}
 80025fc:	bf00      	nop
 80025fe:	3728      	adds	r7, #40	; 0x28
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40013800 	.word	0x40013800
 8002608:	40021000 	.word	0x40021000
 800260c:	40010800 	.word	0x40010800
 8002610:	2000015c 	.word	0x2000015c
 8002614:	40020058 	.word	0x40020058
 8002618:	40004400 	.word	0x40004400
 800261c:	200001a0 	.word	0x200001a0
 8002620:	4002006c 	.word	0x4002006c

08002624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002628:	e7fe      	b.n	8002628 <NMI_Handler+0x4>

0800262a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800262a:	b480      	push	{r7}
 800262c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800262e:	e7fe      	b.n	800262e <HardFault_Handler+0x4>

08002630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002634:	e7fe      	b.n	8002634 <MemManage_Handler+0x4>

08002636 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002636:	b480      	push	{r7}
 8002638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800263a:	e7fe      	b.n	800263a <BusFault_Handler+0x4>

0800263c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002640:	e7fe      	b.n	8002640 <UsageFault_Handler+0x4>

08002642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002642:	b480      	push	{r7}
 8002644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr

0800264e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr

0800265a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr

08002666 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800266a:	f000 f89d 	bl	80027a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
	...

08002674 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <DMA1_Channel5_IRQHandler+0x10>)
 800267a:	f000 fb4d 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	2000015c 	.word	0x2000015c

08002688 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <DMA1_Channel6_IRQHandler+0x10>)
 800268e:	f000 fb43 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	200001a0 	.word	0x200001a0

0800269c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026a0:	4802      	ldr	r0, [pc, #8]	; (80026ac <USART1_IRQHandler+0x10>)
 80026a2:	f002 f991 	bl	80049c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200000d4 	.word	0x200000d4

080026b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026b4:	4802      	ldr	r0, [pc, #8]	; (80026c0 <USART2_IRQHandler+0x10>)
 80026b6:	f002 f987 	bl	80049c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000118 	.word	0x20000118

080026c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026d0:	480c      	ldr	r0, [pc, #48]	; (8002704 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026d2:	490d      	ldr	r1, [pc, #52]	; (8002708 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026d4:	4a0d      	ldr	r2, [pc, #52]	; (800270c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d8:	e002      	b.n	80026e0 <LoopCopyDataInit>

080026da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026de:	3304      	adds	r3, #4

080026e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e4:	d3f9      	bcc.n	80026da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026e6:	4a0a      	ldr	r2, [pc, #40]	; (8002710 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026e8:	4c0a      	ldr	r4, [pc, #40]	; (8002714 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026ec:	e001      	b.n	80026f2 <LoopFillZerobss>

080026ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026f0:	3204      	adds	r2, #4

080026f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f4:	d3fb      	bcc.n	80026ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026f6:	f7ff ffe5 	bl	80026c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026fa:	f002 fe85 	bl	8005408 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026fe:	f7ff fa1b 	bl	8001b38 <main>
  bx lr
 8002702:	4770      	bx	lr
  ldr r0, =_sdata
 8002704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002708:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 800270c:	08006678 	.word	0x08006678
  ldr r2, =_sbss
 8002710:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8002714:	20000258 	.word	0x20000258

08002718 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002718:	e7fe      	b.n	8002718 <ADC1_2_IRQHandler>
	...

0800271c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002720:	4b08      	ldr	r3, [pc, #32]	; (8002744 <HAL_Init+0x28>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a07      	ldr	r2, [pc, #28]	; (8002744 <HAL_Init+0x28>)
 8002726:	f043 0310 	orr.w	r3, r3, #16
 800272a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272c:	2003      	movs	r0, #3
 800272e:	f000 f947 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002732:	200f      	movs	r0, #15
 8002734:	f000 f808 	bl	8002748 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002738:	f7ff fdea 	bl	8002310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40022000 	.word	0x40022000

08002748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002750:	4b12      	ldr	r3, [pc, #72]	; (800279c <HAL_InitTick+0x54>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4b12      	ldr	r3, [pc, #72]	; (80027a0 <HAL_InitTick+0x58>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	4619      	mov	r1, r3
 800275a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800275e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002762:	fbb2 f3f3 	udiv	r3, r2, r3
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f95f 	bl	8002a2a <HAL_SYSTICK_Config>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e00e      	b.n	8002794 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b0f      	cmp	r3, #15
 800277a:	d80a      	bhi.n	8002792 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800277c:	2200      	movs	r2, #0
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	f04f 30ff 	mov.w	r0, #4294967295
 8002784:	f000 f927 	bl	80029d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002788:	4a06      	ldr	r2, [pc, #24]	; (80027a4 <HAL_InitTick+0x5c>)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
 8002790:	e000      	b.n	8002794 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	2000001c 	.word	0x2000001c
 80027a0:	20000024 	.word	0x20000024
 80027a4:	20000020 	.word	0x20000020

080027a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027ac:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <HAL_IncTick+0x1c>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <HAL_IncTick+0x20>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4413      	add	r3, r2
 80027b8:	4a03      	ldr	r2, [pc, #12]	; (80027c8 <HAL_IncTick+0x20>)
 80027ba:	6013      	str	r3, [r2, #0]
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr
 80027c4:	20000024 	.word	0x20000024
 80027c8:	20000254 	.word	0x20000254

080027cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return uwTick;
 80027d0:	4b02      	ldr	r3, [pc, #8]	; (80027dc <HAL_GetTick+0x10>)
 80027d2:	681b      	ldr	r3, [r3, #0]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	20000254 	.word	0x20000254

080027e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff fff0 	bl	80027cc <HAL_GetTick>
 80027ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d005      	beq.n	8002806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027fa:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <HAL_Delay+0x44>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4413      	add	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002806:	bf00      	nop
 8002808:	f7ff ffe0 	bl	80027cc <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	429a      	cmp	r2, r3
 8002816:	d8f7      	bhi.n	8002808 <HAL_Delay+0x28>
  {
  }
}
 8002818:	bf00      	nop
 800281a:	bf00      	nop
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000024 	.word	0x20000024

08002828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002844:	4013      	ands	r3, r2
 8002846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800285a:	4a04      	ldr	r2, [pc, #16]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	60d3      	str	r3, [r2, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <__NVIC_GetPriorityGrouping+0x18>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	f003 0307 	and.w	r3, r3, #7
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	2b00      	cmp	r3, #0
 800289c:	db0b      	blt.n	80028b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	f003 021f 	and.w	r2, r3, #31
 80028a4:	4906      	ldr	r1, [pc, #24]	; (80028c0 <__NVIC_EnableIRQ+0x34>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	2001      	movs	r0, #1
 80028ae:	fa00 f202 	lsl.w	r2, r0, r2
 80028b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr
 80028c0:	e000e100 	.word	0xe000e100

080028c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	db0a      	blt.n	80028ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	490c      	ldr	r1, [pc, #48]	; (8002910 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	440b      	add	r3, r1
 80028e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028ec:	e00a      	b.n	8002904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4908      	ldr	r1, [pc, #32]	; (8002914 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	0112      	lsls	r2, r2, #4
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	440b      	add	r3, r1
 8002902:	761a      	strb	r2, [r3, #24]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	2b04      	cmp	r3, #4
 8002934:	bf28      	it	cs
 8002936:	2304      	movcs	r3, #4
 8002938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3304      	adds	r3, #4
 800293e:	2b06      	cmp	r3, #6
 8002940:	d902      	bls.n	8002948 <NVIC_EncodePriority+0x30>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3b03      	subs	r3, #3
 8002946:	e000      	b.n	800294a <NVIC_EncodePriority+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	f04f 32ff 	mov.w	r2, #4294967295
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	401a      	ands	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002960:	f04f 31ff 	mov.w	r1, #4294967295
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43d9      	mvns	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	4313      	orrs	r3, r2
         );
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800298c:	d301      	bcc.n	8002992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298e:	2301      	movs	r3, #1
 8002990:	e00f      	b.n	80029b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <SysTick_Config+0x40>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299a:	210f      	movs	r1, #15
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f7ff ff90 	bl	80028c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <SysTick_Config+0x40>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	; (80029bc <SysTick_Config+0x40>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff2d 	bl	8002828 <__NVIC_SetPriorityGrouping>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e8:	f7ff ff42 	bl	8002870 <__NVIC_GetPriorityGrouping>
 80029ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	6978      	ldr	r0, [r7, #20]
 80029f4:	f7ff ff90 	bl	8002918 <NVIC_EncodePriority>
 80029f8:	4602      	mov	r2, r0
 80029fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff5f 	bl	80028c4 <__NVIC_SetPriority>
}
 8002a06:	bf00      	nop
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4603      	mov	r3, r0
 8002a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff35 	bl	800288c <__NVIC_EnableIRQ>
}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff ffa2 	bl	800297c <SysTick_Config>
 8002a38:	4603      	mov	r3, r0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e043      	b.n	8002ae2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b22      	ldr	r3, [pc, #136]	; (8002aec <HAL_DMA_Init+0xa8>)
 8002a62:	4413      	add	r3, r2
 8002a64:	4a22      	ldr	r2, [pc, #136]	; (8002af0 <HAL_DMA_Init+0xac>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	009a      	lsls	r2, r3, #2
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a1f      	ldr	r2, [pc, #124]	; (8002af4 <HAL_DMA_Init+0xb0>)
 8002a76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr
 8002aec:	bffdfff8 	.word	0xbffdfff8
 8002af0:	cccccccd 	.word	0xcccccccd
 8002af4:	40020000 	.word	0x40020000

08002af8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
 8002b04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_DMA_Start_IT+0x20>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e04a      	b.n	8002bae <HAL_DMA_Start_IT+0xb6>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d13a      	bne.n	8002ba0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0201 	bic.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f000 f9e8 	bl	8002f24 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d008      	beq.n	8002b6e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 020e 	orr.w	r2, r2, #14
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	e00f      	b.n	8002b8e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0204 	bic.w	r2, r2, #4
 8002b7c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 020a 	orr.w	r2, r2, #10
 8002b8c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0201 	orr.w	r2, r2, #1
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	e005      	b.n	8002bac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b085      	sub	sp, #20
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d008      	beq.n	8002bde <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2204      	movs	r2, #4
 8002bd0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e020      	b.n	8002c20 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 020e 	bic.w	r2, r2, #14
 8002bec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0201 	bic.w	r2, r2, #1
 8002bfc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c06:	2101      	movs	r1, #1
 8002c08:	fa01 f202 	lsl.w	r2, r1, r2
 8002c0c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
	...

08002c2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c34:	2300      	movs	r3, #0
 8002c36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d005      	beq.n	8002c4e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2204      	movs	r2, #4
 8002c46:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
 8002c4c:	e051      	b.n	8002cf2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 020e 	bic.w	r2, r2, #14
 8002c5c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0201 	bic.w	r2, r2, #1
 8002c6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a22      	ldr	r2, [pc, #136]	; (8002cfc <HAL_DMA_Abort_IT+0xd0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d029      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xa0>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a20      	ldr	r2, [pc, #128]	; (8002d00 <HAL_DMA_Abort_IT+0xd4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d022      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x9c>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <HAL_DMA_Abort_IT+0xd8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d01a      	beq.n	8002cc2 <HAL_DMA_Abort_IT+0x96>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1d      	ldr	r2, [pc, #116]	; (8002d08 <HAL_DMA_Abort_IT+0xdc>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d012      	beq.n	8002cbc <HAL_DMA_Abort_IT+0x90>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1c      	ldr	r2, [pc, #112]	; (8002d0c <HAL_DMA_Abort_IT+0xe0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_DMA_Abort_IT+0x8a>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a1a      	ldr	r2, [pc, #104]	; (8002d10 <HAL_DMA_Abort_IT+0xe4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d102      	bne.n	8002cb0 <HAL_DMA_Abort_IT+0x84>
 8002caa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002cae:	e00e      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002cb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cb4:	e00b      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002cb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cba:	e008      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002cbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc0:	e005      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002cc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cc6:	e002      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002cc8:	2310      	movs	r3, #16
 8002cca:	e000      	b.n	8002cce <HAL_DMA_Abort_IT+0xa2>
 8002ccc:	2301      	movs	r3, #1
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <HAL_DMA_Abort_IT+0xe8>)
 8002cd0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	4798      	blx	r3
    } 
  }
  return status;
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40020008 	.word	0x40020008
 8002d00:	4002001c 	.word	0x4002001c
 8002d04:	40020030 	.word	0x40020030
 8002d08:	40020044 	.word	0x40020044
 8002d0c:	40020058 	.word	0x40020058
 8002d10:	4002006c 	.word	0x4002006c
 8002d14:	40020000 	.word	0x40020000

08002d18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	2204      	movs	r2, #4
 8002d36:	409a      	lsls	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d04f      	beq.n	8002de0 <HAL_DMA_IRQHandler+0xc8>
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f003 0304 	and.w	r3, r3, #4
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d04a      	beq.n	8002de0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0320 	and.w	r3, r3, #32
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d107      	bne.n	8002d68 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0204 	bic.w	r2, r2, #4
 8002d66:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a66      	ldr	r2, [pc, #408]	; (8002f08 <HAL_DMA_IRQHandler+0x1f0>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d029      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0xae>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a65      	ldr	r2, [pc, #404]	; (8002f0c <HAL_DMA_IRQHandler+0x1f4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d022      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0xaa>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a63      	ldr	r2, [pc, #396]	; (8002f10 <HAL_DMA_IRQHandler+0x1f8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d01a      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xa4>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a62      	ldr	r2, [pc, #392]	; (8002f14 <HAL_DMA_IRQHandler+0x1fc>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d012      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x9e>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a60      	ldr	r2, [pc, #384]	; (8002f18 <HAL_DMA_IRQHandler+0x200>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00a      	beq.n	8002db0 <HAL_DMA_IRQHandler+0x98>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a5f      	ldr	r2, [pc, #380]	; (8002f1c <HAL_DMA_IRQHandler+0x204>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d102      	bne.n	8002daa <HAL_DMA_IRQHandler+0x92>
 8002da4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002da8:	e00e      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002daa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002dae:	e00b      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002db0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002db4:	e008      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002db6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002dba:	e005      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dc0:	e002      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002dc2:	2340      	movs	r3, #64	; 0x40
 8002dc4:	e000      	b.n	8002dc8 <HAL_DMA_IRQHandler+0xb0>
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	4a55      	ldr	r2, [pc, #340]	; (8002f20 <HAL_DMA_IRQHandler+0x208>)
 8002dca:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8094 	beq.w	8002efe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002dde:	e08e      	b.n	8002efe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2202      	movs	r2, #2
 8002de6:	409a      	lsls	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d056      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x186>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d051      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10b      	bne.n	8002e20 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 020a 	bic.w	r2, r2, #10
 8002e16:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a38      	ldr	r2, [pc, #224]	; (8002f08 <HAL_DMA_IRQHandler+0x1f0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d029      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x166>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a37      	ldr	r2, [pc, #220]	; (8002f0c <HAL_DMA_IRQHandler+0x1f4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d022      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x162>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a35      	ldr	r2, [pc, #212]	; (8002f10 <HAL_DMA_IRQHandler+0x1f8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d01a      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x15c>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a34      	ldr	r2, [pc, #208]	; (8002f14 <HAL_DMA_IRQHandler+0x1fc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d012      	beq.n	8002e6e <HAL_DMA_IRQHandler+0x156>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a32      	ldr	r2, [pc, #200]	; (8002f18 <HAL_DMA_IRQHandler+0x200>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d00a      	beq.n	8002e68 <HAL_DMA_IRQHandler+0x150>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a31      	ldr	r2, [pc, #196]	; (8002f1c <HAL_DMA_IRQHandler+0x204>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d102      	bne.n	8002e62 <HAL_DMA_IRQHandler+0x14a>
 8002e5c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e60:	e00e      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e66:	e00b      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e6c:	e008      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e72:	e005      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e78:	e002      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e7a:	2320      	movs	r3, #32
 8002e7c:	e000      	b.n	8002e80 <HAL_DMA_IRQHandler+0x168>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	4a27      	ldr	r2, [pc, #156]	; (8002f20 <HAL_DMA_IRQHandler+0x208>)
 8002e82:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d034      	beq.n	8002efe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e9c:	e02f      	b.n	8002efe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	2208      	movs	r2, #8
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d028      	beq.n	8002f00 <HAL_DMA_IRQHandler+0x1e8>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	f003 0308 	and.w	r3, r3, #8
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d023      	beq.n	8002f00 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 020e 	bic.w	r2, r2, #14
 8002ec6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ed6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d004      	beq.n	8002f00 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	4798      	blx	r3
    }
  }
  return;
 8002efe:	bf00      	nop
 8002f00:	bf00      	nop
}
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40020008 	.word	0x40020008
 8002f0c:	4002001c 	.word	0x4002001c
 8002f10:	40020030 	.word	0x40020030
 8002f14:	40020044 	.word	0x40020044
 8002f18:	40020058 	.word	0x40020058
 8002f1c:	4002006c 	.word	0x4002006c
 8002f20:	40020000 	.word	0x40020000

08002f24 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b10      	cmp	r3, #16
 8002f50:	d108      	bne.n	8002f64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f62:	e007      	b.n	8002f74 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	60da      	str	r2, [r3, #12]
}
 8002f74:	bf00      	nop
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc80      	pop	{r7}
 8002f7c:	4770      	bx	lr
	...

08002f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b08b      	sub	sp, #44	; 0x2c
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f92:	e169      	b.n	8003268 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f94:	2201      	movs	r2, #1
 8002f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	69fa      	ldr	r2, [r7, #28]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	f040 8158 	bne.w	8003262 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	4a9a      	ldr	r2, [pc, #616]	; (8003220 <HAL_GPIO_Init+0x2a0>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d05e      	beq.n	800307a <HAL_GPIO_Init+0xfa>
 8002fbc:	4a98      	ldr	r2, [pc, #608]	; (8003220 <HAL_GPIO_Init+0x2a0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d875      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002fc2:	4a98      	ldr	r2, [pc, #608]	; (8003224 <HAL_GPIO_Init+0x2a4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d058      	beq.n	800307a <HAL_GPIO_Init+0xfa>
 8002fc8:	4a96      	ldr	r2, [pc, #600]	; (8003224 <HAL_GPIO_Init+0x2a4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d86f      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002fce:	4a96      	ldr	r2, [pc, #600]	; (8003228 <HAL_GPIO_Init+0x2a8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d052      	beq.n	800307a <HAL_GPIO_Init+0xfa>
 8002fd4:	4a94      	ldr	r2, [pc, #592]	; (8003228 <HAL_GPIO_Init+0x2a8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d869      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002fda:	4a94      	ldr	r2, [pc, #592]	; (800322c <HAL_GPIO_Init+0x2ac>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d04c      	beq.n	800307a <HAL_GPIO_Init+0xfa>
 8002fe0:	4a92      	ldr	r2, [pc, #584]	; (800322c <HAL_GPIO_Init+0x2ac>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d863      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002fe6:	4a92      	ldr	r2, [pc, #584]	; (8003230 <HAL_GPIO_Init+0x2b0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d046      	beq.n	800307a <HAL_GPIO_Init+0xfa>
 8002fec:	4a90      	ldr	r2, [pc, #576]	; (8003230 <HAL_GPIO_Init+0x2b0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d85d      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002ff2:	2b12      	cmp	r3, #18
 8002ff4:	d82a      	bhi.n	800304c <HAL_GPIO_Init+0xcc>
 8002ff6:	2b12      	cmp	r3, #18
 8002ff8:	d859      	bhi.n	80030ae <HAL_GPIO_Init+0x12e>
 8002ffa:	a201      	add	r2, pc, #4	; (adr r2, 8003000 <HAL_GPIO_Init+0x80>)
 8002ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003000:	0800307b 	.word	0x0800307b
 8003004:	08003055 	.word	0x08003055
 8003008:	08003067 	.word	0x08003067
 800300c:	080030a9 	.word	0x080030a9
 8003010:	080030af 	.word	0x080030af
 8003014:	080030af 	.word	0x080030af
 8003018:	080030af 	.word	0x080030af
 800301c:	080030af 	.word	0x080030af
 8003020:	080030af 	.word	0x080030af
 8003024:	080030af 	.word	0x080030af
 8003028:	080030af 	.word	0x080030af
 800302c:	080030af 	.word	0x080030af
 8003030:	080030af 	.word	0x080030af
 8003034:	080030af 	.word	0x080030af
 8003038:	080030af 	.word	0x080030af
 800303c:	080030af 	.word	0x080030af
 8003040:	080030af 	.word	0x080030af
 8003044:	0800305d 	.word	0x0800305d
 8003048:	08003071 	.word	0x08003071
 800304c:	4a79      	ldr	r2, [pc, #484]	; (8003234 <HAL_GPIO_Init+0x2b4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d013      	beq.n	800307a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003052:	e02c      	b.n	80030ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	623b      	str	r3, [r7, #32]
          break;
 800305a:	e029      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	3304      	adds	r3, #4
 8003062:	623b      	str	r3, [r7, #32]
          break;
 8003064:	e024      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	3308      	adds	r3, #8
 800306c:	623b      	str	r3, [r7, #32]
          break;
 800306e:	e01f      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	330c      	adds	r3, #12
 8003076:	623b      	str	r3, [r7, #32]
          break;
 8003078:	e01a      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d102      	bne.n	8003088 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003082:	2304      	movs	r3, #4
 8003084:	623b      	str	r3, [r7, #32]
          break;
 8003086:	e013      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d105      	bne.n	800309c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003090:	2308      	movs	r3, #8
 8003092:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	69fa      	ldr	r2, [r7, #28]
 8003098:	611a      	str	r2, [r3, #16]
          break;
 800309a:	e009      	b.n	80030b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800309c:	2308      	movs	r3, #8
 800309e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69fa      	ldr	r2, [r7, #28]
 80030a4:	615a      	str	r2, [r3, #20]
          break;
 80030a6:	e003      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030a8:	2300      	movs	r3, #0
 80030aa:	623b      	str	r3, [r7, #32]
          break;
 80030ac:	e000      	b.n	80030b0 <HAL_GPIO_Init+0x130>
          break;
 80030ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	2bff      	cmp	r3, #255	; 0xff
 80030b4:	d801      	bhi.n	80030ba <HAL_GPIO_Init+0x13a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	e001      	b.n	80030be <HAL_GPIO_Init+0x13e>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3304      	adds	r3, #4
 80030be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2bff      	cmp	r3, #255	; 0xff
 80030c4:	d802      	bhi.n	80030cc <HAL_GPIO_Init+0x14c>
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	e002      	b.n	80030d2 <HAL_GPIO_Init+0x152>
 80030cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ce:	3b08      	subs	r3, #8
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	210f      	movs	r1, #15
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	fa01 f303 	lsl.w	r3, r1, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	401a      	ands	r2, r3
 80030e4:	6a39      	ldr	r1, [r7, #32]
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ec:	431a      	orrs	r2, r3
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 80b1 	beq.w	8003262 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003100:	4b4d      	ldr	r3, [pc, #308]	; (8003238 <HAL_GPIO_Init+0x2b8>)
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	4a4c      	ldr	r2, [pc, #304]	; (8003238 <HAL_GPIO_Init+0x2b8>)
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	6193      	str	r3, [r2, #24]
 800310c:	4b4a      	ldr	r3, [pc, #296]	; (8003238 <HAL_GPIO_Init+0x2b8>)
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003118:	4a48      	ldr	r2, [pc, #288]	; (800323c <HAL_GPIO_Init+0x2bc>)
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	089b      	lsrs	r3, r3, #2
 800311e:	3302      	adds	r3, #2
 8003120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003124:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	220f      	movs	r2, #15
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	4013      	ands	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a40      	ldr	r2, [pc, #256]	; (8003240 <HAL_GPIO_Init+0x2c0>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d013      	beq.n	800316c <HAL_GPIO_Init+0x1ec>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a3f      	ldr	r2, [pc, #252]	; (8003244 <HAL_GPIO_Init+0x2c4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d00d      	beq.n	8003168 <HAL_GPIO_Init+0x1e8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a3e      	ldr	r2, [pc, #248]	; (8003248 <HAL_GPIO_Init+0x2c8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d007      	beq.n	8003164 <HAL_GPIO_Init+0x1e4>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a3d      	ldr	r2, [pc, #244]	; (800324c <HAL_GPIO_Init+0x2cc>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d101      	bne.n	8003160 <HAL_GPIO_Init+0x1e0>
 800315c:	2303      	movs	r3, #3
 800315e:	e006      	b.n	800316e <HAL_GPIO_Init+0x1ee>
 8003160:	2304      	movs	r3, #4
 8003162:	e004      	b.n	800316e <HAL_GPIO_Init+0x1ee>
 8003164:	2302      	movs	r3, #2
 8003166:	e002      	b.n	800316e <HAL_GPIO_Init+0x1ee>
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <HAL_GPIO_Init+0x1ee>
 800316c:	2300      	movs	r3, #0
 800316e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003170:	f002 0203 	and.w	r2, r2, #3
 8003174:	0092      	lsls	r2, r2, #2
 8003176:	4093      	lsls	r3, r2
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	4313      	orrs	r3, r2
 800317c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800317e:	492f      	ldr	r1, [pc, #188]	; (800323c <HAL_GPIO_Init+0x2bc>)
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	089b      	lsrs	r3, r3, #2
 8003184:	3302      	adds	r3, #2
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d006      	beq.n	80031a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003198:	4b2d      	ldr	r3, [pc, #180]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	492c      	ldr	r1, [pc, #176]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	600b      	str	r3, [r1, #0]
 80031a4:	e006      	b.n	80031b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80031a6:	4b2a      	ldr	r3, [pc, #168]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	43db      	mvns	r3, r3
 80031ae:	4928      	ldr	r1, [pc, #160]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d006      	beq.n	80031ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031c0:	4b23      	ldr	r3, [pc, #140]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	4922      	ldr	r1, [pc, #136]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	604b      	str	r3, [r1, #4]
 80031cc:	e006      	b.n	80031dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031ce:	4b20      	ldr	r3, [pc, #128]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	43db      	mvns	r3, r3
 80031d6:	491e      	ldr	r1, [pc, #120]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031d8:	4013      	ands	r3, r2
 80031da:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031e8:	4b19      	ldr	r3, [pc, #100]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	4918      	ldr	r1, [pc, #96]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	608b      	str	r3, [r1, #8]
 80031f4:	e006      	b.n	8003204 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031f6:	4b16      	ldr	r3, [pc, #88]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	4914      	ldr	r1, [pc, #80]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 8003200:	4013      	ands	r3, r2
 8003202:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d021      	beq.n	8003254 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003210:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	490e      	ldr	r1, [pc, #56]	; (8003250 <HAL_GPIO_Init+0x2d0>)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	4313      	orrs	r3, r2
 800321a:	60cb      	str	r3, [r1, #12]
 800321c:	e021      	b.n	8003262 <HAL_GPIO_Init+0x2e2>
 800321e:	bf00      	nop
 8003220:	10320000 	.word	0x10320000
 8003224:	10310000 	.word	0x10310000
 8003228:	10220000 	.word	0x10220000
 800322c:	10210000 	.word	0x10210000
 8003230:	10120000 	.word	0x10120000
 8003234:	10110000 	.word	0x10110000
 8003238:	40021000 	.word	0x40021000
 800323c:	40010000 	.word	0x40010000
 8003240:	40010800 	.word	0x40010800
 8003244:	40010c00 	.word	0x40010c00
 8003248:	40011000 	.word	0x40011000
 800324c:	40011400 	.word	0x40011400
 8003250:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <HAL_GPIO_Init+0x304>)
 8003256:	68da      	ldr	r2, [r3, #12]
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	43db      	mvns	r3, r3
 800325c:	4909      	ldr	r1, [pc, #36]	; (8003284 <HAL_GPIO_Init+0x304>)
 800325e:	4013      	ands	r3, r2
 8003260:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	3301      	adds	r3, #1
 8003266:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326e:	fa22 f303 	lsr.w	r3, r2, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	f47f ae8e 	bne.w	8002f94 <HAL_GPIO_Init+0x14>
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	372c      	adds	r7, #44	; 0x2c
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	40010400 	.word	0x40010400

08003288 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	887b      	ldrh	r3, [r7, #2]
 800329a:	4013      	ands	r3, r2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d002      	beq.n	80032a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032a0:	2301      	movs	r3, #1
 80032a2:	73fb      	strb	r3, [r7, #15]
 80032a4:	e001      	b.n	80032aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr

080032b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
 80032be:	460b      	mov	r3, r1
 80032c0:	807b      	strh	r3, [r7, #2]
 80032c2:	4613      	mov	r3, r2
 80032c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032c6:	787b      	ldrb	r3, [r7, #1]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032cc:	887a      	ldrh	r2, [r7, #2]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032d2:	e003      	b.n	80032dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032d4:	887b      	ldrh	r3, [r7, #2]
 80032d6:	041a      	lsls	r2, r3, #16
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	611a      	str	r2, [r3, #16]
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b085      	sub	sp, #20
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	460b      	mov	r3, r1
 80032f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032f8:	887a      	ldrh	r2, [r7, #2]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4013      	ands	r3, r2
 80032fe:	041a      	lsls	r2, r3, #16
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	43d9      	mvns	r1, r3
 8003304:	887b      	ldrh	r3, [r7, #2]
 8003306:	400b      	ands	r3, r1
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	611a      	str	r2, [r3, #16]
}
 800330e:	bf00      	nop
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	bc80      	pop	{r7}
 8003316:	4770      	bx	lr

08003318 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e272      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 8087 	beq.w	8003446 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003338:	4b92      	ldr	r3, [pc, #584]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 030c 	and.w	r3, r3, #12
 8003340:	2b04      	cmp	r3, #4
 8003342:	d00c      	beq.n	800335e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003344:	4b8f      	ldr	r3, [pc, #572]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 030c 	and.w	r3, r3, #12
 800334c:	2b08      	cmp	r3, #8
 800334e:	d112      	bne.n	8003376 <HAL_RCC_OscConfig+0x5e>
 8003350:	4b8c      	ldr	r3, [pc, #560]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800335c:	d10b      	bne.n	8003376 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335e:	4b89      	ldr	r3, [pc, #548]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d06c      	beq.n	8003444 <HAL_RCC_OscConfig+0x12c>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d168      	bne.n	8003444 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e24c      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800337e:	d106      	bne.n	800338e <HAL_RCC_OscConfig+0x76>
 8003380:	4b80      	ldr	r3, [pc, #512]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a7f      	ldr	r2, [pc, #508]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003386:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	e02e      	b.n	80033ec <HAL_RCC_OscConfig+0xd4>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10c      	bne.n	80033b0 <HAL_RCC_OscConfig+0x98>
 8003396:	4b7b      	ldr	r3, [pc, #492]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a7a      	ldr	r2, [pc, #488]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 800339c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033a0:	6013      	str	r3, [r2, #0]
 80033a2:	4b78      	ldr	r3, [pc, #480]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a77      	ldr	r2, [pc, #476]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	e01d      	b.n	80033ec <HAL_RCC_OscConfig+0xd4>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033b8:	d10c      	bne.n	80033d4 <HAL_RCC_OscConfig+0xbc>
 80033ba:	4b72      	ldr	r3, [pc, #456]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a71      	ldr	r2, [pc, #452]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	4b6f      	ldr	r3, [pc, #444]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a6e      	ldr	r2, [pc, #440]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	e00b      	b.n	80033ec <HAL_RCC_OscConfig+0xd4>
 80033d4:	4b6b      	ldr	r3, [pc, #428]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a6a      	ldr	r2, [pc, #424]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	4b68      	ldr	r3, [pc, #416]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a67      	ldr	r2, [pc, #412]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d013      	beq.n	800341c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f4:	f7ff f9ea 	bl	80027cc <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033fc:	f7ff f9e6 	bl	80027cc <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b64      	cmp	r3, #100	; 0x64
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e200      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800340e:	4b5d      	ldr	r3, [pc, #372]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0xe4>
 800341a:	e014      	b.n	8003446 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7ff f9d6 	bl	80027cc <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003424:	f7ff f9d2 	bl	80027cc <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b64      	cmp	r3, #100	; 0x64
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e1ec      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003436:	4b53      	ldr	r3, [pc, #332]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x10c>
 8003442:	e000      	b.n	8003446 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003444:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d063      	beq.n	800351a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003452:	4b4c      	ldr	r3, [pc, #304]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 030c 	and.w	r3, r3, #12
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00b      	beq.n	8003476 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800345e:	4b49      	ldr	r3, [pc, #292]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b08      	cmp	r3, #8
 8003468:	d11c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x18c>
 800346a:	4b46      	ldr	r3, [pc, #280]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d116      	bne.n	80034a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003476:	4b43      	ldr	r3, [pc, #268]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <HAL_RCC_OscConfig+0x176>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d001      	beq.n	800348e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e1c0      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800348e:	4b3d      	ldr	r3, [pc, #244]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	4939      	ldr	r1, [pc, #228]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034a2:	e03a      	b.n	800351a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d020      	beq.n	80034ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034ac:	4b36      	ldr	r3, [pc, #216]	; (8003588 <HAL_RCC_OscConfig+0x270>)
 80034ae:	2201      	movs	r2, #1
 80034b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b2:	f7ff f98b 	bl	80027cc <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b8:	e008      	b.n	80034cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ba:	f7ff f987 	bl	80027cc <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e1a1      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034cc:	4b2d      	ldr	r3, [pc, #180]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0f0      	beq.n	80034ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d8:	4b2a      	ldr	r3, [pc, #168]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	4927      	ldr	r1, [pc, #156]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	600b      	str	r3, [r1, #0]
 80034ec:	e015      	b.n	800351a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ee:	4b26      	ldr	r3, [pc, #152]	; (8003588 <HAL_RCC_OscConfig+0x270>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7ff f96a 	bl	80027cc <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034fc:	f7ff f966 	bl	80027cc <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e180      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800350e:	4b1d      	ldr	r3, [pc, #116]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f0      	bne.n	80034fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b00      	cmp	r3, #0
 8003524:	d03a      	beq.n	800359c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d019      	beq.n	8003562 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800352e:	4b17      	ldr	r3, [pc, #92]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003530:	2201      	movs	r2, #1
 8003532:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003534:	f7ff f94a 	bl	80027cc <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800353c:	f7ff f946 	bl	80027cc <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e160      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800354e:	4b0d      	ldr	r3, [pc, #52]	; (8003584 <HAL_RCC_OscConfig+0x26c>)
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800355a:	2001      	movs	r0, #1
 800355c:	f000 fad8 	bl	8003b10 <RCC_Delay>
 8003560:	e01c      	b.n	800359c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003562:	4b0a      	ldr	r3, [pc, #40]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003568:	f7ff f930 	bl	80027cc <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800356e:	e00f      	b.n	8003590 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003570:	f7ff f92c 	bl	80027cc <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d908      	bls.n	8003590 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e146      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
 8003582:	bf00      	nop
 8003584:	40021000 	.word	0x40021000
 8003588:	42420000 	.word	0x42420000
 800358c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003590:	4b92      	ldr	r3, [pc, #584]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1e9      	bne.n	8003570 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 80a6 	beq.w	80036f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035aa:	2300      	movs	r3, #0
 80035ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ae:	4b8b      	ldr	r3, [pc, #556]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10d      	bne.n	80035d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035ba:	4b88      	ldr	r3, [pc, #544]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	4a87      	ldr	r2, [pc, #540]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80035c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c4:	61d3      	str	r3, [r2, #28]
 80035c6:	4b85      	ldr	r3, [pc, #532]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d2:	2301      	movs	r3, #1
 80035d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d6:	4b82      	ldr	r3, [pc, #520]	; (80037e0 <HAL_RCC_OscConfig+0x4c8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d118      	bne.n	8003614 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035e2:	4b7f      	ldr	r3, [pc, #508]	; (80037e0 <HAL_RCC_OscConfig+0x4c8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7e      	ldr	r2, [pc, #504]	; (80037e0 <HAL_RCC_OscConfig+0x4c8>)
 80035e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ee:	f7ff f8ed 	bl	80027cc <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035f6:	f7ff f8e9 	bl	80027cc <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b64      	cmp	r3, #100	; 0x64
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e103      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003608:	4b75      	ldr	r3, [pc, #468]	; (80037e0 <HAL_RCC_OscConfig+0x4c8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0f0      	beq.n	80035f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d106      	bne.n	800362a <HAL_RCC_OscConfig+0x312>
 800361c:	4b6f      	ldr	r3, [pc, #444]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	4a6e      	ldr	r2, [pc, #440]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	6213      	str	r3, [r2, #32]
 8003628:	e02d      	b.n	8003686 <HAL_RCC_OscConfig+0x36e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10c      	bne.n	800364c <HAL_RCC_OscConfig+0x334>
 8003632:	4b6a      	ldr	r3, [pc, #424]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	4a69      	ldr	r2, [pc, #420]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003638:	f023 0301 	bic.w	r3, r3, #1
 800363c:	6213      	str	r3, [r2, #32]
 800363e:	4b67      	ldr	r3, [pc, #412]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	4a66      	ldr	r2, [pc, #408]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003644:	f023 0304 	bic.w	r3, r3, #4
 8003648:	6213      	str	r3, [r2, #32]
 800364a:	e01c      	b.n	8003686 <HAL_RCC_OscConfig+0x36e>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	2b05      	cmp	r3, #5
 8003652:	d10c      	bne.n	800366e <HAL_RCC_OscConfig+0x356>
 8003654:	4b61      	ldr	r3, [pc, #388]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	4a60      	ldr	r2, [pc, #384]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 800365a:	f043 0304 	orr.w	r3, r3, #4
 800365e:	6213      	str	r3, [r2, #32]
 8003660:	4b5e      	ldr	r3, [pc, #376]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	4a5d      	ldr	r2, [pc, #372]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6213      	str	r3, [r2, #32]
 800366c:	e00b      	b.n	8003686 <HAL_RCC_OscConfig+0x36e>
 800366e:	4b5b      	ldr	r3, [pc, #364]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	4a5a      	ldr	r2, [pc, #360]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003674:	f023 0301 	bic.w	r3, r3, #1
 8003678:	6213      	str	r3, [r2, #32]
 800367a:	4b58      	ldr	r3, [pc, #352]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	4a57      	ldr	r2, [pc, #348]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003680:	f023 0304 	bic.w	r3, r3, #4
 8003684:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d015      	beq.n	80036ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800368e:	f7ff f89d 	bl	80027cc <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003694:	e00a      	b.n	80036ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003696:	f7ff f899 	bl	80027cc <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e0b1      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ac:	4b4b      	ldr	r3, [pc, #300]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0ee      	beq.n	8003696 <HAL_RCC_OscConfig+0x37e>
 80036b8:	e014      	b.n	80036e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ba:	f7ff f887 	bl	80027cc <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036c0:	e00a      	b.n	80036d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c2:	f7ff f883 	bl	80027cc <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e09b      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036d8:	4b40      	ldr	r3, [pc, #256]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1ee      	bne.n	80036c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d105      	bne.n	80036f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ea:	4b3c      	ldr	r3, [pc, #240]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	4a3b      	ldr	r2, [pc, #236]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 8087 	beq.w	800380e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003700:	4b36      	ldr	r3, [pc, #216]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 030c 	and.w	r3, r3, #12
 8003708:	2b08      	cmp	r3, #8
 800370a:	d061      	beq.n	80037d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	69db      	ldr	r3, [r3, #28]
 8003710:	2b02      	cmp	r3, #2
 8003712:	d146      	bne.n	80037a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003714:	4b33      	ldr	r3, [pc, #204]	; (80037e4 <HAL_RCC_OscConfig+0x4cc>)
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371a:	f7ff f857 	bl	80027cc <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003722:	f7ff f853 	bl	80027cc <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e06d      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003734:	4b29      	ldr	r3, [pc, #164]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1f0      	bne.n	8003722 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003748:	d108      	bne.n	800375c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800374a:	4b24      	ldr	r3, [pc, #144]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	4921      	ldr	r1, [pc, #132]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003758:	4313      	orrs	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800375c:	4b1f      	ldr	r3, [pc, #124]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a19      	ldr	r1, [r3, #32]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376c:	430b      	orrs	r3, r1
 800376e:	491b      	ldr	r1, [pc, #108]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003770:	4313      	orrs	r3, r2
 8003772:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003774:	4b1b      	ldr	r3, [pc, #108]	; (80037e4 <HAL_RCC_OscConfig+0x4cc>)
 8003776:	2201      	movs	r2, #1
 8003778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800377a:	f7ff f827 	bl	80027cc <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003782:	f7ff f823 	bl	80027cc <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e03d      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003794:	4b11      	ldr	r3, [pc, #68]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x46a>
 80037a0:	e035      	b.n	800380e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037a2:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <HAL_RCC_OscConfig+0x4cc>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7ff f810 	bl	80027cc <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037b0:	f7ff f80c 	bl	80027cc <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e026      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x498>
 80037ce:	e01e      	b.n	800380e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d107      	bne.n	80037e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e019      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40007000 	.word	0x40007000
 80037e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <HAL_RCC_OscConfig+0x500>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d106      	bne.n	800380a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003806:	429a      	cmp	r2, r3
 8003808:	d001      	beq.n	800380e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40021000 	.word	0x40021000

0800381c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e0d0      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003830:	4b6a      	ldr	r3, [pc, #424]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	429a      	cmp	r2, r3
 800383c:	d910      	bls.n	8003860 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800383e:	4b67      	ldr	r3, [pc, #412]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f023 0207 	bic.w	r2, r3, #7
 8003846:	4965      	ldr	r1, [pc, #404]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	4313      	orrs	r3, r2
 800384c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800384e:	4b63      	ldr	r3, [pc, #396]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d001      	beq.n	8003860 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0b8      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d020      	beq.n	80038ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d005      	beq.n	8003884 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003878:	4b59      	ldr	r3, [pc, #356]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	4a58      	ldr	r2, [pc, #352]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800387e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003882:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003890:	4b53      	ldr	r3, [pc, #332]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	4a52      	ldr	r2, [pc, #328]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003896:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800389a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800389c:	4b50      	ldr	r3, [pc, #320]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	494d      	ldr	r1, [pc, #308]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d040      	beq.n	800393c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d107      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c2:	4b47      	ldr	r3, [pc, #284]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d115      	bne.n	80038fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e07f      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d107      	bne.n	80038ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038da:	4b41      	ldr	r3, [pc, #260]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e073      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ea:	4b3d      	ldr	r3, [pc, #244]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e06b      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038fa:	4b39      	ldr	r3, [pc, #228]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f023 0203 	bic.w	r2, r3, #3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	4936      	ldr	r1, [pc, #216]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003908:	4313      	orrs	r3, r2
 800390a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800390c:	f7fe ff5e 	bl	80027cc <HAL_GetTick>
 8003910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003912:	e00a      	b.n	800392a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003914:	f7fe ff5a 	bl	80027cc <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003922:	4293      	cmp	r3, r2
 8003924:	d901      	bls.n	800392a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e053      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800392a:	4b2d      	ldr	r3, [pc, #180]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f003 020c 	and.w	r2, r3, #12
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	429a      	cmp	r2, r3
 800393a:	d1eb      	bne.n	8003914 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800393c:	4b27      	ldr	r3, [pc, #156]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d210      	bcs.n	800396c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394a:	4b24      	ldr	r3, [pc, #144]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 0207 	bic.w	r2, r3, #7
 8003952:	4922      	ldr	r1, [pc, #136]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b20      	ldr	r3, [pc, #128]	; (80039dc <HAL_RCC_ClockConfig+0x1c0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e032      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d008      	beq.n	800398a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003978:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4916      	ldr	r1, [pc, #88]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003986:	4313      	orrs	r3, r2
 8003988:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d009      	beq.n	80039aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003996:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	490e      	ldr	r1, [pc, #56]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039aa:	f000 f821 	bl	80039f0 <HAL_RCC_GetSysClockFreq>
 80039ae:	4602      	mov	r2, r0
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	091b      	lsrs	r3, r3, #4
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	490a      	ldr	r1, [pc, #40]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80039bc:	5ccb      	ldrb	r3, [r1, r3]
 80039be:	fa22 f303 	lsr.w	r3, r2, r3
 80039c2:	4a09      	ldr	r2, [pc, #36]	; (80039e8 <HAL_RCC_ClockConfig+0x1cc>)
 80039c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <HAL_RCC_ClockConfig+0x1d0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7fe febc 	bl	8002748 <HAL_InitTick>

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40022000 	.word	0x40022000
 80039e0:	40021000 	.word	0x40021000
 80039e4:	08006480 	.word	0x08006480
 80039e8:	2000001c 	.word	0x2000001c
 80039ec:	20000020 	.word	0x20000020

080039f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039f0:	b490      	push	{r4, r7}
 80039f2:	b08a      	sub	sp, #40	; 0x28
 80039f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80039f6:	4b29      	ldr	r3, [pc, #164]	; (8003a9c <HAL_RCC_GetSysClockFreq+0xac>)
 80039f8:	1d3c      	adds	r4, r7, #4
 80039fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80039fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a00:	f240 2301 	movw	r3, #513	; 0x201
 8003a04:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61bb      	str	r3, [r7, #24]
 8003a0e:	2300      	movs	r3, #0
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24
 8003a12:	2300      	movs	r3, #0
 8003a14:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a1a:	4b21      	ldr	r3, [pc, #132]	; (8003aa0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f003 030c 	and.w	r3, r3, #12
 8003a26:	2b04      	cmp	r3, #4
 8003a28:	d002      	beq.n	8003a30 <HAL_RCC_GetSysClockFreq+0x40>
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d003      	beq.n	8003a36 <HAL_RCC_GetSysClockFreq+0x46>
 8003a2e:	e02b      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a30:	4b1c      	ldr	r3, [pc, #112]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a32:	623b      	str	r3, [r7, #32]
      break;
 8003a34:	e02b      	b.n	8003a8e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	0c9b      	lsrs	r3, r3, #18
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	3328      	adds	r3, #40	; 0x28
 8003a40:	443b      	add	r3, r7
 8003a42:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a46:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d012      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a52:	4b13      	ldr	r3, [pc, #76]	; (8003aa0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	0c5b      	lsrs	r3, r3, #17
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	3328      	adds	r3, #40	; 0x28
 8003a5e:	443b      	add	r3, r7
 8003a60:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a64:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	4a0e      	ldr	r2, [pc, #56]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a6a:	fb03 f202 	mul.w	r2, r3, r2
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24
 8003a76:	e004      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	4a0b      	ldr	r2, [pc, #44]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	623b      	str	r3, [r7, #32]
      break;
 8003a86:	e002      	b.n	8003a8e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a88:	4b06      	ldr	r3, [pc, #24]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a8a:	623b      	str	r3, [r7, #32]
      break;
 8003a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a8e:	6a3b      	ldr	r3, [r7, #32]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3728      	adds	r7, #40	; 0x28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc90      	pop	{r4, r7}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	08006470 	.word	0x08006470
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	007a1200 	.word	0x007a1200
 8003aa8:	003d0900 	.word	0x003d0900

08003aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab0:	4b02      	ldr	r3, [pc, #8]	; (8003abc <HAL_RCC_GetHCLKFreq+0x10>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	2000001c 	.word	0x2000001c

08003ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ac4:	f7ff fff2 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	4903      	ldr	r1, [pc, #12]	; (8003ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ad6:	5ccb      	ldrb	r3, [r1, r3]
 8003ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	08006490 	.word	0x08006490

08003ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003aec:	f7ff ffde 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003af0:	4602      	mov	r2, r0
 8003af2:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	0adb      	lsrs	r3, r3, #11
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	4903      	ldr	r1, [pc, #12]	; (8003b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003afe:	5ccb      	ldrb	r3, [r1, r3]
 8003b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	08006490 	.word	0x08006490

08003b10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b18:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <RCC_Delay+0x34>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a0a      	ldr	r2, [pc, #40]	; (8003b48 <RCC_Delay+0x38>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	0a5b      	lsrs	r3, r3, #9
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	fb02 f303 	mul.w	r3, r2, r3
 8003b2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b2c:	bf00      	nop
  }
  while (Delay --);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1e5a      	subs	r2, r3, #1
 8003b32:	60fa      	str	r2, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f9      	bne.n	8003b2c <RCC_Delay+0x1c>
}
 8003b38:	bf00      	nop
 8003b3a:	bf00      	nop
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr
 8003b44:	2000001c 	.word	0x2000001c
 8003b48:	10624dd3 	.word	0x10624dd3

08003b4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e041      	b.n	8003be2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fe fbfe 	bl	8002374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3304      	adds	r3, #4
 8003b88:	4619      	mov	r1, r3
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	f000 faec 	bl	8004168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d001      	beq.n	8003c04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e032      	b.n	8003c6a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <HAL_TIM_Base_Start+0x88>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00e      	beq.n	8003c34 <HAL_TIM_Base_Start+0x48>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c1e:	d009      	beq.n	8003c34 <HAL_TIM_Base_Start+0x48>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a14      	ldr	r2, [pc, #80]	; (8003c78 <HAL_TIM_Base_Start+0x8c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d004      	beq.n	8003c34 <HAL_TIM_Base_Start+0x48>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a13      	ldr	r2, [pc, #76]	; (8003c7c <HAL_TIM_Base_Start+0x90>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d111      	bne.n	8003c58 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2b06      	cmp	r3, #6
 8003c44:	d010      	beq.n	8003c68 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c56:	e007      	b.n	8003c68 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0201 	orr.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr
 8003c74:	40012c00 	.word	0x40012c00
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800

08003c80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e041      	b.n	8003d16 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d106      	bne.n	8003cac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7fe fb82 	bl	80023b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4610      	mov	r0, r2
 8003cc0:	f000 fa52 	bl	8004168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d109      	bne.n	8003d44 <HAL_TIM_PWM_Start+0x24>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	bf14      	ite	ne
 8003d3c:	2301      	movne	r3, #1
 8003d3e:	2300      	moveq	r3, #0
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	e022      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d109      	bne.n	8003d5e <HAL_TIM_PWM_Start+0x3e>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	bf14      	ite	ne
 8003d56:	2301      	movne	r3, #1
 8003d58:	2300      	moveq	r3, #0
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	e015      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d109      	bne.n	8003d78 <HAL_TIM_PWM_Start+0x58>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	bf14      	ite	ne
 8003d70:	2301      	movne	r3, #1
 8003d72:	2300      	moveq	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e008      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	bf14      	ite	ne
 8003d84:	2301      	movne	r3, #1
 8003d86:	2300      	moveq	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e05e      	b.n	8003e50 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d104      	bne.n	8003da2 <HAL_TIM_PWM_Start+0x82>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003da0:	e013      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d104      	bne.n	8003db2 <HAL_TIM_PWM_Start+0x92>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003db0:	e00b      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d104      	bne.n	8003dc2 <HAL_TIM_PWM_Start+0xa2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dc0:	e003      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	6839      	ldr	r1, [r7, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fc48 	bl	8004668 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1e      	ldr	r2, [pc, #120]	; (8003e58 <HAL_TIM_PWM_Start+0x138>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d107      	bne.n	8003df2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003df0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a18      	ldr	r2, [pc, #96]	; (8003e58 <HAL_TIM_PWM_Start+0x138>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00e      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e04:	d009      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a14      	ldr	r2, [pc, #80]	; (8003e5c <HAL_TIM_PWM_Start+0x13c>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a12      	ldr	r2, [pc, #72]	; (8003e60 <HAL_TIM_PWM_Start+0x140>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d111      	bne.n	8003e3e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b06      	cmp	r3, #6
 8003e2a:	d010      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e3c:	e007      	b.n	8003e4e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 0201 	orr.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40012c00 	.word	0x40012c00
 8003e5c:	40000400 	.word	0x40000400
 8003e60:	40000800 	.word	0x40000800

08003e64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e0ac      	b.n	8003fd8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b0c      	cmp	r3, #12
 8003e8a:	f200 809f 	bhi.w	8003fcc <HAL_TIM_PWM_ConfigChannel+0x168>
 8003e8e:	a201      	add	r2, pc, #4	; (adr r2, 8003e94 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e94:	08003ec9 	.word	0x08003ec9
 8003e98:	08003fcd 	.word	0x08003fcd
 8003e9c:	08003fcd 	.word	0x08003fcd
 8003ea0:	08003fcd 	.word	0x08003fcd
 8003ea4:	08003f09 	.word	0x08003f09
 8003ea8:	08003fcd 	.word	0x08003fcd
 8003eac:	08003fcd 	.word	0x08003fcd
 8003eb0:	08003fcd 	.word	0x08003fcd
 8003eb4:	08003f4b 	.word	0x08003f4b
 8003eb8:	08003fcd 	.word	0x08003fcd
 8003ebc:	08003fcd 	.word	0x08003fcd
 8003ec0:	08003fcd 	.word	0x08003fcd
 8003ec4:	08003f8b 	.word	0x08003f8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 f9ac 	bl	800422c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699a      	ldr	r2, [r3, #24]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0208 	orr.w	r2, r2, #8
 8003ee2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699a      	ldr	r2, [r3, #24]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0204 	bic.w	r2, r2, #4
 8003ef2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6999      	ldr	r1, [r3, #24]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	691a      	ldr	r2, [r3, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	619a      	str	r2, [r3, #24]
      break;
 8003f06:	e062      	b.n	8003fce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 f9f2 	bl	80042f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6999      	ldr	r1, [r3, #24]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	021a      	lsls	r2, r3, #8
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	619a      	str	r2, [r3, #24]
      break;
 8003f48:	e041      	b.n	8003fce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fa3b 	bl	80043cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	69da      	ldr	r2, [r3, #28]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0208 	orr.w	r2, r2, #8
 8003f64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	69da      	ldr	r2, [r3, #28]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0204 	bic.w	r2, r2, #4
 8003f74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	69d9      	ldr	r1, [r3, #28]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	61da      	str	r2, [r3, #28]
      break;
 8003f88:	e021      	b.n	8003fce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68b9      	ldr	r1, [r7, #8]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fa85 	bl	80044a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69da      	ldr	r2, [r3, #28]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fa4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	69da      	ldr	r2, [r3, #28]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	69d9      	ldr	r1, [r3, #28]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	021a      	lsls	r2, r3, #8
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	61da      	str	r2, [r3, #28]
      break;
 8003fca:	e000      	b.n	8003fce <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003fcc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d101      	bne.n	8003ff8 <HAL_TIM_ConfigClockSource+0x18>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	e0b3      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x180>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004016:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800401e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004030:	d03e      	beq.n	80040b0 <HAL_TIM_ConfigClockSource+0xd0>
 8004032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004036:	f200 8087 	bhi.w	8004148 <HAL_TIM_ConfigClockSource+0x168>
 800403a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800403e:	f000 8085 	beq.w	800414c <HAL_TIM_ConfigClockSource+0x16c>
 8004042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004046:	d87f      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004048:	2b70      	cmp	r3, #112	; 0x70
 800404a:	d01a      	beq.n	8004082 <HAL_TIM_ConfigClockSource+0xa2>
 800404c:	2b70      	cmp	r3, #112	; 0x70
 800404e:	d87b      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004050:	2b60      	cmp	r3, #96	; 0x60
 8004052:	d050      	beq.n	80040f6 <HAL_TIM_ConfigClockSource+0x116>
 8004054:	2b60      	cmp	r3, #96	; 0x60
 8004056:	d877      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004058:	2b50      	cmp	r3, #80	; 0x50
 800405a:	d03c      	beq.n	80040d6 <HAL_TIM_ConfigClockSource+0xf6>
 800405c:	2b50      	cmp	r3, #80	; 0x50
 800405e:	d873      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004060:	2b40      	cmp	r3, #64	; 0x40
 8004062:	d058      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x136>
 8004064:	2b40      	cmp	r3, #64	; 0x40
 8004066:	d86f      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004068:	2b30      	cmp	r3, #48	; 0x30
 800406a:	d064      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x156>
 800406c:	2b30      	cmp	r3, #48	; 0x30
 800406e:	d86b      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004070:	2b20      	cmp	r3, #32
 8004072:	d060      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x156>
 8004074:	2b20      	cmp	r3, #32
 8004076:	d867      	bhi.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
 8004078:	2b00      	cmp	r3, #0
 800407a:	d05c      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x156>
 800407c:	2b10      	cmp	r3, #16
 800407e:	d05a      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004080:	e062      	b.n	8004148 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6818      	ldr	r0, [r3, #0]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	6899      	ldr	r1, [r3, #8]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	f000 faca 	bl	800462a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	609a      	str	r2, [r3, #8]
      break;
 80040ae:	e04e      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	6899      	ldr	r1, [r3, #8]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f000 fab3 	bl	800462a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040d2:	609a      	str	r2, [r3, #8]
      break;
 80040d4:	e03b      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	6859      	ldr	r1, [r3, #4]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	461a      	mov	r2, r3
 80040e4:	f000 fa2a 	bl	800453c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2150      	movs	r1, #80	; 0x50
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 fa81 	bl	80045f6 <TIM_ITRx_SetConfig>
      break;
 80040f4:	e02b      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	6859      	ldr	r1, [r3, #4]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	461a      	mov	r2, r3
 8004104:	f000 fa48 	bl	8004598 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2160      	movs	r1, #96	; 0x60
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fa71 	bl	80045f6 <TIM_ITRx_SetConfig>
      break;
 8004114:	e01b      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6818      	ldr	r0, [r3, #0]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	6859      	ldr	r1, [r3, #4]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	461a      	mov	r2, r3
 8004124:	f000 fa0a 	bl	800453c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2140      	movs	r1, #64	; 0x40
 800412e:	4618      	mov	r0, r3
 8004130:	f000 fa61 	bl	80045f6 <TIM_ITRx_SetConfig>
      break;
 8004134:	e00b      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4619      	mov	r1, r3
 8004140:	4610      	mov	r0, r2
 8004142:	f000 fa58 	bl	80045f6 <TIM_ITRx_SetConfig>
        break;
 8004146:	e002      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004148:	bf00      	nop
 800414a:	e000      	b.n	800414e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800414c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a29      	ldr	r2, [pc, #164]	; (8004220 <TIM_Base_SetConfig+0xb8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00b      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004186:	d007      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a26      	ldr	r2, [pc, #152]	; (8004224 <TIM_Base_SetConfig+0xbc>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d003      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a25      	ldr	r2, [pc, #148]	; (8004228 <TIM_Base_SetConfig+0xc0>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d108      	bne.n	80041aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a1c      	ldr	r2, [pc, #112]	; (8004220 <TIM_Base_SetConfig+0xb8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00b      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b8:	d007      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a19      	ldr	r2, [pc, #100]	; (8004224 <TIM_Base_SetConfig+0xbc>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d003      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a18      	ldr	r2, [pc, #96]	; (8004228 <TIM_Base_SetConfig+0xc0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d108      	bne.n	80041dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a07      	ldr	r2, [pc, #28]	; (8004220 <TIM_Base_SetConfig+0xb8>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d103      	bne.n	8004210 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	615a      	str	r2, [r3, #20]
}
 8004216:	bf00      	nop
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr
 8004220:	40012c00 	.word	0x40012c00
 8004224:	40000400 	.word	0x40000400
 8004228:	40000800 	.word	0x40000800

0800422c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	f023 0201 	bic.w	r2, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f023 0303 	bic.w	r3, r3, #3
 8004262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f023 0302 	bic.w	r3, r3, #2
 8004274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <TIM_OC1_SetConfig+0xc8>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d10c      	bne.n	80042a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f023 0308 	bic.w	r3, r3, #8
 800428e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f023 0304 	bic.w	r3, r3, #4
 80042a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a13      	ldr	r2, [pc, #76]	; (80042f4 <TIM_OC1_SetConfig+0xc8>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d111      	bne.n	80042ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	621a      	str	r2, [r3, #32]
}
 80042e8:	bf00      	nop
 80042ea:	371c      	adds	r7, #28
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40012c00 	.word	0x40012c00

080042f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	f023 0210 	bic.w	r2, r3, #16
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800432e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f023 0320 	bic.w	r3, r3, #32
 8004342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a1d      	ldr	r2, [pc, #116]	; (80043c8 <TIM_OC2_SetConfig+0xd0>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d10d      	bne.n	8004374 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800435e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004372:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a14      	ldr	r2, [pc, #80]	; (80043c8 <TIM_OC2_SetConfig+0xd0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d113      	bne.n	80043a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004382:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800438a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	621a      	str	r2, [r3, #32]
}
 80043be:	bf00      	nop
 80043c0:	371c      	adds	r7, #28
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr
 80043c8:	40012c00 	.word	0x40012c00

080043cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b087      	sub	sp, #28
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0303 	bic.w	r3, r3, #3
 8004402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4313      	orrs	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004414:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a1d      	ldr	r2, [pc, #116]	; (800449c <TIM_OC3_SetConfig+0xd0>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d10d      	bne.n	8004446 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004430:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004444:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a14      	ldr	r2, [pc, #80]	; (800449c <TIM_OC3_SetConfig+0xd0>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d113      	bne.n	8004476 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004454:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800445c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	4313      	orrs	r3, r2
 8004474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	621a      	str	r2, [r3, #32]
}
 8004490:	bf00      	nop
 8004492:	371c      	adds	r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	40012c00 	.word	0x40012c00

080044a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	031b      	lsls	r3, r3, #12
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a0f      	ldr	r2, [pc, #60]	; (8004538 <TIM_OC4_SetConfig+0x98>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d109      	bne.n	8004514 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004506:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	019b      	lsls	r3, r3, #6
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	4313      	orrs	r3, r2
 8004512:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	621a      	str	r2, [r3, #32]
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	bc80      	pop	{r7}
 8004536:	4770      	bx	lr
 8004538:	40012c00 	.word	0x40012c00

0800453c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 0201 	bic.w	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004566:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f023 030a 	bic.w	r3, r3, #10
 8004578:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	621a      	str	r2, [r3, #32]
}
 800458e:	bf00      	nop
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	f023 0210 	bic.w	r2, r3, #16
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	031b      	lsls	r3, r3, #12
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	621a      	str	r2, [r3, #32]
}
 80045ec:	bf00      	nop
 80045ee:	371c      	adds	r7, #28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr

080045f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b085      	sub	sp, #20
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	f043 0307 	orr.w	r3, r3, #7
 8004618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	609a      	str	r2, [r3, #8]
}
 8004620:	bf00      	nop
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	bc80      	pop	{r7}
 8004628:	4770      	bx	lr

0800462a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800462a:	b480      	push	{r7}
 800462c:	b087      	sub	sp, #28
 800462e:	af00      	add	r7, sp, #0
 8004630:	60f8      	str	r0, [r7, #12]
 8004632:	60b9      	str	r1, [r7, #8]
 8004634:	607a      	str	r2, [r7, #4]
 8004636:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004644:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	021a      	lsls	r2, r3, #8
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	431a      	orrs	r2, r3
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	4313      	orrs	r3, r2
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	4313      	orrs	r3, r2
 8004656:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	609a      	str	r2, [r3, #8]
}
 800465e:	bf00      	nop
 8004660:	371c      	adds	r7, #28
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004668:	b480      	push	{r7}
 800466a:	b087      	sub	sp, #28
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	f003 031f 	and.w	r3, r3, #31
 800467a:	2201      	movs	r2, #1
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a1a      	ldr	r2, [r3, #32]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	43db      	mvns	r3, r3
 800468a:	401a      	ands	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a1a      	ldr	r2, [r3, #32]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 031f 	and.w	r3, r3, #31
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	fa01 f303 	lsl.w	r3, r1, r3
 80046a0:	431a      	orrs	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	621a      	str	r2, [r3, #32]
}
 80046a6:	bf00      	nop
 80046a8:	371c      	adds	r7, #28
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bc80      	pop	{r7}
 80046ae:	4770      	bx	lr

080046b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d101      	bne.n	80046c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046c4:	2302      	movs	r3, #2
 80046c6:	e046      	b.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a16      	ldr	r2, [pc, #88]	; (8004760 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d00e      	beq.n	800472a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004714:	d009      	beq.n	800472a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a12      	ldr	r2, [pc, #72]	; (8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d004      	beq.n	800472a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a10      	ldr	r2, [pc, #64]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d10c      	bne.n	8004744 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004730:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	4313      	orrs	r3, r2
 800473a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr
 8004760:	40012c00 	.word	0x40012c00
 8004764:	40000400 	.word	0x40000400
 8004768:	40000800 	.word	0x40000800

0800476c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e03f      	b.n	80047fe <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fd fe5e 	bl	8002454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2224      	movs	r2, #36	; 0x24
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68da      	ldr	r2, [r3, #12]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fd9b 	bl	80052ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b08a      	sub	sp, #40	; 0x28
 800480a:	af02      	add	r7, sp, #8
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	603b      	str	r3, [r7, #0]
 8004812:	4613      	mov	r3, r2
 8004814:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b20      	cmp	r3, #32
 8004824:	d17c      	bne.n	8004920 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <HAL_UART_Transmit+0x2c>
 800482c:	88fb      	ldrh	r3, [r7, #6]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e075      	b.n	8004922 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_UART_Transmit+0x3e>
 8004840:	2302      	movs	r3, #2
 8004842:	e06e      	b.n	8004922 <HAL_UART_Transmit+0x11c>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2221      	movs	r2, #33	; 0x21
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800485a:	f7fd ffb7 	bl	80027cc <HAL_GetTick>
 800485e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	88fa      	ldrh	r2, [r7, #6]
 8004864:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	88fa      	ldrh	r2, [r7, #6]
 800486a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004874:	d108      	bne.n	8004888 <HAL_UART_Transmit+0x82>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d104      	bne.n	8004888 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	61bb      	str	r3, [r7, #24]
 8004886:	e003      	b.n	8004890 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800488c:	2300      	movs	r3, #0
 800488e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004898:	e02a      	b.n	80048f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	2200      	movs	r2, #0
 80048a2:	2180      	movs	r1, #128	; 0x80
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f000 fb0d 	bl	8004ec4 <UART_WaitOnFlagUntilTimeout>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e036      	b.n	8004922 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10b      	bne.n	80048d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	881b      	ldrh	r3, [r3, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	3302      	adds	r3, #2
 80048ce:	61bb      	str	r3, [r7, #24]
 80048d0:	e007      	b.n	80048e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	781a      	ldrb	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	3301      	adds	r3, #1
 80048e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1cf      	bne.n	800489a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2200      	movs	r2, #0
 8004902:	2140      	movs	r1, #64	; 0x40
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 fadd 	bl	8004ec4 <UART_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e006      	b.n	8004922 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800491c:	2300      	movs	r3, #0
 800491e:	e000      	b.n	8004922 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004920:	2302      	movs	r3, #2
  }
}
 8004922:	4618      	mov	r0, r3
 8004924:	3720      	adds	r7, #32
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b086      	sub	sp, #24
 800492e:	af00      	add	r7, sp, #0
 8004930:	60f8      	str	r0, [r7, #12]
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	4613      	mov	r3, r2
 8004936:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b20      	cmp	r3, #32
 8004942:	d13c      	bne.n	80049be <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800494a:	88fb      	ldrh	r3, [r7, #6]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e035      	b.n	80049c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800495e:	2302      	movs	r3, #2
 8004960:	e02e      	b.n	80049c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2201      	movs	r2, #1
 800496e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004970:	88fb      	ldrh	r3, [r7, #6]
 8004972:	461a      	mov	r2, r3
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 faee 	bl	8004f58 <UART_Start_Receive_DMA>
 800497c:	4603      	mov	r3, r0
 800497e:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004980:	7dfb      	ldrb	r3, [r7, #23]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d119      	bne.n	80049ba <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	2b01      	cmp	r3, #1
 800498c:	d113      	bne.n	80049b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800498e:	2300      	movs	r3, #0
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0210 	orr.w	r2, r2, #16
 80049b2:	60da      	str	r2, [r3, #12]
 80049b4:	e001      	b.n	80049ba <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80049ba:	7dfb      	ldrb	r3, [r7, #23]
 80049bc:	e000      	b.n	80049c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 80049be:	2302      	movs	r3, #2
  }
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3718      	adds	r7, #24
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08a      	sub	sp, #40	; 0x28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10d      	bne.n	8004a1a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_UART_IRQHandler+0x52>
 8004a08:	6a3b      	ldr	r3, [r7, #32]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d003      	beq.n	8004a1a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fbc0 	bl	8005198 <UART_Receive_IT>
      return;
 8004a18:	e17b      	b.n	8004d12 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80b1 	beq.w	8004b84 <HAL_UART_IRQHandler+0x1bc>
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <HAL_UART_IRQHandler+0x70>
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f000 80a6 	beq.w	8004b84 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_UART_IRQHandler+0x90>
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	f043 0201 	orr.w	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_UART_IRQHandler+0xb0>
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	f043 0202 	orr.w	r2, r3, #2
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <HAL_UART_IRQHandler+0xd0>
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	f043 0204 	orr.w	r2, r3, #4
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00f      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xfa>
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f003 0320 	and.w	r3, r3, #32
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d104      	bne.n	8004ab6 <HAL_UART_IRQHandler+0xee>
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d005      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	f043 0208 	orr.w	r2, r3, #8
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 811e 	beq.w	8004d08 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d007      	beq.n	8004ae6 <HAL_UART_IRQHandler+0x11e>
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 fb59 	bl	8005198 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	bf14      	ite	ne
 8004af4:	2301      	movne	r3, #1
 8004af6:	2300      	moveq	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d102      	bne.n	8004b0e <HAL_UART_IRQHandler+0x146>
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d031      	beq.n	8004b72 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fa9b 	bl	800504a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d023      	beq.n	8004b6a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695a      	ldr	r2, [r3, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b30:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d013      	beq.n	8004b62 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3e:	4a76      	ldr	r2, [pc, #472]	; (8004d18 <HAL_UART_IRQHandler+0x350>)
 8004b40:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fe f870 	bl	8002c2c <HAL_DMA_Abort_IT>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d016      	beq.n	8004b80 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b60:	e00e      	b.n	8004b80 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f8f5 	bl	8004d52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b68:	e00a      	b.n	8004b80 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f8f1 	bl	8004d52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b70:	e006      	b.n	8004b80 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f8ed 	bl	8004d52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004b7e:	e0c3      	b.n	8004d08 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b80:	bf00      	nop
    return;
 8004b82:	e0c1      	b.n	8004d08 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	f040 80a1 	bne.w	8004cd0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	f003 0310 	and.w	r3, r3, #16
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 809b 	beq.w	8004cd0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	f003 0310 	and.w	r3, r3, #16
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 8095 	beq.w	8004cd0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d04e      	beq.n	8004c68 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004bd4:	8a3b      	ldrh	r3, [r7, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f000 8098 	beq.w	8004d0c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004be0:	8a3a      	ldrh	r2, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	f080 8092 	bcs.w	8004d0c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8a3a      	ldrh	r2, [r7, #16]
 8004bec:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b20      	cmp	r3, #32
 8004bf6:	d02b      	beq.n	8004c50 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68da      	ldr	r2, [r3, #12]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c06:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695a      	ldr	r2, [r3, #20]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0201 	bic.w	r2, r2, #1
 8004c16:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695a      	ldr	r2, [r3, #20]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c26:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68da      	ldr	r2, [r3, #12]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0210 	bic.w	r2, r2, #16
 8004c44:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fd ffb3 	bl	8002bb6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	4619      	mov	r1, r3
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f7fc fcab 	bl	80015bc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004c66:	e051      	b.n	8004d0c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d047      	beq.n	8004d10 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004c80:	8a7b      	ldrh	r3, [r7, #18]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d044      	beq.n	8004d10 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c94:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0201 	bic.w	r2, r2, #1
 8004ca4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2220      	movs	r2, #32
 8004caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0210 	bic.w	r2, r2, #16
 8004cc2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cc4:	8a7b      	ldrh	r3, [r7, #18]
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7fc fc77 	bl	80015bc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004cce:	e01f      	b.n	8004d10 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d008      	beq.n	8004cec <HAL_UART_IRQHandler+0x324>
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f9f0 	bl	80050ca <UART_Transmit_IT>
    return;
 8004cea:	e012      	b.n	8004d12 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00d      	beq.n	8004d12 <HAL_UART_IRQHandler+0x34a>
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fa31 	bl	8005168 <UART_EndTransmit_IT>
    return;
 8004d06:	e004      	b.n	8004d12 <HAL_UART_IRQHandler+0x34a>
    return;
 8004d08:	bf00      	nop
 8004d0a:	e002      	b.n	8004d12 <HAL_UART_IRQHandler+0x34a>
      return;
 8004d0c:	bf00      	nop
 8004d0e:	e000      	b.n	8004d12 <HAL_UART_IRQHandler+0x34a>
      return;
 8004d10:	bf00      	nop
  }
}
 8004d12:	3728      	adds	r7, #40	; 0x28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	080050a3 	.word	0x080050a3

08004d1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bc80      	pop	{r7}
 8004d2c:	4770      	bx	lr

08004d2e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b083      	sub	sp, #12
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d36:	bf00      	nop
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr

08004d52 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d12a      	bne.n	8004dd6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d94:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695a      	ldr	r2, [r3, #20]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	695a      	ldr	r2, [r3, #20]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004db4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d107      	bne.n	8004dd6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0210 	bic.w	r2, r2, #16
 8004dd4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d106      	bne.n	8004dec <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004de2:	4619      	mov	r1, r3
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f7fc fbe9 	bl	80015bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004dea:	e002      	b.n	8004df2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f7ff ff9e 	bl	8004d2e <HAL_UART_RxCpltCallback>
}
 8004df2:	bf00      	nop
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b084      	sub	sp, #16
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d108      	bne.n	8004e22 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e14:	085b      	lsrs	r3, r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	4619      	mov	r1, r3
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f7fc fbce 	bl	80015bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e20:	e002      	b.n	8004e28 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f7ff ff8c 	bl	8004d40 <HAL_UART_RxHalfCpltCallback>
}
 8004e28:	bf00      	nop
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	bf14      	ite	ne
 8004e50:	2301      	movne	r3, #1
 8004e52:	2300      	moveq	r3, #0
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b21      	cmp	r3, #33	; 0x21
 8004e62:	d108      	bne.n	8004e76 <UART_DMAError+0x46>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004e70:	68b8      	ldr	r0, [r7, #8]
 8004e72:	f000 f8d5 	bl	8005020 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf14      	ite	ne
 8004e84:	2301      	movne	r3, #1
 8004e86:	2300      	moveq	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b22      	cmp	r3, #34	; 0x22
 8004e96:	d108      	bne.n	8004eaa <UART_DMAError+0x7a>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d005      	beq.n	8004eaa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004ea4:	68b8      	ldr	r0, [r7, #8]
 8004ea6:	f000 f8d0 	bl	800504a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f043 0210 	orr.w	r2, r3, #16
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004eb6:	68b8      	ldr	r0, [r7, #8]
 8004eb8:	f7ff ff4b 	bl	8004d52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ebc:	bf00      	nop
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	603b      	str	r3, [r7, #0]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ed4:	e02c      	b.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004edc:	d028      	beq.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d007      	beq.n	8004ef4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ee4:	f7fd fc72 	bl	80027cc <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d21d      	bcs.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004f02:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0201 	bic.w	r2, r2, #1
 8004f12:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e00f      	b.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	4013      	ands	r3, r2
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	bf0c      	ite	eq
 8004f40:	2301      	moveq	r3, #1
 8004f42:	2300      	movne	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	461a      	mov	r2, r3
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d0c3      	beq.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	4613      	mov	r3, r2
 8004f64:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	88fa      	ldrh	r2, [r7, #6]
 8004f70:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2222      	movs	r2, #34	; 0x22
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f84:	4a23      	ldr	r2, [pc, #140]	; (8005014 <UART_Start_Receive_DMA+0xbc>)
 8004f86:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8c:	4a22      	ldr	r2, [pc, #136]	; (8005018 <UART_Start_Receive_DMA+0xc0>)
 8004f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f94:	4a21      	ldr	r2, [pc, #132]	; (800501c <UART_Start_Receive_DMA+0xc4>)
 8004f96:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004fa0:	f107 0308 	add.w	r3, r7, #8
 8004fa4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	3304      	adds	r3, #4
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	88fb      	ldrh	r3, [r7, #6]
 8004fb8:	f7fd fd9e 	bl	8002af8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	613b      	str	r3, [r7, #16]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fe8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 0201 	orr.w	r2, r2, #1
 8004ff8:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005008:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	08004d65 	.word	0x08004d65
 8005018:	08004dfb 	.word	0x08004dfb
 800501c:	08004e31 	.word	0x08004e31

08005020 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005036:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	bc80      	pop	{r7}
 8005048:	4770      	bx	lr

0800504a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800504a:	b480      	push	{r7}
 800504c:	b083      	sub	sp, #12
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005060:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695a      	ldr	r2, [r3, #20]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0201 	bic.w	r2, r2, #1
 8005070:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	2b01      	cmp	r3, #1
 8005078:	d107      	bne.n	800508a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f022 0210 	bic.w	r2, r2, #16
 8005088:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff fe48 	bl	8004d52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050c2:	bf00      	nop
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b085      	sub	sp, #20
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b21      	cmp	r3, #33	; 0x21
 80050dc:	d13e      	bne.n	800515c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050e6:	d114      	bne.n	8005112 <UART_Transmit_IT+0x48>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d110      	bne.n	8005112 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005104:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	1c9a      	adds	r2, r3, #2
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	621a      	str	r2, [r3, #32]
 8005110:	e008      	b.n	8005124 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	1c59      	adds	r1, r3, #1
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6211      	str	r1, [r2, #32]
 800511c:	781a      	ldrb	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29b      	uxth	r3, r3
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	4619      	mov	r1, r3
 8005132:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10f      	bne.n	8005158 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005146:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68da      	ldr	r2, [r3, #12]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005156:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	e000      	b.n	800515e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800515c:	2302      	movs	r3, #2
  }
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	bc80      	pop	{r7}
 8005166:	4770      	bx	lr

08005168 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68da      	ldr	r2, [r3, #12]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800517e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2220      	movs	r2, #32
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f7ff fdc7 	bl	8004d1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b22      	cmp	r3, #34	; 0x22
 80051aa:	f040 8099 	bne.w	80052e0 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051b6:	d117      	bne.n	80051e8 <UART_Receive_IT+0x50>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	691b      	ldr	r3, [r3, #16]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d113      	bne.n	80051e8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80051c0:	2300      	movs	r3, #0
 80051c2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	1c9a      	adds	r2, r3, #2
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	629a      	str	r2, [r3, #40]	; 0x28
 80051e6:	e026      	b.n	8005236 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ec:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051fa:	d007      	beq.n	800520c <UART_Receive_IT+0x74>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10a      	bne.n	800521a <UART_Receive_IT+0x82>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d106      	bne.n	800521a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	b2da      	uxtb	r2, r3
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	701a      	strb	r2, [r3, #0]
 8005218:	e008      	b.n	800522c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005226:	b2da      	uxtb	r2, r3
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b01      	subs	r3, #1
 800523e:	b29b      	uxth	r3, r3
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	4619      	mov	r1, r3
 8005244:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005246:	2b00      	cmp	r3, #0
 8005248:	d148      	bne.n	80052dc <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0220 	bic.w	r2, r2, #32
 8005258:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2220      	movs	r2, #32
 800527e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005286:	2b01      	cmp	r3, #1
 8005288:	d123      	bne.n	80052d2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f022 0210 	bic.w	r2, r2, #16
 800529e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d10a      	bne.n	80052c4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052ae:	2300      	movs	r3, #0
 80052b0:	60fb      	str	r3, [r7, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	60fb      	str	r3, [r7, #12]
 80052c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7fc f976 	bl	80015bc <HAL_UARTEx_RxEventCallback>
 80052d0:	e002      	b.n	80052d8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7ff fd2b 	bl	8004d2e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	e002      	b.n	80052e2 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e000      	b.n	80052e2 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
	...

080052ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	431a      	orrs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005326:	f023 030c 	bic.w	r3, r3, #12
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	68b9      	ldr	r1, [r7, #8]
 8005330:	430b      	orrs	r3, r1
 8005332:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699a      	ldr	r2, [r3, #24]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a2c      	ldr	r2, [pc, #176]	; (8005400 <UART_SetConfig+0x114>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d103      	bne.n	800535c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005354:	f7fe fbc8 	bl	8003ae8 <HAL_RCC_GetPCLK2Freq>
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	e002      	b.n	8005362 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800535c:	f7fe fbb0 	bl	8003ac0 <HAL_RCC_GetPCLK1Freq>
 8005360:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	009a      	lsls	r2, r3, #2
 800536c:	441a      	add	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	fbb2 f3f3 	udiv	r3, r2, r3
 8005378:	4a22      	ldr	r2, [pc, #136]	; (8005404 <UART_SetConfig+0x118>)
 800537a:	fba2 2303 	umull	r2, r3, r2, r3
 800537e:	095b      	lsrs	r3, r3, #5
 8005380:	0119      	lsls	r1, r3, #4
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009a      	lsls	r2, r3, #2
 800538c:	441a      	add	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	fbb2 f2f3 	udiv	r2, r2, r3
 8005398:	4b1a      	ldr	r3, [pc, #104]	; (8005404 <UART_SetConfig+0x118>)
 800539a:	fba3 0302 	umull	r0, r3, r3, r2
 800539e:	095b      	lsrs	r3, r3, #5
 80053a0:	2064      	movs	r0, #100	; 0x64
 80053a2:	fb00 f303 	mul.w	r3, r0, r3
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	3332      	adds	r3, #50	; 0x32
 80053ac:	4a15      	ldr	r2, [pc, #84]	; (8005404 <UART_SetConfig+0x118>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	095b      	lsrs	r3, r3, #5
 80053b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053b8:	4419      	add	r1, r3
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	4613      	mov	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	009a      	lsls	r2, r3, #2
 80053c4:	441a      	add	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80053d0:	4b0c      	ldr	r3, [pc, #48]	; (8005404 <UART_SetConfig+0x118>)
 80053d2:	fba3 0302 	umull	r0, r3, r3, r2
 80053d6:	095b      	lsrs	r3, r3, #5
 80053d8:	2064      	movs	r0, #100	; 0x64
 80053da:	fb00 f303 	mul.w	r3, r0, r3
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	3332      	adds	r3, #50	; 0x32
 80053e4:	4a07      	ldr	r2, [pc, #28]	; (8005404 <UART_SetConfig+0x118>)
 80053e6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ea:	095b      	lsrs	r3, r3, #5
 80053ec:	f003 020f 	and.w	r2, r3, #15
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	440a      	add	r2, r1
 80053f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80053f8:	bf00      	nop
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	40013800 	.word	0x40013800
 8005404:	51eb851f 	.word	0x51eb851f

08005408 <__libc_init_array>:
 8005408:	b570      	push	{r4, r5, r6, lr}
 800540a:	2600      	movs	r6, #0
 800540c:	4d0c      	ldr	r5, [pc, #48]	; (8005440 <__libc_init_array+0x38>)
 800540e:	4c0d      	ldr	r4, [pc, #52]	; (8005444 <__libc_init_array+0x3c>)
 8005410:	1b64      	subs	r4, r4, r5
 8005412:	10a4      	asrs	r4, r4, #2
 8005414:	42a6      	cmp	r6, r4
 8005416:	d109      	bne.n	800542c <__libc_init_array+0x24>
 8005418:	f001 f81c 	bl	8006454 <_init>
 800541c:	2600      	movs	r6, #0
 800541e:	4d0a      	ldr	r5, [pc, #40]	; (8005448 <__libc_init_array+0x40>)
 8005420:	4c0a      	ldr	r4, [pc, #40]	; (800544c <__libc_init_array+0x44>)
 8005422:	1b64      	subs	r4, r4, r5
 8005424:	10a4      	asrs	r4, r4, #2
 8005426:	42a6      	cmp	r6, r4
 8005428:	d105      	bne.n	8005436 <__libc_init_array+0x2e>
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005430:	4798      	blx	r3
 8005432:	3601      	adds	r6, #1
 8005434:	e7ee      	b.n	8005414 <__libc_init_array+0xc>
 8005436:	f855 3b04 	ldr.w	r3, [r5], #4
 800543a:	4798      	blx	r3
 800543c:	3601      	adds	r6, #1
 800543e:	e7f2      	b.n	8005426 <__libc_init_array+0x1e>
 8005440:	08006670 	.word	0x08006670
 8005444:	08006670 	.word	0x08006670
 8005448:	08006670 	.word	0x08006670
 800544c:	08006674 	.word	0x08006674

08005450 <memset>:
 8005450:	4603      	mov	r3, r0
 8005452:	4402      	add	r2, r0
 8005454:	4293      	cmp	r3, r2
 8005456:	d100      	bne.n	800545a <memset+0xa>
 8005458:	4770      	bx	lr
 800545a:	f803 1b01 	strb.w	r1, [r3], #1
 800545e:	e7f9      	b.n	8005454 <memset+0x4>

08005460 <sin>:
 8005460:	b530      	push	{r4, r5, lr}
 8005462:	4a20      	ldr	r2, [pc, #128]	; (80054e4 <sin+0x84>)
 8005464:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005468:	4293      	cmp	r3, r2
 800546a:	b087      	sub	sp, #28
 800546c:	dc06      	bgt.n	800547c <sin+0x1c>
 800546e:	2300      	movs	r3, #0
 8005470:	2200      	movs	r2, #0
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	2300      	movs	r3, #0
 8005476:	f000 fe33 	bl	80060e0 <__kernel_sin>
 800547a:	e006      	b.n	800548a <sin+0x2a>
 800547c:	4a1a      	ldr	r2, [pc, #104]	; (80054e8 <sin+0x88>)
 800547e:	4293      	cmp	r3, r2
 8005480:	dd05      	ble.n	800548e <sin+0x2e>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	f7fa ff1b 	bl	80002c0 <__aeabi_dsub>
 800548a:	b007      	add	sp, #28
 800548c:	bd30      	pop	{r4, r5, pc}
 800548e:	aa02      	add	r2, sp, #8
 8005490:	f000 f82e 	bl	80054f0 <__ieee754_rem_pio2>
 8005494:	f000 0003 	and.w	r0, r0, #3
 8005498:	2801      	cmp	r0, #1
 800549a:	d009      	beq.n	80054b0 <sin+0x50>
 800549c:	2802      	cmp	r0, #2
 800549e:	d00e      	beq.n	80054be <sin+0x5e>
 80054a0:	b9c0      	cbnz	r0, 80054d4 <sin+0x74>
 80054a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054a6:	2301      	movs	r3, #1
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ae:	e7e2      	b.n	8005476 <sin+0x16>
 80054b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054b8:	f000 fa12 	bl	80058e0 <__kernel_cos>
 80054bc:	e7e5      	b.n	800548a <sin+0x2a>
 80054be:	2301      	movs	r3, #1
 80054c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ca:	f000 fe09 	bl	80060e0 <__kernel_sin>
 80054ce:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80054d2:	e7da      	b.n	800548a <sin+0x2a>
 80054d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054dc:	f000 fa00 	bl	80058e0 <__kernel_cos>
 80054e0:	e7f5      	b.n	80054ce <sin+0x6e>
 80054e2:	bf00      	nop
 80054e4:	3fe921fb 	.word	0x3fe921fb
 80054e8:	7fefffff 	.word	0x7fefffff
 80054ec:	00000000 	.word	0x00000000

080054f0 <__ieee754_rem_pio2>:
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	4614      	mov	r4, r2
 80054f6:	4ac4      	ldr	r2, [pc, #784]	; (8005808 <__ieee754_rem_pio2+0x318>)
 80054f8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80054fc:	b08d      	sub	sp, #52	; 0x34
 80054fe:	4592      	cmp	sl, r2
 8005500:	9104      	str	r1, [sp, #16]
 8005502:	dc07      	bgt.n	8005514 <__ieee754_rem_pio2+0x24>
 8005504:	2200      	movs	r2, #0
 8005506:	2300      	movs	r3, #0
 8005508:	e9c4 0100 	strd	r0, r1, [r4]
 800550c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005510:	2500      	movs	r5, #0
 8005512:	e024      	b.n	800555e <__ieee754_rem_pio2+0x6e>
 8005514:	4abd      	ldr	r2, [pc, #756]	; (800580c <__ieee754_rem_pio2+0x31c>)
 8005516:	4592      	cmp	sl, r2
 8005518:	dc72      	bgt.n	8005600 <__ieee754_rem_pio2+0x110>
 800551a:	9b04      	ldr	r3, [sp, #16]
 800551c:	4dbc      	ldr	r5, [pc, #752]	; (8005810 <__ieee754_rem_pio2+0x320>)
 800551e:	2b00      	cmp	r3, #0
 8005520:	a3ab      	add	r3, pc, #684	; (adr r3, 80057d0 <__ieee754_rem_pio2+0x2e0>)
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	dd36      	ble.n	8005596 <__ieee754_rem_pio2+0xa6>
 8005528:	f7fa feca 	bl	80002c0 <__aeabi_dsub>
 800552c:	45aa      	cmp	sl, r5
 800552e:	4606      	mov	r6, r0
 8005530:	460f      	mov	r7, r1
 8005532:	d018      	beq.n	8005566 <__ieee754_rem_pio2+0x76>
 8005534:	a3a8      	add	r3, pc, #672	; (adr r3, 80057d8 <__ieee754_rem_pio2+0x2e8>)
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	f7fa fec1 	bl	80002c0 <__aeabi_dsub>
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	4630      	mov	r0, r6
 8005544:	e9c4 2300 	strd	r2, r3, [r4]
 8005548:	4639      	mov	r1, r7
 800554a:	f7fa feb9 	bl	80002c0 <__aeabi_dsub>
 800554e:	a3a2      	add	r3, pc, #648	; (adr r3, 80057d8 <__ieee754_rem_pio2+0x2e8>)
 8005550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005554:	f7fa feb4 	bl	80002c0 <__aeabi_dsub>
 8005558:	2501      	movs	r5, #1
 800555a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800555e:	4628      	mov	r0, r5
 8005560:	b00d      	add	sp, #52	; 0x34
 8005562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005566:	a39e      	add	r3, pc, #632	; (adr r3, 80057e0 <__ieee754_rem_pio2+0x2f0>)
 8005568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556c:	f7fa fea8 	bl	80002c0 <__aeabi_dsub>
 8005570:	a39d      	add	r3, pc, #628	; (adr r3, 80057e8 <__ieee754_rem_pio2+0x2f8>)
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	4606      	mov	r6, r0
 8005578:	460f      	mov	r7, r1
 800557a:	f7fa fea1 	bl	80002c0 <__aeabi_dsub>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4630      	mov	r0, r6
 8005584:	e9c4 2300 	strd	r2, r3, [r4]
 8005588:	4639      	mov	r1, r7
 800558a:	f7fa fe99 	bl	80002c0 <__aeabi_dsub>
 800558e:	a396      	add	r3, pc, #600	; (adr r3, 80057e8 <__ieee754_rem_pio2+0x2f8>)
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	e7de      	b.n	8005554 <__ieee754_rem_pio2+0x64>
 8005596:	f7fa fe95 	bl	80002c4 <__adddf3>
 800559a:	45aa      	cmp	sl, r5
 800559c:	4606      	mov	r6, r0
 800559e:	460f      	mov	r7, r1
 80055a0:	d016      	beq.n	80055d0 <__ieee754_rem_pio2+0xe0>
 80055a2:	a38d      	add	r3, pc, #564	; (adr r3, 80057d8 <__ieee754_rem_pio2+0x2e8>)
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f7fa fe8c 	bl	80002c4 <__adddf3>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4630      	mov	r0, r6
 80055b2:	e9c4 2300 	strd	r2, r3, [r4]
 80055b6:	4639      	mov	r1, r7
 80055b8:	f7fa fe82 	bl	80002c0 <__aeabi_dsub>
 80055bc:	a386      	add	r3, pc, #536	; (adr r3, 80057d8 <__ieee754_rem_pio2+0x2e8>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fa fe7f 	bl	80002c4 <__adddf3>
 80055c6:	f04f 35ff 	mov.w	r5, #4294967295
 80055ca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80055ce:	e7c6      	b.n	800555e <__ieee754_rem_pio2+0x6e>
 80055d0:	a383      	add	r3, pc, #524	; (adr r3, 80057e0 <__ieee754_rem_pio2+0x2f0>)
 80055d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d6:	f7fa fe75 	bl	80002c4 <__adddf3>
 80055da:	a383      	add	r3, pc, #524	; (adr r3, 80057e8 <__ieee754_rem_pio2+0x2f8>)
 80055dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e0:	4606      	mov	r6, r0
 80055e2:	460f      	mov	r7, r1
 80055e4:	f7fa fe6e 	bl	80002c4 <__adddf3>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4630      	mov	r0, r6
 80055ee:	e9c4 2300 	strd	r2, r3, [r4]
 80055f2:	4639      	mov	r1, r7
 80055f4:	f7fa fe64 	bl	80002c0 <__aeabi_dsub>
 80055f8:	a37b      	add	r3, pc, #492	; (adr r3, 80057e8 <__ieee754_rem_pio2+0x2f8>)
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	e7e0      	b.n	80055c2 <__ieee754_rem_pio2+0xd2>
 8005600:	4a84      	ldr	r2, [pc, #528]	; (8005814 <__ieee754_rem_pio2+0x324>)
 8005602:	4592      	cmp	sl, r2
 8005604:	f300 80d5 	bgt.w	80057b2 <__ieee754_rem_pio2+0x2c2>
 8005608:	f000 fe20 	bl	800624c <fabs>
 800560c:	a378      	add	r3, pc, #480	; (adr r3, 80057f0 <__ieee754_rem_pio2+0x300>)
 800560e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005612:	4606      	mov	r6, r0
 8005614:	460f      	mov	r7, r1
 8005616:	f7fb f80b 	bl	8000630 <__aeabi_dmul>
 800561a:	2200      	movs	r2, #0
 800561c:	4b7e      	ldr	r3, [pc, #504]	; (8005818 <__ieee754_rem_pio2+0x328>)
 800561e:	f7fa fe51 	bl	80002c4 <__adddf3>
 8005622:	f7fb fa9f 	bl	8000b64 <__aeabi_d2iz>
 8005626:	4605      	mov	r5, r0
 8005628:	f7fa ff98 	bl	800055c <__aeabi_i2d>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005634:	a366      	add	r3, pc, #408	; (adr r3, 80057d0 <__ieee754_rem_pio2+0x2e0>)
 8005636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563a:	f7fa fff9 	bl	8000630 <__aeabi_dmul>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	4630      	mov	r0, r6
 8005644:	4639      	mov	r1, r7
 8005646:	f7fa fe3b 	bl	80002c0 <__aeabi_dsub>
 800564a:	a363      	add	r3, pc, #396	; (adr r3, 80057d8 <__ieee754_rem_pio2+0x2e8>)
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	4680      	mov	r8, r0
 8005652:	4689      	mov	r9, r1
 8005654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005658:	f7fa ffea 	bl	8000630 <__aeabi_dmul>
 800565c:	2d1f      	cmp	r5, #31
 800565e:	4606      	mov	r6, r0
 8005660:	460f      	mov	r7, r1
 8005662:	dc0e      	bgt.n	8005682 <__ieee754_rem_pio2+0x192>
 8005664:	4b6d      	ldr	r3, [pc, #436]	; (800581c <__ieee754_rem_pio2+0x32c>)
 8005666:	1e6a      	subs	r2, r5, #1
 8005668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800566c:	4553      	cmp	r3, sl
 800566e:	d008      	beq.n	8005682 <__ieee754_rem_pio2+0x192>
 8005670:	4632      	mov	r2, r6
 8005672:	463b      	mov	r3, r7
 8005674:	4640      	mov	r0, r8
 8005676:	4649      	mov	r1, r9
 8005678:	f7fa fe22 	bl	80002c0 <__aeabi_dsub>
 800567c:	e9c4 0100 	strd	r0, r1, [r4]
 8005680:	e013      	b.n	80056aa <__ieee754_rem_pio2+0x1ba>
 8005682:	463b      	mov	r3, r7
 8005684:	4632      	mov	r2, r6
 8005686:	4640      	mov	r0, r8
 8005688:	4649      	mov	r1, r9
 800568a:	f7fa fe19 	bl	80002c0 <__aeabi_dsub>
 800568e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8005692:	9305      	str	r3, [sp, #20]
 8005694:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005698:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800569c:	f1ba 0f10 	cmp.w	sl, #16
 80056a0:	dc1f      	bgt.n	80056e2 <__ieee754_rem_pio2+0x1f2>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	e9c4 2300 	strd	r2, r3, [r4]
 80056aa:	e9d4 2a00 	ldrd	r2, sl, [r4]
 80056ae:	4640      	mov	r0, r8
 80056b0:	4653      	mov	r3, sl
 80056b2:	4649      	mov	r1, r9
 80056b4:	f7fa fe04 	bl	80002c0 <__aeabi_dsub>
 80056b8:	4632      	mov	r2, r6
 80056ba:	463b      	mov	r3, r7
 80056bc:	f7fa fe00 	bl	80002c0 <__aeabi_dsub>
 80056c0:	460b      	mov	r3, r1
 80056c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80056c6:	9904      	ldr	r1, [sp, #16]
 80056c8:	4602      	mov	r2, r0
 80056ca:	2900      	cmp	r1, #0
 80056cc:	f6bf af47 	bge.w	800555e <__ieee754_rem_pio2+0x6e>
 80056d0:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 80056d4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80056d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80056dc:	60e3      	str	r3, [r4, #12]
 80056de:	426d      	negs	r5, r5
 80056e0:	e73d      	b.n	800555e <__ieee754_rem_pio2+0x6e>
 80056e2:	a33f      	add	r3, pc, #252	; (adr r3, 80057e0 <__ieee754_rem_pio2+0x2f0>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056ec:	f7fa ffa0 	bl	8000630 <__aeabi_dmul>
 80056f0:	4606      	mov	r6, r0
 80056f2:	460f      	mov	r7, r1
 80056f4:	4602      	mov	r2, r0
 80056f6:	460b      	mov	r3, r1
 80056f8:	4640      	mov	r0, r8
 80056fa:	4649      	mov	r1, r9
 80056fc:	f7fa fde0 	bl	80002c0 <__aeabi_dsub>
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	4682      	mov	sl, r0
 8005706:	468b      	mov	fp, r1
 8005708:	4640      	mov	r0, r8
 800570a:	4649      	mov	r1, r9
 800570c:	f7fa fdd8 	bl	80002c0 <__aeabi_dsub>
 8005710:	4632      	mov	r2, r6
 8005712:	463b      	mov	r3, r7
 8005714:	f7fa fdd4 	bl	80002c0 <__aeabi_dsub>
 8005718:	a333      	add	r3, pc, #204	; (adr r3, 80057e8 <__ieee754_rem_pio2+0x2f8>)
 800571a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571e:	4606      	mov	r6, r0
 8005720:	460f      	mov	r7, r1
 8005722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005726:	f7fa ff83 	bl	8000630 <__aeabi_dmul>
 800572a:	4632      	mov	r2, r6
 800572c:	463b      	mov	r3, r7
 800572e:	f7fa fdc7 	bl	80002c0 <__aeabi_dsub>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4606      	mov	r6, r0
 8005738:	460f      	mov	r7, r1
 800573a:	4650      	mov	r0, sl
 800573c:	4659      	mov	r1, fp
 800573e:	f7fa fdbf 	bl	80002c0 <__aeabi_dsub>
 8005742:	9a05      	ldr	r2, [sp, #20]
 8005744:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b31      	cmp	r3, #49	; 0x31
 800574c:	dc06      	bgt.n	800575c <__ieee754_rem_pio2+0x26c>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	46d0      	mov	r8, sl
 8005754:	46d9      	mov	r9, fp
 8005756:	e9c4 2300 	strd	r2, r3, [r4]
 800575a:	e7a6      	b.n	80056aa <__ieee754_rem_pio2+0x1ba>
 800575c:	a326      	add	r3, pc, #152	; (adr r3, 80057f8 <__ieee754_rem_pio2+0x308>)
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005766:	f7fa ff63 	bl	8000630 <__aeabi_dmul>
 800576a:	4606      	mov	r6, r0
 800576c:	460f      	mov	r7, r1
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4650      	mov	r0, sl
 8005774:	4659      	mov	r1, fp
 8005776:	f7fa fda3 	bl	80002c0 <__aeabi_dsub>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4680      	mov	r8, r0
 8005780:	4689      	mov	r9, r1
 8005782:	4650      	mov	r0, sl
 8005784:	4659      	mov	r1, fp
 8005786:	f7fa fd9b 	bl	80002c0 <__aeabi_dsub>
 800578a:	4632      	mov	r2, r6
 800578c:	463b      	mov	r3, r7
 800578e:	f7fa fd97 	bl	80002c0 <__aeabi_dsub>
 8005792:	a31b      	add	r3, pc, #108	; (adr r3, 8005800 <__ieee754_rem_pio2+0x310>)
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	4606      	mov	r6, r0
 800579a:	460f      	mov	r7, r1
 800579c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057a0:	f7fa ff46 	bl	8000630 <__aeabi_dmul>
 80057a4:	4632      	mov	r2, r6
 80057a6:	463b      	mov	r3, r7
 80057a8:	f7fa fd8a 	bl	80002c0 <__aeabi_dsub>
 80057ac:	4606      	mov	r6, r0
 80057ae:	460f      	mov	r7, r1
 80057b0:	e75e      	b.n	8005670 <__ieee754_rem_pio2+0x180>
 80057b2:	4a1b      	ldr	r2, [pc, #108]	; (8005820 <__ieee754_rem_pio2+0x330>)
 80057b4:	4592      	cmp	sl, r2
 80057b6:	dd35      	ble.n	8005824 <__ieee754_rem_pio2+0x334>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	f7fa fd80 	bl	80002c0 <__aeabi_dsub>
 80057c0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80057c4:	e9c4 0100 	strd	r0, r1, [r4]
 80057c8:	e6a2      	b.n	8005510 <__ieee754_rem_pio2+0x20>
 80057ca:	bf00      	nop
 80057cc:	f3af 8000 	nop.w
 80057d0:	54400000 	.word	0x54400000
 80057d4:	3ff921fb 	.word	0x3ff921fb
 80057d8:	1a626331 	.word	0x1a626331
 80057dc:	3dd0b461 	.word	0x3dd0b461
 80057e0:	1a600000 	.word	0x1a600000
 80057e4:	3dd0b461 	.word	0x3dd0b461
 80057e8:	2e037073 	.word	0x2e037073
 80057ec:	3ba3198a 	.word	0x3ba3198a
 80057f0:	6dc9c883 	.word	0x6dc9c883
 80057f4:	3fe45f30 	.word	0x3fe45f30
 80057f8:	2e000000 	.word	0x2e000000
 80057fc:	3ba3198a 	.word	0x3ba3198a
 8005800:	252049c1 	.word	0x252049c1
 8005804:	397b839a 	.word	0x397b839a
 8005808:	3fe921fb 	.word	0x3fe921fb
 800580c:	4002d97b 	.word	0x4002d97b
 8005810:	3ff921fb 	.word	0x3ff921fb
 8005814:	413921fb 	.word	0x413921fb
 8005818:	3fe00000 	.word	0x3fe00000
 800581c:	08006498 	.word	0x08006498
 8005820:	7fefffff 	.word	0x7fefffff
 8005824:	ea4f 552a 	mov.w	r5, sl, asr #20
 8005828:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800582c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8005830:	460f      	mov	r7, r1
 8005832:	4606      	mov	r6, r0
 8005834:	f7fb f996 	bl	8000b64 <__aeabi_d2iz>
 8005838:	f7fa fe90 	bl	800055c <__aeabi_i2d>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4630      	mov	r0, r6
 8005842:	4639      	mov	r1, r7
 8005844:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005848:	f7fa fd3a 	bl	80002c0 <__aeabi_dsub>
 800584c:	2200      	movs	r2, #0
 800584e:	4b22      	ldr	r3, [pc, #136]	; (80058d8 <__ieee754_rem_pio2+0x3e8>)
 8005850:	f7fa feee 	bl	8000630 <__aeabi_dmul>
 8005854:	460f      	mov	r7, r1
 8005856:	4606      	mov	r6, r0
 8005858:	f7fb f984 	bl	8000b64 <__aeabi_d2iz>
 800585c:	f7fa fe7e 	bl	800055c <__aeabi_i2d>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4630      	mov	r0, r6
 8005866:	4639      	mov	r1, r7
 8005868:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800586c:	f7fa fd28 	bl	80002c0 <__aeabi_dsub>
 8005870:	2200      	movs	r2, #0
 8005872:	4b19      	ldr	r3, [pc, #100]	; (80058d8 <__ieee754_rem_pio2+0x3e8>)
 8005874:	f7fa fedc 	bl	8000630 <__aeabi_dmul>
 8005878:	f04f 0803 	mov.w	r8, #3
 800587c:	2600      	movs	r6, #0
 800587e:	2700      	movs	r7, #0
 8005880:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005884:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8005888:	4632      	mov	r2, r6
 800588a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 800588e:	463b      	mov	r3, r7
 8005890:	46c2      	mov	sl, r8
 8005892:	f108 38ff 	add.w	r8, r8, #4294967295
 8005896:	f7fb f933 	bl	8000b00 <__aeabi_dcmpeq>
 800589a:	2800      	cmp	r0, #0
 800589c:	d1f4      	bne.n	8005888 <__ieee754_rem_pio2+0x398>
 800589e:	4b0f      	ldr	r3, [pc, #60]	; (80058dc <__ieee754_rem_pio2+0x3ec>)
 80058a0:	462a      	mov	r2, r5
 80058a2:	9301      	str	r3, [sp, #4]
 80058a4:	2302      	movs	r3, #2
 80058a6:	4621      	mov	r1, r4
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	a806      	add	r0, sp, #24
 80058ac:	4653      	mov	r3, sl
 80058ae:	f000 f8d5 	bl	8005a5c <__kernel_rem_pio2>
 80058b2:	9b04      	ldr	r3, [sp, #16]
 80058b4:	4605      	mov	r5, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f6bf ae51 	bge.w	800555e <__ieee754_rem_pio2+0x6e>
 80058bc:	e9d4 2100 	ldrd	r2, r1, [r4]
 80058c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80058c4:	e9c4 2300 	strd	r2, r3, [r4]
 80058c8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80058cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80058d0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80058d4:	e703      	b.n	80056de <__ieee754_rem_pio2+0x1ee>
 80058d6:	bf00      	nop
 80058d8:	41700000 	.word	0x41700000
 80058dc:	08006518 	.word	0x08006518

080058e0 <__kernel_cos>:
 80058e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80058e8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80058ec:	4680      	mov	r8, r0
 80058ee:	460f      	mov	r7, r1
 80058f0:	e9cd 2300 	strd	r2, r3, [sp]
 80058f4:	da04      	bge.n	8005900 <__kernel_cos+0x20>
 80058f6:	f7fb f935 	bl	8000b64 <__aeabi_d2iz>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f000 8086 	beq.w	8005a0c <__kernel_cos+0x12c>
 8005900:	4642      	mov	r2, r8
 8005902:	463b      	mov	r3, r7
 8005904:	4640      	mov	r0, r8
 8005906:	4639      	mov	r1, r7
 8005908:	f7fa fe92 	bl	8000630 <__aeabi_dmul>
 800590c:	2200      	movs	r2, #0
 800590e:	4b4e      	ldr	r3, [pc, #312]	; (8005a48 <__kernel_cos+0x168>)
 8005910:	4604      	mov	r4, r0
 8005912:	460d      	mov	r5, r1
 8005914:	f7fa fe8c 	bl	8000630 <__aeabi_dmul>
 8005918:	a33f      	add	r3, pc, #252	; (adr r3, 8005a18 <__kernel_cos+0x138>)
 800591a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591e:	4682      	mov	sl, r0
 8005920:	468b      	mov	fp, r1
 8005922:	4620      	mov	r0, r4
 8005924:	4629      	mov	r1, r5
 8005926:	f7fa fe83 	bl	8000630 <__aeabi_dmul>
 800592a:	a33d      	add	r3, pc, #244	; (adr r3, 8005a20 <__kernel_cos+0x140>)
 800592c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005930:	f7fa fcc8 	bl	80002c4 <__adddf3>
 8005934:	4622      	mov	r2, r4
 8005936:	462b      	mov	r3, r5
 8005938:	f7fa fe7a 	bl	8000630 <__aeabi_dmul>
 800593c:	a33a      	add	r3, pc, #232	; (adr r3, 8005a28 <__kernel_cos+0x148>)
 800593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005942:	f7fa fcbd 	bl	80002c0 <__aeabi_dsub>
 8005946:	4622      	mov	r2, r4
 8005948:	462b      	mov	r3, r5
 800594a:	f7fa fe71 	bl	8000630 <__aeabi_dmul>
 800594e:	a338      	add	r3, pc, #224	; (adr r3, 8005a30 <__kernel_cos+0x150>)
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f7fa fcb6 	bl	80002c4 <__adddf3>
 8005958:	4622      	mov	r2, r4
 800595a:	462b      	mov	r3, r5
 800595c:	f7fa fe68 	bl	8000630 <__aeabi_dmul>
 8005960:	a335      	add	r3, pc, #212	; (adr r3, 8005a38 <__kernel_cos+0x158>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	f7fa fcab 	bl	80002c0 <__aeabi_dsub>
 800596a:	4622      	mov	r2, r4
 800596c:	462b      	mov	r3, r5
 800596e:	f7fa fe5f 	bl	8000630 <__aeabi_dmul>
 8005972:	a333      	add	r3, pc, #204	; (adr r3, 8005a40 <__kernel_cos+0x160>)
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	f7fa fca4 	bl	80002c4 <__adddf3>
 800597c:	4622      	mov	r2, r4
 800597e:	462b      	mov	r3, r5
 8005980:	f7fa fe56 	bl	8000630 <__aeabi_dmul>
 8005984:	4622      	mov	r2, r4
 8005986:	462b      	mov	r3, r5
 8005988:	f7fa fe52 	bl	8000630 <__aeabi_dmul>
 800598c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005990:	4604      	mov	r4, r0
 8005992:	460d      	mov	r5, r1
 8005994:	4640      	mov	r0, r8
 8005996:	4639      	mov	r1, r7
 8005998:	f7fa fe4a 	bl	8000630 <__aeabi_dmul>
 800599c:	460b      	mov	r3, r1
 800599e:	4602      	mov	r2, r0
 80059a0:	4629      	mov	r1, r5
 80059a2:	4620      	mov	r0, r4
 80059a4:	f7fa fc8c 	bl	80002c0 <__aeabi_dsub>
 80059a8:	4b28      	ldr	r3, [pc, #160]	; (8005a4c <__kernel_cos+0x16c>)
 80059aa:	4680      	mov	r8, r0
 80059ac:	429e      	cmp	r6, r3
 80059ae:	4689      	mov	r9, r1
 80059b0:	dc0e      	bgt.n	80059d0 <__kernel_cos+0xf0>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	4650      	mov	r0, sl
 80059b8:	4659      	mov	r1, fp
 80059ba:	f7fa fc81 	bl	80002c0 <__aeabi_dsub>
 80059be:	4602      	mov	r2, r0
 80059c0:	2000      	movs	r0, #0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4922      	ldr	r1, [pc, #136]	; (8005a50 <__kernel_cos+0x170>)
 80059c6:	f7fa fc7b 	bl	80002c0 <__aeabi_dsub>
 80059ca:	b003      	add	sp, #12
 80059cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d0:	2400      	movs	r4, #0
 80059d2:	4b20      	ldr	r3, [pc, #128]	; (8005a54 <__kernel_cos+0x174>)
 80059d4:	4622      	mov	r2, r4
 80059d6:	429e      	cmp	r6, r3
 80059d8:	bfcc      	ite	gt
 80059da:	4d1f      	ldrgt	r5, [pc, #124]	; (8005a58 <__kernel_cos+0x178>)
 80059dc:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80059e0:	462b      	mov	r3, r5
 80059e2:	2000      	movs	r0, #0
 80059e4:	491a      	ldr	r1, [pc, #104]	; (8005a50 <__kernel_cos+0x170>)
 80059e6:	f7fa fc6b 	bl	80002c0 <__aeabi_dsub>
 80059ea:	4622      	mov	r2, r4
 80059ec:	4606      	mov	r6, r0
 80059ee:	460f      	mov	r7, r1
 80059f0:	462b      	mov	r3, r5
 80059f2:	4650      	mov	r0, sl
 80059f4:	4659      	mov	r1, fp
 80059f6:	f7fa fc63 	bl	80002c0 <__aeabi_dsub>
 80059fa:	4642      	mov	r2, r8
 80059fc:	464b      	mov	r3, r9
 80059fe:	f7fa fc5f 	bl	80002c0 <__aeabi_dsub>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	4630      	mov	r0, r6
 8005a08:	4639      	mov	r1, r7
 8005a0a:	e7dc      	b.n	80059c6 <__kernel_cos+0xe6>
 8005a0c:	2000      	movs	r0, #0
 8005a0e:	4910      	ldr	r1, [pc, #64]	; (8005a50 <__kernel_cos+0x170>)
 8005a10:	e7db      	b.n	80059ca <__kernel_cos+0xea>
 8005a12:	bf00      	nop
 8005a14:	f3af 8000 	nop.w
 8005a18:	be8838d4 	.word	0xbe8838d4
 8005a1c:	bda8fae9 	.word	0xbda8fae9
 8005a20:	bdb4b1c4 	.word	0xbdb4b1c4
 8005a24:	3e21ee9e 	.word	0x3e21ee9e
 8005a28:	809c52ad 	.word	0x809c52ad
 8005a2c:	3e927e4f 	.word	0x3e927e4f
 8005a30:	19cb1590 	.word	0x19cb1590
 8005a34:	3efa01a0 	.word	0x3efa01a0
 8005a38:	16c15177 	.word	0x16c15177
 8005a3c:	3f56c16c 	.word	0x3f56c16c
 8005a40:	5555554c 	.word	0x5555554c
 8005a44:	3fa55555 	.word	0x3fa55555
 8005a48:	3fe00000 	.word	0x3fe00000
 8005a4c:	3fd33332 	.word	0x3fd33332
 8005a50:	3ff00000 	.word	0x3ff00000
 8005a54:	3fe90000 	.word	0x3fe90000
 8005a58:	3fd20000 	.word	0x3fd20000

08005a5c <__kernel_rem_pio2>:
 8005a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a60:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8005a64:	9308      	str	r3, [sp, #32]
 8005a66:	9106      	str	r1, [sp, #24]
 8005a68:	4bb6      	ldr	r3, [pc, #728]	; (8005d44 <__kernel_rem_pio2+0x2e8>)
 8005a6a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8005a6c:	f112 0f14 	cmn.w	r2, #20
 8005a70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005a74:	bfa8      	it	ge
 8005a76:	1ed4      	subge	r4, r2, #3
 8005a78:	9302      	str	r3, [sp, #8]
 8005a7a:	9b08      	ldr	r3, [sp, #32]
 8005a7c:	bfb8      	it	lt
 8005a7e:	2400      	movlt	r4, #0
 8005a80:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a84:	9307      	str	r3, [sp, #28]
 8005a86:	bfa4      	itt	ge
 8005a88:	2318      	movge	r3, #24
 8005a8a:	fb94 f4f3 	sdivge	r4, r4, r3
 8005a8e:	f06f 0317 	mvn.w	r3, #23
 8005a92:	fb04 3303 	mla	r3, r4, r3, r3
 8005a96:	eb03 0b02 	add.w	fp, r3, r2
 8005a9a:	9a07      	ldr	r2, [sp, #28]
 8005a9c:	9b02      	ldr	r3, [sp, #8]
 8005a9e:	1aa7      	subs	r7, r4, r2
 8005aa0:	eb03 0802 	add.w	r8, r3, r2
 8005aa4:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8005aa6:	2500      	movs	r5, #0
 8005aa8:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005aac:	2200      	movs	r2, #0
 8005aae:	2300      	movs	r3, #0
 8005ab0:	9009      	str	r0, [sp, #36]	; 0x24
 8005ab2:	ae20      	add	r6, sp, #128	; 0x80
 8005ab4:	4545      	cmp	r5, r8
 8005ab6:	dd14      	ble.n	8005ae2 <__kernel_rem_pio2+0x86>
 8005ab8:	f04f 0800 	mov.w	r8, #0
 8005abc:	9a08      	ldr	r2, [sp, #32]
 8005abe:	ab20      	add	r3, sp, #128	; 0x80
 8005ac0:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8005ac4:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 8005ac8:	9b02      	ldr	r3, [sp, #8]
 8005aca:	4598      	cmp	r8, r3
 8005acc:	dc35      	bgt.n	8005b3a <__kernel_rem_pio2+0xde>
 8005ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f1a3 0908 	sub.w	r9, r3, #8
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	462f      	mov	r7, r5
 8005ada:	2600      	movs	r6, #0
 8005adc:	e9cd 2300 	strd	r2, r3, [sp]
 8005ae0:	e01f      	b.n	8005b22 <__kernel_rem_pio2+0xc6>
 8005ae2:	42ef      	cmn	r7, r5
 8005ae4:	d40b      	bmi.n	8005afe <__kernel_rem_pio2+0xa2>
 8005ae6:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005aea:	e9cd 2300 	strd	r2, r3, [sp]
 8005aee:	f7fa fd35 	bl	800055c <__aeabi_i2d>
 8005af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005af6:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005afa:	3501      	adds	r5, #1
 8005afc:	e7da      	b.n	8005ab4 <__kernel_rem_pio2+0x58>
 8005afe:	4610      	mov	r0, r2
 8005b00:	4619      	mov	r1, r3
 8005b02:	e7f8      	b.n	8005af6 <__kernel_rem_pio2+0x9a>
 8005b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b08:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8005b0c:	f7fa fd90 	bl	8000630 <__aeabi_dmul>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b18:	f7fa fbd4 	bl	80002c4 <__adddf3>
 8005b1c:	e9cd 0100 	strd	r0, r1, [sp]
 8005b20:	3601      	adds	r6, #1
 8005b22:	9b07      	ldr	r3, [sp, #28]
 8005b24:	3f08      	subs	r7, #8
 8005b26:	429e      	cmp	r6, r3
 8005b28:	ddec      	ble.n	8005b04 <__kernel_rem_pio2+0xa8>
 8005b2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b2e:	f108 0801 	add.w	r8, r8, #1
 8005b32:	e8ea 2302 	strd	r2, r3, [sl], #8
 8005b36:	3508      	adds	r5, #8
 8005b38:	e7c6      	b.n	8005ac8 <__kernel_rem_pio2+0x6c>
 8005b3a:	9b02      	ldr	r3, [sp, #8]
 8005b3c:	aa0c      	add	r2, sp, #48	; 0x30
 8005b3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005b42:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b44:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8005b46:	9e02      	ldr	r6, [sp, #8]
 8005b48:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005b4c:	930a      	str	r3, [sp, #40]	; 0x28
 8005b4e:	ab98      	add	r3, sp, #608	; 0x260
 8005b50:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b54:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8005b58:	ab70      	add	r3, sp, #448	; 0x1c0
 8005b5a:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 8005b5e:	46d0      	mov	r8, sl
 8005b60:	46b1      	mov	r9, r6
 8005b62:	af0c      	add	r7, sp, #48	; 0x30
 8005b64:	9700      	str	r7, [sp, #0]
 8005b66:	f1b9 0f00 	cmp.w	r9, #0
 8005b6a:	f1a8 0808 	sub.w	r8, r8, #8
 8005b6e:	dc71      	bgt.n	8005c54 <__kernel_rem_pio2+0x1f8>
 8005b70:	465a      	mov	r2, fp
 8005b72:	4620      	mov	r0, r4
 8005b74:	4629      	mov	r1, r5
 8005b76:	f000 fbef 	bl	8006358 <scalbn>
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005b80:	4604      	mov	r4, r0
 8005b82:	460d      	mov	r5, r1
 8005b84:	f7fa fd54 	bl	8000630 <__aeabi_dmul>
 8005b88:	f000 fb66 	bl	8006258 <floor>
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	4b6e      	ldr	r3, [pc, #440]	; (8005d48 <__kernel_rem_pio2+0x2ec>)
 8005b90:	f7fa fd4e 	bl	8000630 <__aeabi_dmul>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	4620      	mov	r0, r4
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	f7fa fb90 	bl	80002c0 <__aeabi_dsub>
 8005ba0:	460d      	mov	r5, r1
 8005ba2:	4604      	mov	r4, r0
 8005ba4:	f7fa ffde 	bl	8000b64 <__aeabi_d2iz>
 8005ba8:	9004      	str	r0, [sp, #16]
 8005baa:	f7fa fcd7 	bl	800055c <__aeabi_i2d>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4620      	mov	r0, r4
 8005bb4:	4629      	mov	r1, r5
 8005bb6:	f7fa fb83 	bl	80002c0 <__aeabi_dsub>
 8005bba:	f1bb 0f00 	cmp.w	fp, #0
 8005bbe:	4680      	mov	r8, r0
 8005bc0:	4689      	mov	r9, r1
 8005bc2:	dd70      	ble.n	8005ca6 <__kernel_rem_pio2+0x24a>
 8005bc4:	1e72      	subs	r2, r6, #1
 8005bc6:	ab0c      	add	r3, sp, #48	; 0x30
 8005bc8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005bcc:	9c04      	ldr	r4, [sp, #16]
 8005bce:	f1cb 0118 	rsb	r1, fp, #24
 8005bd2:	fa40 f301 	asr.w	r3, r0, r1
 8005bd6:	441c      	add	r4, r3
 8005bd8:	408b      	lsls	r3, r1
 8005bda:	1ac0      	subs	r0, r0, r3
 8005bdc:	ab0c      	add	r3, sp, #48	; 0x30
 8005bde:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005be2:	f1cb 0317 	rsb	r3, fp, #23
 8005be6:	9404      	str	r4, [sp, #16]
 8005be8:	fa40 f303 	asr.w	r3, r0, r3
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	9b00      	ldr	r3, [sp, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	dd66      	ble.n	8005cc2 <__kernel_rem_pio2+0x266>
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005bfa:	4614      	mov	r4, r2
 8005bfc:	9b04      	ldr	r3, [sp, #16]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	9304      	str	r3, [sp, #16]
 8005c02:	4296      	cmp	r6, r2
 8005c04:	f300 80ac 	bgt.w	8005d60 <__kernel_rem_pio2+0x304>
 8005c08:	f1bb 0f00 	cmp.w	fp, #0
 8005c0c:	dd07      	ble.n	8005c1e <__kernel_rem_pio2+0x1c2>
 8005c0e:	f1bb 0f01 	cmp.w	fp, #1
 8005c12:	f000 80b4 	beq.w	8005d7e <__kernel_rem_pio2+0x322>
 8005c16:	f1bb 0f02 	cmp.w	fp, #2
 8005c1a:	f000 80ba 	beq.w	8005d92 <__kernel_rem_pio2+0x336>
 8005c1e:	9b00      	ldr	r3, [sp, #0]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d14e      	bne.n	8005cc2 <__kernel_rem_pio2+0x266>
 8005c24:	4642      	mov	r2, r8
 8005c26:	464b      	mov	r3, r9
 8005c28:	2000      	movs	r0, #0
 8005c2a:	4948      	ldr	r1, [pc, #288]	; (8005d4c <__kernel_rem_pio2+0x2f0>)
 8005c2c:	f7fa fb48 	bl	80002c0 <__aeabi_dsub>
 8005c30:	4680      	mov	r8, r0
 8005c32:	4689      	mov	r9, r1
 8005c34:	2c00      	cmp	r4, #0
 8005c36:	d044      	beq.n	8005cc2 <__kernel_rem_pio2+0x266>
 8005c38:	465a      	mov	r2, fp
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	4943      	ldr	r1, [pc, #268]	; (8005d4c <__kernel_rem_pio2+0x2f0>)
 8005c3e:	f000 fb8b 	bl	8006358 <scalbn>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4640      	mov	r0, r8
 8005c48:	4649      	mov	r1, r9
 8005c4a:	f7fa fb39 	bl	80002c0 <__aeabi_dsub>
 8005c4e:	4680      	mov	r8, r0
 8005c50:	4689      	mov	r9, r1
 8005c52:	e036      	b.n	8005cc2 <__kernel_rem_pio2+0x266>
 8005c54:	2200      	movs	r2, #0
 8005c56:	4b3e      	ldr	r3, [pc, #248]	; (8005d50 <__kernel_rem_pio2+0x2f4>)
 8005c58:	4620      	mov	r0, r4
 8005c5a:	4629      	mov	r1, r5
 8005c5c:	f7fa fce8 	bl	8000630 <__aeabi_dmul>
 8005c60:	f7fa ff80 	bl	8000b64 <__aeabi_d2iz>
 8005c64:	f7fa fc7a 	bl	800055c <__aeabi_i2d>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c70:	2200      	movs	r2, #0
 8005c72:	4b38      	ldr	r3, [pc, #224]	; (8005d54 <__kernel_rem_pio2+0x2f8>)
 8005c74:	f7fa fcdc 	bl	8000630 <__aeabi_dmul>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	4629      	mov	r1, r5
 8005c80:	f7fa fb1e 	bl	80002c0 <__aeabi_dsub>
 8005c84:	f7fa ff6e 	bl	8000b64 <__aeabi_d2iz>
 8005c88:	9b00      	ldr	r3, [sp, #0]
 8005c8a:	f109 39ff 	add.w	r9, r9, #4294967295
 8005c8e:	f843 0b04 	str.w	r0, [r3], #4
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c98:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005c9c:	f7fa fb12 	bl	80002c4 <__adddf3>
 8005ca0:	4604      	mov	r4, r0
 8005ca2:	460d      	mov	r5, r1
 8005ca4:	e75f      	b.n	8005b66 <__kernel_rem_pio2+0x10a>
 8005ca6:	d105      	bne.n	8005cb4 <__kernel_rem_pio2+0x258>
 8005ca8:	1e73      	subs	r3, r6, #1
 8005caa:	aa0c      	add	r2, sp, #48	; 0x30
 8005cac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005cb0:	15c3      	asrs	r3, r0, #23
 8005cb2:	e79b      	b.n	8005bec <__kernel_rem_pio2+0x190>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	4b28      	ldr	r3, [pc, #160]	; (8005d58 <__kernel_rem_pio2+0x2fc>)
 8005cb8:	f7fa ff40 	bl	8000b3c <__aeabi_dcmpge>
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	d13e      	bne.n	8005d3e <__kernel_rem_pio2+0x2e2>
 8005cc0:	9000      	str	r0, [sp, #0]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	4640      	mov	r0, r8
 8005cc8:	4649      	mov	r1, r9
 8005cca:	f7fa ff19 	bl	8000b00 <__aeabi_dcmpeq>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f000 80b1 	beq.w	8005e36 <__kernel_rem_pio2+0x3da>
 8005cd4:	1e74      	subs	r4, r6, #1
 8005cd6:	4623      	mov	r3, r4
 8005cd8:	2200      	movs	r2, #0
 8005cda:	9902      	ldr	r1, [sp, #8]
 8005cdc:	428b      	cmp	r3, r1
 8005cde:	da5f      	bge.n	8005da0 <__kernel_rem_pio2+0x344>
 8005ce0:	2a00      	cmp	r2, #0
 8005ce2:	d074      	beq.n	8005dce <__kernel_rem_pio2+0x372>
 8005ce4:	ab0c      	add	r3, sp, #48	; 0x30
 8005ce6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005cea:	f1ab 0b18 	sub.w	fp, fp, #24
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 809f 	beq.w	8005e32 <__kernel_rem_pio2+0x3d6>
 8005cf4:	465a      	mov	r2, fp
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	4914      	ldr	r1, [pc, #80]	; (8005d4c <__kernel_rem_pio2+0x2f0>)
 8005cfa:	f000 fb2d 	bl	8006358 <scalbn>
 8005cfe:	46a2      	mov	sl, r4
 8005d00:	4606      	mov	r6, r0
 8005d02:	460f      	mov	r7, r1
 8005d04:	f04f 0800 	mov.w	r8, #0
 8005d08:	ab70      	add	r3, sp, #448	; 0x1c0
 8005d0a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8005d50 <__kernel_rem_pio2+0x2f4>
 8005d0e:	00e5      	lsls	r5, r4, #3
 8005d10:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8005d14:	f1ba 0f00 	cmp.w	sl, #0
 8005d18:	f280 80c3 	bge.w	8005ea2 <__kernel_rem_pio2+0x446>
 8005d1c:	4626      	mov	r6, r4
 8005d1e:	2e00      	cmp	r6, #0
 8005d20:	f2c0 80f5 	blt.w	8005f0e <__kernel_rem_pio2+0x4b2>
 8005d24:	4b0d      	ldr	r3, [pc, #52]	; (8005d5c <__kernel_rem_pio2+0x300>)
 8005d26:	f04f 0a00 	mov.w	sl, #0
 8005d2a:	9307      	str	r3, [sp, #28]
 8005d2c:	ab70      	add	r3, sp, #448	; 0x1c0
 8005d2e:	f04f 0b00 	mov.w	fp, #0
 8005d32:	f04f 0800 	mov.w	r8, #0
 8005d36:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8005d3a:	1ba7      	subs	r7, r4, r6
 8005d3c:	e0db      	b.n	8005ef6 <__kernel_rem_pio2+0x49a>
 8005d3e:	2302      	movs	r3, #2
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	e757      	b.n	8005bf4 <__kernel_rem_pio2+0x198>
 8005d44:	08006660 	.word	0x08006660
 8005d48:	40200000 	.word	0x40200000
 8005d4c:	3ff00000 	.word	0x3ff00000
 8005d50:	3e700000 	.word	0x3e700000
 8005d54:	41700000 	.word	0x41700000
 8005d58:	3fe00000 	.word	0x3fe00000
 8005d5c:	08006620 	.word	0x08006620
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	b944      	cbnz	r4, 8005d76 <__kernel_rem_pio2+0x31a>
 8005d64:	b11b      	cbz	r3, 8005d6e <__kernel_rem_pio2+0x312>
 8005d66:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005d6a:	603b      	str	r3, [r7, #0]
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	461c      	mov	r4, r3
 8005d70:	3201      	adds	r2, #1
 8005d72:	3704      	adds	r7, #4
 8005d74:	e745      	b.n	8005c02 <__kernel_rem_pio2+0x1a6>
 8005d76:	1acb      	subs	r3, r1, r3
 8005d78:	603b      	str	r3, [r7, #0]
 8005d7a:	4623      	mov	r3, r4
 8005d7c:	e7f7      	b.n	8005d6e <__kernel_rem_pio2+0x312>
 8005d7e:	1e72      	subs	r2, r6, #1
 8005d80:	ab0c      	add	r3, sp, #48	; 0x30
 8005d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d86:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005d8a:	a90c      	add	r1, sp, #48	; 0x30
 8005d8c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005d90:	e745      	b.n	8005c1e <__kernel_rem_pio2+0x1c2>
 8005d92:	1e72      	subs	r2, r6, #1
 8005d94:	ab0c      	add	r3, sp, #48	; 0x30
 8005d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005d9e:	e7f4      	b.n	8005d8a <__kernel_rem_pio2+0x32e>
 8005da0:	a90c      	add	r1, sp, #48	; 0x30
 8005da2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	430a      	orrs	r2, r1
 8005daa:	e796      	b.n	8005cda <__kernel_rem_pio2+0x27e>
 8005dac:	3401      	adds	r4, #1
 8005dae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	d0fa      	beq.n	8005dac <__kernel_rem_pio2+0x350>
 8005db6:	9b08      	ldr	r3, [sp, #32]
 8005db8:	f106 0801 	add.w	r8, r6, #1
 8005dbc:	18f5      	adds	r5, r6, r3
 8005dbe:	ab20      	add	r3, sp, #128	; 0x80
 8005dc0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005dc4:	4434      	add	r4, r6
 8005dc6:	4544      	cmp	r4, r8
 8005dc8:	da04      	bge.n	8005dd4 <__kernel_rem_pio2+0x378>
 8005dca:	4626      	mov	r6, r4
 8005dcc:	e6bf      	b.n	8005b4e <__kernel_rem_pio2+0xf2>
 8005dce:	2401      	movs	r4, #1
 8005dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dd2:	e7ec      	b.n	8005dae <__kernel_rem_pio2+0x352>
 8005dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dd6:	f04f 0900 	mov.w	r9, #0
 8005dda:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005dde:	f7fa fbbd 	bl	800055c <__aeabi_i2d>
 8005de2:	2600      	movs	r6, #0
 8005de4:	2700      	movs	r7, #0
 8005de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de8:	e9c5 0100 	strd	r0, r1, [r5]
 8005dec:	3b08      	subs	r3, #8
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	9504      	str	r5, [sp, #16]
 8005df2:	9b07      	ldr	r3, [sp, #28]
 8005df4:	4599      	cmp	r9, r3
 8005df6:	dd05      	ble.n	8005e04 <__kernel_rem_pio2+0x3a8>
 8005df8:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8005dfc:	f108 0801 	add.w	r8, r8, #1
 8005e00:	3508      	adds	r5, #8
 8005e02:	e7e0      	b.n	8005dc6 <__kernel_rem_pio2+0x36a>
 8005e04:	f8dd c010 	ldr.w	ip, [sp, #16]
 8005e08:	9900      	ldr	r1, [sp, #0]
 8005e0a:	f109 0901 	add.w	r9, r9, #1
 8005e0e:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8005e12:	9100      	str	r1, [sp, #0]
 8005e14:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8005e18:	f8cd c010 	str.w	ip, [sp, #16]
 8005e1c:	f7fa fc08 	bl	8000630 <__aeabi_dmul>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	4630      	mov	r0, r6
 8005e26:	4639      	mov	r1, r7
 8005e28:	f7fa fa4c 	bl	80002c4 <__adddf3>
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	460f      	mov	r7, r1
 8005e30:	e7df      	b.n	8005df2 <__kernel_rem_pio2+0x396>
 8005e32:	3c01      	subs	r4, #1
 8005e34:	e756      	b.n	8005ce4 <__kernel_rem_pio2+0x288>
 8005e36:	f1cb 0200 	rsb	r2, fp, #0
 8005e3a:	4640      	mov	r0, r8
 8005e3c:	4649      	mov	r1, r9
 8005e3e:	f000 fa8b 	bl	8006358 <scalbn>
 8005e42:	2200      	movs	r2, #0
 8005e44:	4ba4      	ldr	r3, [pc, #656]	; (80060d8 <__kernel_rem_pio2+0x67c>)
 8005e46:	4604      	mov	r4, r0
 8005e48:	460d      	mov	r5, r1
 8005e4a:	f7fa fe77 	bl	8000b3c <__aeabi_dcmpge>
 8005e4e:	b1f8      	cbz	r0, 8005e90 <__kernel_rem_pio2+0x434>
 8005e50:	2200      	movs	r2, #0
 8005e52:	4ba2      	ldr	r3, [pc, #648]	; (80060dc <__kernel_rem_pio2+0x680>)
 8005e54:	4620      	mov	r0, r4
 8005e56:	4629      	mov	r1, r5
 8005e58:	f7fa fbea 	bl	8000630 <__aeabi_dmul>
 8005e5c:	f7fa fe82 	bl	8000b64 <__aeabi_d2iz>
 8005e60:	4607      	mov	r7, r0
 8005e62:	f7fa fb7b 	bl	800055c <__aeabi_i2d>
 8005e66:	2200      	movs	r2, #0
 8005e68:	4b9b      	ldr	r3, [pc, #620]	; (80060d8 <__kernel_rem_pio2+0x67c>)
 8005e6a:	f7fa fbe1 	bl	8000630 <__aeabi_dmul>
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4602      	mov	r2, r0
 8005e72:	4629      	mov	r1, r5
 8005e74:	4620      	mov	r0, r4
 8005e76:	f7fa fa23 	bl	80002c0 <__aeabi_dsub>
 8005e7a:	f7fa fe73 	bl	8000b64 <__aeabi_d2iz>
 8005e7e:	1c74      	adds	r4, r6, #1
 8005e80:	ab0c      	add	r3, sp, #48	; 0x30
 8005e82:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005e86:	f10b 0b18 	add.w	fp, fp, #24
 8005e8a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 8005e8e:	e731      	b.n	8005cf4 <__kernel_rem_pio2+0x298>
 8005e90:	4620      	mov	r0, r4
 8005e92:	4629      	mov	r1, r5
 8005e94:	f7fa fe66 	bl	8000b64 <__aeabi_d2iz>
 8005e98:	ab0c      	add	r3, sp, #48	; 0x30
 8005e9a:	4634      	mov	r4, r6
 8005e9c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005ea0:	e728      	b.n	8005cf4 <__kernel_rem_pio2+0x298>
 8005ea2:	ab0c      	add	r3, sp, #48	; 0x30
 8005ea4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005ea8:	f7fa fb58 	bl	800055c <__aeabi_i2d>
 8005eac:	4632      	mov	r2, r6
 8005eae:	463b      	mov	r3, r7
 8005eb0:	f7fa fbbe 	bl	8000630 <__aeabi_dmul>
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	e86b 0102 	strd	r0, r1, [fp], #-8
 8005eba:	464b      	mov	r3, r9
 8005ebc:	4630      	mov	r0, r6
 8005ebe:	4639      	mov	r1, r7
 8005ec0:	f7fa fbb6 	bl	8000630 <__aeabi_dmul>
 8005ec4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ec8:	4606      	mov	r6, r0
 8005eca:	460f      	mov	r7, r1
 8005ecc:	e722      	b.n	8005d14 <__kernel_rem_pio2+0x2b8>
 8005ece:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8005ed2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005ed6:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8005eda:	f8cd c01c 	str.w	ip, [sp, #28]
 8005ede:	f7fa fba7 	bl	8000630 <__aeabi_dmul>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	4650      	mov	r0, sl
 8005ee8:	4659      	mov	r1, fp
 8005eea:	f7fa f9eb 	bl	80002c4 <__adddf3>
 8005eee:	4682      	mov	sl, r0
 8005ef0:	468b      	mov	fp, r1
 8005ef2:	f108 0801 	add.w	r8, r8, #1
 8005ef6:	9b02      	ldr	r3, [sp, #8]
 8005ef8:	4598      	cmp	r8, r3
 8005efa:	dc01      	bgt.n	8005f00 <__kernel_rem_pio2+0x4a4>
 8005efc:	45b8      	cmp	r8, r7
 8005efe:	dde6      	ble.n	8005ece <__kernel_rem_pio2+0x472>
 8005f00:	ab48      	add	r3, sp, #288	; 0x120
 8005f02:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005f06:	e9c7 ab00 	strd	sl, fp, [r7]
 8005f0a:	3e01      	subs	r6, #1
 8005f0c:	e707      	b.n	8005d1e <__kernel_rem_pio2+0x2c2>
 8005f0e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	dc09      	bgt.n	8005f28 <__kernel_rem_pio2+0x4cc>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	dc32      	bgt.n	8005f7e <__kernel_rem_pio2+0x522>
 8005f18:	d05a      	beq.n	8005fd0 <__kernel_rem_pio2+0x574>
 8005f1a:	9b04      	ldr	r3, [sp, #16]
 8005f1c:	f003 0007 	and.w	r0, r3, #7
 8005f20:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f28:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	d1f5      	bne.n	8005f1a <__kernel_rem_pio2+0x4be>
 8005f2e:	ab48      	add	r3, sp, #288	; 0x120
 8005f30:	441d      	add	r5, r3
 8005f32:	46aa      	mov	sl, r5
 8005f34:	46a3      	mov	fp, r4
 8005f36:	f1bb 0f00 	cmp.w	fp, #0
 8005f3a:	dc76      	bgt.n	800602a <__kernel_rem_pio2+0x5ce>
 8005f3c:	46aa      	mov	sl, r5
 8005f3e:	46a3      	mov	fp, r4
 8005f40:	f1bb 0f01 	cmp.w	fp, #1
 8005f44:	f300 8090 	bgt.w	8006068 <__kernel_rem_pio2+0x60c>
 8005f48:	2700      	movs	r7, #0
 8005f4a:	463e      	mov	r6, r7
 8005f4c:	2c01      	cmp	r4, #1
 8005f4e:	f300 80aa 	bgt.w	80060a6 <__kernel_rem_pio2+0x64a>
 8005f52:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8005f56:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8005f5a:	9b00      	ldr	r3, [sp, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f040 80ac 	bne.w	80060ba <__kernel_rem_pio2+0x65e>
 8005f62:	4603      	mov	r3, r0
 8005f64:	462a      	mov	r2, r5
 8005f66:	9806      	ldr	r0, [sp, #24]
 8005f68:	e9c0 2300 	strd	r2, r3, [r0]
 8005f6c:	4622      	mov	r2, r4
 8005f6e:	460b      	mov	r3, r1
 8005f70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005f74:	463a      	mov	r2, r7
 8005f76:	4633      	mov	r3, r6
 8005f78:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005f7c:	e7cd      	b.n	8005f1a <__kernel_rem_pio2+0x4be>
 8005f7e:	2000      	movs	r0, #0
 8005f80:	46a0      	mov	r8, r4
 8005f82:	4601      	mov	r1, r0
 8005f84:	ab48      	add	r3, sp, #288	; 0x120
 8005f86:	441d      	add	r5, r3
 8005f88:	f1b8 0f00 	cmp.w	r8, #0
 8005f8c:	da3a      	bge.n	8006004 <__kernel_rem_pio2+0x5a8>
 8005f8e:	9b00      	ldr	r3, [sp, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d03e      	beq.n	8006012 <__kernel_rem_pio2+0x5b6>
 8005f94:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8005f98:	4602      	mov	r2, r0
 8005f9a:	462b      	mov	r3, r5
 8005f9c:	9d06      	ldr	r5, [sp, #24]
 8005f9e:	2601      	movs	r6, #1
 8005fa0:	e9c5 2300 	strd	r2, r3, [r5]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8005faa:	f7fa f989 	bl	80002c0 <__aeabi_dsub>
 8005fae:	4684      	mov	ip, r0
 8005fb0:	460f      	mov	r7, r1
 8005fb2:	ad48      	add	r5, sp, #288	; 0x120
 8005fb4:	42b4      	cmp	r4, r6
 8005fb6:	f105 0508 	add.w	r5, r5, #8
 8005fba:	da2c      	bge.n	8006016 <__kernel_rem_pio2+0x5ba>
 8005fbc:	9b00      	ldr	r3, [sp, #0]
 8005fbe:	b10b      	cbz	r3, 8005fc4 <__kernel_rem_pio2+0x568>
 8005fc0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8005fc4:	4662      	mov	r2, ip
 8005fc6:	463b      	mov	r3, r7
 8005fc8:	9906      	ldr	r1, [sp, #24]
 8005fca:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8005fce:	e7a4      	b.n	8005f1a <__kernel_rem_pio2+0x4be>
 8005fd0:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8005fd2:	ab48      	add	r3, sp, #288	; 0x120
 8005fd4:	4637      	mov	r7, r6
 8005fd6:	441d      	add	r5, r3
 8005fd8:	2c00      	cmp	r4, #0
 8005fda:	da09      	bge.n	8005ff0 <__kernel_rem_pio2+0x594>
 8005fdc:	9b00      	ldr	r3, [sp, #0]
 8005fde:	b10b      	cbz	r3, 8005fe4 <__kernel_rem_pio2+0x588>
 8005fe0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8005fe4:	4632      	mov	r2, r6
 8005fe6:	463b      	mov	r3, r7
 8005fe8:	9906      	ldr	r1, [sp, #24]
 8005fea:	e9c1 2300 	strd	r2, r3, [r1]
 8005fee:	e794      	b.n	8005f1a <__kernel_rem_pio2+0x4be>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8005ff6:	4639      	mov	r1, r7
 8005ff8:	f7fa f964 	bl	80002c4 <__adddf3>
 8005ffc:	3c01      	subs	r4, #1
 8005ffe:	4606      	mov	r6, r0
 8006000:	460f      	mov	r7, r1
 8006002:	e7e9      	b.n	8005fd8 <__kernel_rem_pio2+0x57c>
 8006004:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8006008:	f7fa f95c 	bl	80002c4 <__adddf3>
 800600c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006010:	e7ba      	b.n	8005f88 <__kernel_rem_pio2+0x52c>
 8006012:	460d      	mov	r5, r1
 8006014:	e7c0      	b.n	8005f98 <__kernel_rem_pio2+0x53c>
 8006016:	4660      	mov	r0, ip
 8006018:	e9d5 2300 	ldrd	r2, r3, [r5]
 800601c:	4639      	mov	r1, r7
 800601e:	f7fa f951 	bl	80002c4 <__adddf3>
 8006022:	3601      	adds	r6, #1
 8006024:	4684      	mov	ip, r0
 8006026:	460f      	mov	r7, r1
 8006028:	e7c4      	b.n	8005fb4 <__kernel_rem_pio2+0x558>
 800602a:	e9da 6700 	ldrd	r6, r7, [sl]
 800602e:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8006032:	4632      	mov	r2, r6
 8006034:	463b      	mov	r3, r7
 8006036:	4640      	mov	r0, r8
 8006038:	4649      	mov	r1, r9
 800603a:	f7fa f943 	bl	80002c4 <__adddf3>
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006046:	4640      	mov	r0, r8
 8006048:	4649      	mov	r1, r9
 800604a:	f7fa f939 	bl	80002c0 <__aeabi_dsub>
 800604e:	4632      	mov	r2, r6
 8006050:	463b      	mov	r3, r7
 8006052:	f7fa f937 	bl	80002c4 <__adddf3>
 8006056:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800605a:	e86a 0102 	strd	r0, r1, [sl], #-8
 800605e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006062:	e9ca 2300 	strd	r2, r3, [sl]
 8006066:	e766      	b.n	8005f36 <__kernel_rem_pio2+0x4da>
 8006068:	e9da 8900 	ldrd	r8, r9, [sl]
 800606c:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8006070:	4642      	mov	r2, r8
 8006072:	464b      	mov	r3, r9
 8006074:	4630      	mov	r0, r6
 8006076:	4639      	mov	r1, r7
 8006078:	f7fa f924 	bl	80002c4 <__adddf3>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006084:	4630      	mov	r0, r6
 8006086:	4639      	mov	r1, r7
 8006088:	f7fa f91a 	bl	80002c0 <__aeabi_dsub>
 800608c:	4642      	mov	r2, r8
 800608e:	464b      	mov	r3, r9
 8006090:	f7fa f918 	bl	80002c4 <__adddf3>
 8006094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006098:	e86a 0102 	strd	r0, r1, [sl], #-8
 800609c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060a0:	e9ca 2300 	strd	r2, r3, [sl]
 80060a4:	e74c      	b.n	8005f40 <__kernel_rem_pio2+0x4e4>
 80060a6:	4638      	mov	r0, r7
 80060a8:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80060ac:	4631      	mov	r1, r6
 80060ae:	f7fa f909 	bl	80002c4 <__adddf3>
 80060b2:	3c01      	subs	r4, #1
 80060b4:	4607      	mov	r7, r0
 80060b6:	460e      	mov	r6, r1
 80060b8:	e748      	b.n	8005f4c <__kernel_rem_pio2+0x4f0>
 80060ba:	9b06      	ldr	r3, [sp, #24]
 80060bc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80060c0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80060c4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80060c8:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80060cc:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80060d0:	601d      	str	r5, [r3, #0]
 80060d2:	615e      	str	r6, [r3, #20]
 80060d4:	e721      	b.n	8005f1a <__kernel_rem_pio2+0x4be>
 80060d6:	bf00      	nop
 80060d8:	41700000 	.word	0x41700000
 80060dc:	3e700000 	.word	0x3e700000

080060e0 <__kernel_sin>:
 80060e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e4:	b086      	sub	sp, #24
 80060e6:	e9cd 2300 	strd	r2, r3, [sp]
 80060ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80060ee:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80060f2:	4682      	mov	sl, r0
 80060f4:	460c      	mov	r4, r1
 80060f6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80060f8:	da03      	bge.n	8006102 <__kernel_sin+0x22>
 80060fa:	f7fa fd33 	bl	8000b64 <__aeabi_d2iz>
 80060fe:	2800      	cmp	r0, #0
 8006100:	d050      	beq.n	80061a4 <__kernel_sin+0xc4>
 8006102:	4652      	mov	r2, sl
 8006104:	4623      	mov	r3, r4
 8006106:	4650      	mov	r0, sl
 8006108:	4621      	mov	r1, r4
 800610a:	f7fa fa91 	bl	8000630 <__aeabi_dmul>
 800610e:	4606      	mov	r6, r0
 8006110:	460f      	mov	r7, r1
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4650      	mov	r0, sl
 8006118:	4621      	mov	r1, r4
 800611a:	f7fa fa89 	bl	8000630 <__aeabi_dmul>
 800611e:	a33e      	add	r3, pc, #248	; (adr r3, 8006218 <__kernel_sin+0x138>)
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	4680      	mov	r8, r0
 8006126:	4689      	mov	r9, r1
 8006128:	4630      	mov	r0, r6
 800612a:	4639      	mov	r1, r7
 800612c:	f7fa fa80 	bl	8000630 <__aeabi_dmul>
 8006130:	a33b      	add	r3, pc, #236	; (adr r3, 8006220 <__kernel_sin+0x140>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa f8c3 	bl	80002c0 <__aeabi_dsub>
 800613a:	4632      	mov	r2, r6
 800613c:	463b      	mov	r3, r7
 800613e:	f7fa fa77 	bl	8000630 <__aeabi_dmul>
 8006142:	a339      	add	r3, pc, #228	; (adr r3, 8006228 <__kernel_sin+0x148>)
 8006144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006148:	f7fa f8bc 	bl	80002c4 <__adddf3>
 800614c:	4632      	mov	r2, r6
 800614e:	463b      	mov	r3, r7
 8006150:	f7fa fa6e 	bl	8000630 <__aeabi_dmul>
 8006154:	a336      	add	r3, pc, #216	; (adr r3, 8006230 <__kernel_sin+0x150>)
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	f7fa f8b1 	bl	80002c0 <__aeabi_dsub>
 800615e:	4632      	mov	r2, r6
 8006160:	463b      	mov	r3, r7
 8006162:	f7fa fa65 	bl	8000630 <__aeabi_dmul>
 8006166:	a334      	add	r3, pc, #208	; (adr r3, 8006238 <__kernel_sin+0x158>)
 8006168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616c:	f7fa f8aa 	bl	80002c4 <__adddf3>
 8006170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006174:	b9dd      	cbnz	r5, 80061ae <__kernel_sin+0xce>
 8006176:	4602      	mov	r2, r0
 8006178:	460b      	mov	r3, r1
 800617a:	4630      	mov	r0, r6
 800617c:	4639      	mov	r1, r7
 800617e:	f7fa fa57 	bl	8000630 <__aeabi_dmul>
 8006182:	a32f      	add	r3, pc, #188	; (adr r3, 8006240 <__kernel_sin+0x160>)
 8006184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006188:	f7fa f89a 	bl	80002c0 <__aeabi_dsub>
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	f7fa fa4e 	bl	8000630 <__aeabi_dmul>
 8006194:	4602      	mov	r2, r0
 8006196:	460b      	mov	r3, r1
 8006198:	4650      	mov	r0, sl
 800619a:	4621      	mov	r1, r4
 800619c:	f7fa f892 	bl	80002c4 <__adddf3>
 80061a0:	4682      	mov	sl, r0
 80061a2:	460c      	mov	r4, r1
 80061a4:	4650      	mov	r0, sl
 80061a6:	4621      	mov	r1, r4
 80061a8:	b006      	add	sp, #24
 80061aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ae:	2200      	movs	r2, #0
 80061b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061b4:	4b24      	ldr	r3, [pc, #144]	; (8006248 <__kernel_sin+0x168>)
 80061b6:	f7fa fa3b 	bl	8000630 <__aeabi_dmul>
 80061ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061c2:	4640      	mov	r0, r8
 80061c4:	4649      	mov	r1, r9
 80061c6:	f7fa fa33 	bl	8000630 <__aeabi_dmul>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061d2:	f7fa f875 	bl	80002c0 <__aeabi_dsub>
 80061d6:	4632      	mov	r2, r6
 80061d8:	463b      	mov	r3, r7
 80061da:	f7fa fa29 	bl	8000630 <__aeabi_dmul>
 80061de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061e2:	f7fa f86d 	bl	80002c0 <__aeabi_dsub>
 80061e6:	a316      	add	r3, pc, #88	; (adr r3, 8006240 <__kernel_sin+0x160>)
 80061e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ec:	4606      	mov	r6, r0
 80061ee:	460f      	mov	r7, r1
 80061f0:	4640      	mov	r0, r8
 80061f2:	4649      	mov	r1, r9
 80061f4:	f7fa fa1c 	bl	8000630 <__aeabi_dmul>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	4630      	mov	r0, r6
 80061fe:	4639      	mov	r1, r7
 8006200:	f7fa f860 	bl	80002c4 <__adddf3>
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	4650      	mov	r0, sl
 800620a:	4621      	mov	r1, r4
 800620c:	f7fa f858 	bl	80002c0 <__aeabi_dsub>
 8006210:	e7c6      	b.n	80061a0 <__kernel_sin+0xc0>
 8006212:	bf00      	nop
 8006214:	f3af 8000 	nop.w
 8006218:	5acfd57c 	.word	0x5acfd57c
 800621c:	3de5d93a 	.word	0x3de5d93a
 8006220:	8a2b9ceb 	.word	0x8a2b9ceb
 8006224:	3e5ae5e6 	.word	0x3e5ae5e6
 8006228:	57b1fe7d 	.word	0x57b1fe7d
 800622c:	3ec71de3 	.word	0x3ec71de3
 8006230:	19c161d5 	.word	0x19c161d5
 8006234:	3f2a01a0 	.word	0x3f2a01a0
 8006238:	1110f8a6 	.word	0x1110f8a6
 800623c:	3f811111 	.word	0x3f811111
 8006240:	55555549 	.word	0x55555549
 8006244:	3fc55555 	.word	0x3fc55555
 8006248:	3fe00000 	.word	0x3fe00000

0800624c <fabs>:
 800624c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006250:	4770      	bx	lr
 8006252:	0000      	movs	r0, r0
 8006254:	0000      	movs	r0, r0
	...

08006258 <floor>:
 8006258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800625c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8006260:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8006264:	2e13      	cmp	r6, #19
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4607      	mov	r7, r0
 800626c:	460c      	mov	r4, r1
 800626e:	4605      	mov	r5, r0
 8006270:	dc33      	bgt.n	80062da <floor+0x82>
 8006272:	2e00      	cmp	r6, #0
 8006274:	da14      	bge.n	80062a0 <floor+0x48>
 8006276:	a334      	add	r3, pc, #208	; (adr r3, 8006348 <floor+0xf0>)
 8006278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627c:	f7fa f822 	bl	80002c4 <__adddf3>
 8006280:	2200      	movs	r2, #0
 8006282:	2300      	movs	r3, #0
 8006284:	f7fa fc64 	bl	8000b50 <__aeabi_dcmpgt>
 8006288:	b138      	cbz	r0, 800629a <floor+0x42>
 800628a:	2c00      	cmp	r4, #0
 800628c:	da58      	bge.n	8006340 <floor+0xe8>
 800628e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006292:	431d      	orrs	r5, r3
 8006294:	d001      	beq.n	800629a <floor+0x42>
 8006296:	2500      	movs	r5, #0
 8006298:	4c2d      	ldr	r4, [pc, #180]	; (8006350 <floor+0xf8>)
 800629a:	4623      	mov	r3, r4
 800629c:	462f      	mov	r7, r5
 800629e:	e025      	b.n	80062ec <floor+0x94>
 80062a0:	4a2c      	ldr	r2, [pc, #176]	; (8006354 <floor+0xfc>)
 80062a2:	fa42 f806 	asr.w	r8, r2, r6
 80062a6:	ea01 0208 	and.w	r2, r1, r8
 80062aa:	4302      	orrs	r2, r0
 80062ac:	d01e      	beq.n	80062ec <floor+0x94>
 80062ae:	a326      	add	r3, pc, #152	; (adr r3, 8006348 <floor+0xf0>)
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f7fa f806 	bl	80002c4 <__adddf3>
 80062b8:	2200      	movs	r2, #0
 80062ba:	2300      	movs	r3, #0
 80062bc:	f7fa fc48 	bl	8000b50 <__aeabi_dcmpgt>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	d0ea      	beq.n	800629a <floor+0x42>
 80062c4:	2c00      	cmp	r4, #0
 80062c6:	bfbe      	ittt	lt
 80062c8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80062cc:	fa43 f606 	asrlt.w	r6, r3, r6
 80062d0:	19a4      	addlt	r4, r4, r6
 80062d2:	2500      	movs	r5, #0
 80062d4:	ea24 0408 	bic.w	r4, r4, r8
 80062d8:	e7df      	b.n	800629a <floor+0x42>
 80062da:	2e33      	cmp	r6, #51	; 0x33
 80062dc:	dd0a      	ble.n	80062f4 <floor+0x9c>
 80062de:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80062e2:	d103      	bne.n	80062ec <floor+0x94>
 80062e4:	f7f9 ffee 	bl	80002c4 <__adddf3>
 80062e8:	4607      	mov	r7, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	4638      	mov	r0, r7
 80062ee:	4619      	mov	r1, r3
 80062f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f4:	f04f 32ff 	mov.w	r2, #4294967295
 80062f8:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80062fc:	fa22 f808 	lsr.w	r8, r2, r8
 8006300:	ea18 0f00 	tst.w	r8, r0
 8006304:	d0f2      	beq.n	80062ec <floor+0x94>
 8006306:	a310      	add	r3, pc, #64	; (adr r3, 8006348 <floor+0xf0>)
 8006308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630c:	f7f9 ffda 	bl	80002c4 <__adddf3>
 8006310:	2200      	movs	r2, #0
 8006312:	2300      	movs	r3, #0
 8006314:	f7fa fc1c 	bl	8000b50 <__aeabi_dcmpgt>
 8006318:	2800      	cmp	r0, #0
 800631a:	d0be      	beq.n	800629a <floor+0x42>
 800631c:	2c00      	cmp	r4, #0
 800631e:	da02      	bge.n	8006326 <floor+0xce>
 8006320:	2e14      	cmp	r6, #20
 8006322:	d103      	bne.n	800632c <floor+0xd4>
 8006324:	3401      	adds	r4, #1
 8006326:	ea25 0508 	bic.w	r5, r5, r8
 800632a:	e7b6      	b.n	800629a <floor+0x42>
 800632c:	2301      	movs	r3, #1
 800632e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006332:	fa03 f606 	lsl.w	r6, r3, r6
 8006336:	4435      	add	r5, r6
 8006338:	42bd      	cmp	r5, r7
 800633a:	bf38      	it	cc
 800633c:	18e4      	addcc	r4, r4, r3
 800633e:	e7f2      	b.n	8006326 <floor+0xce>
 8006340:	2500      	movs	r5, #0
 8006342:	462c      	mov	r4, r5
 8006344:	e7a9      	b.n	800629a <floor+0x42>
 8006346:	bf00      	nop
 8006348:	8800759c 	.word	0x8800759c
 800634c:	7e37e43c 	.word	0x7e37e43c
 8006350:	bff00000 	.word	0xbff00000
 8006354:	000fffff 	.word	0x000fffff

08006358 <scalbn>:
 8006358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800635e:	4604      	mov	r4, r0
 8006360:	460d      	mov	r5, r1
 8006362:	4617      	mov	r7, r2
 8006364:	460b      	mov	r3, r1
 8006366:	b996      	cbnz	r6, 800638e <scalbn+0x36>
 8006368:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800636c:	4303      	orrs	r3, r0
 800636e:	d039      	beq.n	80063e4 <scalbn+0x8c>
 8006370:	4b33      	ldr	r3, [pc, #204]	; (8006440 <scalbn+0xe8>)
 8006372:	2200      	movs	r2, #0
 8006374:	f7fa f95c 	bl	8000630 <__aeabi_dmul>
 8006378:	4b32      	ldr	r3, [pc, #200]	; (8006444 <scalbn+0xec>)
 800637a:	4604      	mov	r4, r0
 800637c:	429f      	cmp	r7, r3
 800637e:	460d      	mov	r5, r1
 8006380:	da0f      	bge.n	80063a2 <scalbn+0x4a>
 8006382:	a32b      	add	r3, pc, #172	; (adr r3, 8006430 <scalbn+0xd8>)
 8006384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006388:	f7fa f952 	bl	8000630 <__aeabi_dmul>
 800638c:	e006      	b.n	800639c <scalbn+0x44>
 800638e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006392:	4296      	cmp	r6, r2
 8006394:	d10a      	bne.n	80063ac <scalbn+0x54>
 8006396:	4602      	mov	r2, r0
 8006398:	f7f9 ff94 	bl	80002c4 <__adddf3>
 800639c:	4604      	mov	r4, r0
 800639e:	460d      	mov	r5, r1
 80063a0:	e020      	b.n	80063e4 <scalbn+0x8c>
 80063a2:	460b      	mov	r3, r1
 80063a4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80063a8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80063ac:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80063b0:	19b9      	adds	r1, r7, r6
 80063b2:	4291      	cmp	r1, r2
 80063b4:	dd0e      	ble.n	80063d4 <scalbn+0x7c>
 80063b6:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80063ba:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80063be:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80063c2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80063c6:	4820      	ldr	r0, [pc, #128]	; (8006448 <scalbn+0xf0>)
 80063c8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80063cc:	a31a      	add	r3, pc, #104	; (adr r3, 8006438 <scalbn+0xe0>)
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	e7d9      	b.n	8006388 <scalbn+0x30>
 80063d4:	2900      	cmp	r1, #0
 80063d6:	dd08      	ble.n	80063ea <scalbn+0x92>
 80063d8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80063dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80063e0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80063e4:	4620      	mov	r0, r4
 80063e6:	4629      	mov	r1, r5
 80063e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063ea:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80063ee:	da12      	bge.n	8006416 <scalbn+0xbe>
 80063f0:	f24c 3350 	movw	r3, #50000	; 0xc350
 80063f4:	429f      	cmp	r7, r3
 80063f6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80063fa:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80063fe:	dcdc      	bgt.n	80063ba <scalbn+0x62>
 8006400:	a30b      	add	r3, pc, #44	; (adr r3, 8006430 <scalbn+0xd8>)
 8006402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006406:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800640a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800640e:	480f      	ldr	r0, [pc, #60]	; (800644c <scalbn+0xf4>)
 8006410:	f041 011f 	orr.w	r1, r1, #31
 8006414:	e7b8      	b.n	8006388 <scalbn+0x30>
 8006416:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800641a:	3136      	adds	r1, #54	; 0x36
 800641c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006420:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8006424:	4620      	mov	r0, r4
 8006426:	4629      	mov	r1, r5
 8006428:	2200      	movs	r2, #0
 800642a:	4b09      	ldr	r3, [pc, #36]	; (8006450 <scalbn+0xf8>)
 800642c:	e7ac      	b.n	8006388 <scalbn+0x30>
 800642e:	bf00      	nop
 8006430:	c2f8f359 	.word	0xc2f8f359
 8006434:	01a56e1f 	.word	0x01a56e1f
 8006438:	8800759c 	.word	0x8800759c
 800643c:	7e37e43c 	.word	0x7e37e43c
 8006440:	43500000 	.word	0x43500000
 8006444:	ffff3cb0 	.word	0xffff3cb0
 8006448:	8800759c 	.word	0x8800759c
 800644c:	c2f8f359 	.word	0xc2f8f359
 8006450:	3c900000 	.word	0x3c900000

08006454 <_init>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	bf00      	nop
 8006458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645a:	bc08      	pop	{r3}
 800645c:	469e      	mov	lr, r3
 800645e:	4770      	bx	lr

08006460 <_fini>:
 8006460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006462:	bf00      	nop
 8006464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006466:	bc08      	pop	{r3}
 8006468:	469e      	mov	lr, r3
 800646a:	4770      	bx	lr
