# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica2v2.srcs/sources_1/new/cerrojo.vhd" \
"../../../../practica2v2.srcs/sim_1/imports/practica 2 fichero/simulacion_cerrojo.vhd" \

# Do not sort compile order
nosort
