-- VHDL for IBM SMS ALD page 15.56.09.1
-- Title: F CH UNIT SELECT REGISTER
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 7:56:40 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_56_09_1_F_CH_UNIT_SELECT_REGISTER is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_4_BIT:	 in STD_LOGIC;
		MS_F_CH_RESET_1:	 in STD_LOGIC;
		MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_2_BIT:	 in STD_LOGIC;
		MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_1_BIT:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		PS_I_RING_4_TIME:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_4_BIT:	 out STD_LOGIC;
		PS_F_CH_U_SEL_REG_4_BIT:	 out STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_2_BIT:	 out STD_LOGIC;
		PS_F_CH_U_SEL_REG_2_BIT:	 out STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_1_BIT:	 out STD_LOGIC;
		PS_F_CH_U_SEL_REG_1_BIT:	 out STD_LOGIC;
		PS_SET_F_CH_UNIT_SEL_REG:	 out STD_LOGIC);
end ALD_15_56_09_1_F_CH_UNIT_SELECT_REGISTER;

architecture behavioral of ALD_15_56_09_1_F_CH_UNIT_SELECT_REGISTER is 

	signal OUT_4A_P: STD_LOGIC;
	signal OUT_4A_P_Latch: STD_LOGIC;
	signal OUT_3A_NoPin: STD_LOGIC;
	signal OUT_3A_NoPin_Latch: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_5B_R: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_4C_P: STD_LOGIC;
	signal OUT_4C_P_Latch: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin_Latch: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_5D_K: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_4E_P_Latch: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3E_NoPin_Latch: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_5F_R: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_D: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;

begin

	OUT_4A_P_Latch <= NOT(MS_F_CH_RESET_1 AND OUT_3A_NoPin );
	OUT_3A_NoPin_Latch <= NOT(OUT_4A_P AND OUT_5B_R );
	OUT_1A_B <= NOT OUT_3A_NoPin;
	OUT_5B_R <= NOT(PS_ASSEMBLY_CH_4_BIT AND OUT_4G_C );
	OUT_1B_C <= NOT OUT_4A_P;
	OUT_4C_P_Latch <= NOT(MS_F_CH_RESET_1 AND OUT_3C_NoPin );
	OUT_3C_NoPin_Latch <= NOT(OUT_4C_P AND OUT_5D_K AND MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR );
	OUT_1C_B <= NOT OUT_3C_NoPin;
	OUT_5D_K <= NOT(PS_ASSEMBLY_CH_2_BIT AND OUT_4G_C );
	OUT_1D_C <= NOT OUT_4C_P;
	OUT_4E_P_Latch <= NOT(MS_F_CH_RESET_1 AND OUT_3E_NoPin );
	OUT_3E_NoPin_Latch <= NOT(OUT_4E_P AND OUT_5F_R AND MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR );
	OUT_1E_B <= NOT OUT_3E_NoPin;
	OUT_5F_R <= NOT(PS_ASSEMBLY_CH_1_BIT AND OUT_4G_C );
	OUT_1F_C <= NOT OUT_4E_P;
	OUT_5G_D <= NOT(PS_LOZENGE_OR_ASTERISK AND PS_I_RING_4_TIME AND PS_LAST_LOGIC_GATE_1 );
	OUT_4G_C <= NOT OUT_5G_D;

	PS_F_CH_U_SEL_REG_NOT_4_BIT <= OUT_1A_B;
	PS_F_CH_U_SEL_REG_4_BIT <= OUT_1B_C;
	PS_F_CH_U_SEL_REG_NOT_2_BIT <= OUT_1C_B;
	PS_F_CH_U_SEL_REG_2_BIT <= OUT_1D_C;
	PS_F_CH_U_SEL_REG_NOT_1_BIT <= OUT_1E_B;
	PS_F_CH_U_SEL_REG_1_BIT <= OUT_1F_C;
	PS_SET_F_CH_UNIT_SEL_REG <= OUT_4G_C;

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_P_Latch,
		Q => OUT_4A_P,
		QBar => OPEN );

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_NoPin_Latch,
		Q => OUT_3A_NoPin,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_P_Latch,
		Q => OUT_4C_P,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_NoPin_Latch,
		Q => OUT_3C_NoPin,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_P_Latch,
		Q => OUT_4E_P,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_NoPin_Latch,
		Q => OUT_3E_NoPin,
		QBar => OPEN );


end;
