Analysis & Synthesis report for display
Sun Nov 26 19:01:00 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 26 19:01:00 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; display                                        ;
; Top-level Entity Name              ; display                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,647                                          ;
;     Total combinational functions  ; 3,642                                          ;
;     Dedicated logic registers      ; 6                                              ;
; Total registers                    ; 6                                              ;
; Total pins                         ; 76                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; display            ; display            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; display.vhd                      ; yes             ; User VHDL File               ; E:/intelFPGA_lite/22.1std/Display/display.vhd                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_ccm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_ccm.tdf                       ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_1nh.tdf                  ;         ;
; db/alt_u_div_m9f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_m9f.tdf                        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/add_sub_7pc.tdf                          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/add_sub_8pc.tdf                          ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_vim.tdf                       ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_nlh.tdf                  ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_27f.tdf                        ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_sim.tdf                       ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_klh.tdf                  ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_s6f.tdf                        ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_ocm.tdf                       ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_dnh.tdf                  ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_eaf.tdf                        ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_2jm.tdf                       ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_qlh.tdf                  ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_87f.tdf                        ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_5jm.tdf                       ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_tlh.tdf                  ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_e7f.tdf                        ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_fkm.tdf                       ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_7nh.tdf                  ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_2af.tdf                        ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_jkm.tdf                       ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_bnh.tdf                  ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_aaf.tdf                        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,647      ;
;                                             ;            ;
; Total combinational functions               ; 3642       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1014       ;
;     -- 3 input functions                    ; 992        ;
;     -- <=2 input functions                  ; 1636       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2658       ;
;     -- arithmetic mode                      ; 984        ;
;                                             ;            ;
; Total registers                             ; 6          ;
;     -- Dedicated logic registers            ; 6          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 76         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; ds[2]~reg0 ;
; Maximum fan-out                             ; 53         ;
; Total fan-out                               ; 10098      ;
; Average fan-out                             ; 2.66       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |display                               ; 3642 (344)          ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 76   ; 0            ; |display                                                                                                  ; display             ; work         ;
;    |lpm_divide:Div0|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                    ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div10|                  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div10|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div10|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div10|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div11|                  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_sim:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div11|lpm_divide_sim:auto_generated                                                   ; lpm_divide_sim      ; work         ;
;          |sign_div_unsign_klh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div11|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div11|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Div1|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_sim:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_sim:auto_generated                                                    ; lpm_divide_sim      ; work         ;
;          |sign_div_unsign_klh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Div2|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_vim:auto_generated                                                    ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div3|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_sim:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_sim:auto_generated                                                    ; lpm_divide_sim      ; work         ;
;          |sign_div_unsign_klh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Div4|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                    ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div5|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_sim:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_sim:auto_generated                                                    ; lpm_divide_sim      ; work         ;
;          |sign_div_unsign_klh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Div6|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_jkm:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_jkm:auto_generated                                                    ; lpm_divide_jkm      ; work         ;
;          |sign_div_unsign_bnh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;             |alt_u_div_aaf:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider  ; alt_u_div_aaf       ; work         ;
;    |lpm_divide:Div7|                   ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_fkm:auto_generated|  ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_fkm:auto_generated                                                    ; lpm_divide_fkm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                        ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 191 (191)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider  ; alt_u_div_2af       ; work         ;
;    |lpm_divide:Div8|                   ; 210 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|  ; 210 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div8|lpm_divide_5jm:auto_generated                                                    ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 210 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|    ; 210 (210)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider  ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div9|                   ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_2jm:auto_generated|  ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div9|lpm_divide_2jm:auto_generated                                                    ; lpm_divide_2jm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 172 (172)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod0|                   ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod10|                  ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod10|lpm_divide_ccm:auto_generated                                                   ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod11|                  ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod11|lpm_divide_ccm:auto_generated                                                   ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 134 (134)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod1|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod2|                   ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod3|                   ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 134 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 134 (134)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod4|                   ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod5|                   ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ccm:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_ccm:auto_generated                                                    ; lpm_divide_ccm      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_m9f:divider|    ; 127 (127)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; alt_u_div_m9f       ; work         ;
;    |lpm_divide:Mod6|                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ocm:auto_generated|  ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_ocm:auto_generated                                                    ; lpm_divide_ocm      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_eaf:divider|    ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; alt_u_div_eaf       ; work         ;
;    |lpm_divide:Mod7|                   ; 264 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ocm:auto_generated|  ; 264 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_ocm:auto_generated                                                    ; lpm_divide_ocm      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 264 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_eaf:divider|    ; 264 (264)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; alt_u_div_eaf       ; work         ;
;    |lpm_divide:Mod8|                   ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ocm:auto_generated|  ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod8|lpm_divide_ocm:auto_generated                                                    ; lpm_divide_ocm      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod8|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_eaf:divider|    ; 342 (342)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod8|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; alt_u_div_eaf       ; work         ;
;    |lpm_divide:Mod9|                   ; 365 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ocm:auto_generated|  ; 365 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod9|lpm_divide_ocm:auto_generated                                                    ; lpm_divide_ocm      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 365 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod9|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_eaf:divider|    ; 365 (365)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod9|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; alt_u_div_eaf       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; n[1]                                                ; Mux8                ; yes                    ;
; n[0]                                                ; Mux8                ; yes                    ;
; n[3]                                                ; Mux8                ; yes                    ;
; n[4]                                                ; Mux8                ; yes                    ;
; n[5]                                                ; Mux8                ; yes                    ;
; n[6]                                                ; Mux8                ; yes                    ;
; n[7]                                                ; Mux8                ; yes                    ;
; n[8]                                                ; Mux8                ; yes                    ;
; n[9]                                                ; Mux8                ; yes                    ;
; n[2]                                                ; Mux8                ; yes                    ;
; nn[15]                                              ; Mux53               ; yes                    ;
; nn[14]                                              ; Mux53               ; yes                    ;
; nn[13]                                              ; Mux53               ; yes                    ;
; nn[12]                                              ; Mux53               ; yes                    ;
; nn[11]                                              ; Mux53               ; yes                    ;
; nn[10]                                              ; Mux53               ; yes                    ;
; nn[9]                                               ; Mux53               ; yes                    ;
; nn[8]                                               ; Mux53               ; yes                    ;
; nn[7]                                               ; Mux53               ; yes                    ;
; nn[6]                                               ; Mux53               ; yes                    ;
; nn[5]                                               ; Mux53               ; yes                    ;
; nn[4]                                               ; Mux53               ; yes                    ;
; nn[3]                                               ; Mux53               ; yes                    ;
; nn[2]                                               ; Mux53               ; yes                    ;
; nn[1]                                               ; Mux53               ; yes                    ;
; nn[0]                                               ; Mux53               ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |display|Mux59             ;
; 15:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |display|Mux15             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 10             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 10             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 6                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 3642                        ;
;     arith             ; 984                         ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 897                         ;
;     normal            ; 2658                        ;
;         0 data inputs ; 154                         ;
;         2 data inputs ; 1395                        ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 1014                        ;
;                       ;                             ;
; Max LUT depth         ; 63.60                       ;
; Average LUT depth     ; 34.70                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Nov 26 19:00:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file K:/Data/DLP/VHDL09_A/display.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-display_arch File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 18
    Info (12023): Found entity 1: display File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 5
Info (12127): Elaborating entity "display" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at display.vhd(37): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 37
Warning (10492): VHDL Process Statement warning at display.vhd(54): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 54
Warning (10492): VHDL Process Statement warning at display.vhd(62): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 62
Warning (10492): VHDL Process Statement warning at display.vhd(63): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 63
Warning (10492): VHDL Process Statement warning at display.vhd(65): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 65
Warning (10492): VHDL Process Statement warning at display.vhd(66): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 66
Warning (10492): VHDL Process Statement warning at display.vhd(68): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 68
Warning (10492): VHDL Process Statement warning at display.vhd(69): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 69
Warning (10492): VHDL Process Statement warning at display.vhd(74): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 74
Warning (10492): VHDL Process Statement warning at display.vhd(82): signal "mc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 82
Warning (10492): VHDL Process Statement warning at display.vhd(83): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 83
Warning (10492): VHDL Process Statement warning at display.vhd(85): signal "mc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 85
Warning (10492): VHDL Process Statement warning at display.vhd(86): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 86
Warning (10492): VHDL Process Statement warning at display.vhd(88): signal "mc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 88
Warning (10492): VHDL Process Statement warning at display.vhd(89): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 89
Warning (10492): VHDL Process Statement warning at display.vhd(94): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 94
Warning (10492): VHDL Process Statement warning at display.vhd(102): signal "avg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 102
Warning (10492): VHDL Process Statement warning at display.vhd(108): signal "avg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 108
Warning (10492): VHDL Process Statement warning at display.vhd(114): signal "avg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 114
Warning (10492): VHDL Process Statement warning at display.vhd(123): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 123
Warning (10492): VHDL Process Statement warning at display.vhd(140): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 140
Warning (10492): VHDL Process Statement warning at display.vhd(142): signal "t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 142
Warning (10492): VHDL Process Statement warning at display.vhd(143): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 143
Warning (10492): VHDL Process Statement warning at display.vhd(145): signal "t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
Warning (10492): VHDL Process Statement warning at display.vhd(146): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 146
Warning (10492): VHDL Process Statement warning at display.vhd(148): signal "t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 148
Warning (10492): VHDL Process Statement warning at display.vhd(149): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 149
Warning (10492): VHDL Process Statement warning at display.vhd(151): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 151
Warning (10492): VHDL Process Statement warning at display.vhd(152): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 152
Warning (10492): VHDL Process Statement warning at display.vhd(154): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 154
Warning (10492): VHDL Process Statement warning at display.vhd(155): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 155
Warning (10492): VHDL Process Statement warning at display.vhd(157): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 157
Warning (10492): VHDL Process Statement warning at display.vhd(158): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 158
Warning (10492): VHDL Process Statement warning at display.vhd(163): signal "dtm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 163
Warning (10492): VHDL Process Statement warning at display.vhd(164): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 164
Warning (10492): VHDL Process Statement warning at display.vhd(166): signal "DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 166
Warning (10492): VHDL Process Statement warning at display.vhd(167): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 167
Warning (10492): VHDL Process Statement warning at display.vhd(169): signal "DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
Warning (10492): VHDL Process Statement warning at display.vhd(170): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 170
Warning (10492): VHDL Process Statement warning at display.vhd(172): signal "DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
Warning (10492): VHDL Process Statement warning at display.vhd(173): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 173
Warning (10492): VHDL Process Statement warning at display.vhd(175): signal "DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
Warning (10492): VHDL Process Statement warning at display.vhd(176): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 176
Warning (10492): VHDL Process Statement warning at display.vhd(178): signal "DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 178
Warning (10492): VHDL Process Statement warning at display.vhd(179): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 179
Warning (10492): VHDL Process Statement warning at display.vhd(186): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 186
Warning (10492): VHDL Process Statement warning at display.vhd(194): signal "M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 194
Warning (10492): VHDL Process Statement warning at display.vhd(195): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 195
Warning (10492): VHDL Process Statement warning at display.vhd(197): signal "M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 197
Warning (10492): VHDL Process Statement warning at display.vhd(198): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 198
Warning (10492): VHDL Process Statement warning at display.vhd(200): signal "M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 200
Warning (10492): VHDL Process Statement warning at display.vhd(201): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 201
Warning (10492): VHDL Process Statement warning at display.vhd(207): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 207
Warning (10631): VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable "n", which holds its previous value in one or more paths through the process File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Warning (10631): VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable "nn", which holds its previous value in one or more paths through the process File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[0]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[1]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[2]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[3]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[4]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[5]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[6]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[7]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[8]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[9]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[10]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[11]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[12]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[13]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[14]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "nn[15]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[0]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[1]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[2]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[3]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[4]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[5]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[6]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[7]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[8]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (10041): Inferred latch for "n[9]" at display.vhd(33) File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 151
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 148
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 142
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 200
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 157
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 157
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_ccm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_m9f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/intelFPGA_lite/22.1std/Display/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/intelFPGA_lite/22.1std/Display/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 151
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 151
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_sim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_s6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod8" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
Info (12133): Instantiated megafunction "lpm_divide:Mod8" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_ocm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_eaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div9" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
Info (12133): Instantiated megafunction "lpm_divide:Div9" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_2jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod7" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
Info (12133): Instantiated megafunction "lpm_divide:Mod7" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div8" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
Info (12133): Instantiated megafunction "lpm_divide:Div8" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 172
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod9" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 178
Info (12133): Instantiated megafunction "lpm_divide:Mod9" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 178
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 169
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_fkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 166
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: E:/intelFPGA_lite/22.1std/Display/db/lpm_divide_jkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: E:/intelFPGA_lite/22.1std/Display/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: E:/intelFPGA_lite/22.1std/Display/db/alt_u_div_aaf.tdf Line: 27
Warning (13012): Latch n[1] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[0] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[3] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[4] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[5] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[6] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[7] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[8] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[9] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch n[2] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[1]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[15] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[14] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[13] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[12] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[11] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[10] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[9] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[8] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[7] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[6] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[5] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[4] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[3] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[2] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[1] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Warning (13012): Latch nn[0] has unsafe behavior File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ds[5]~reg0 File: E:/intelFPGA_lite/22.1std/Display/display.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3724 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 62 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 3648 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Sun Nov 26 19:01:00 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:14


