<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32520 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32520 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32520</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">lpcn</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">lpwkst0</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">lpwkst1</a>;              </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">lpwken1</a>;              </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    __R  uint32_t rsv_0x14_0x2f[7];</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">lppwkst</a>;              </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    __R  uint32_t rsv_0x34_0x3f[3];</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">lpmemsd</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">gp0</a>;                  </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">gp1</a>;                  </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf8c2b11606fbb27db53a94550588c114">   98</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga983fffe86f6bf2507240984507b0eedf">   99</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">  100</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga55f2793d6f6d3eacd12a337112403264">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWKST               ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab9037c3f57d36953a518da17d47f29f6">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga14e99d4c86634a9609cb98d4940cf84c">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP0                   ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaa38ae45d494882073cf9218e44fb2af4">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP1                   ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga78a2bf77b32afd70e7e8dee37f47d976">  115</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET_EN_POS                0 </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaab08e7db6010f9c9b0cf2d4ba7e28f1f">  116</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET_EN                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_EN_POS)) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga05e1e00471027db33b1dbc421171c8fc">  118</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_LDO_DIS_POS                  16 </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga67fd8573143794dcd936d340c2aaeca5">  119</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_LDO_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_LDO_DIS_POS)) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae458581f0a2a38bbdf0d2aaef1060760">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMON_DIS_POS             20 </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad947da4c448e43c632ee9526c7978b7a">  122</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMON_DIS                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCOREMON_DIS_POS)) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga93e535cebff77410a249e306b12e08f9">  124</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMON_DIS_POS              22 </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7499a6e80a073a3c5657d150d6554393">  125</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMON_DIS                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDAMON_DIS_POS)) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#ga0e7f710a3af953160eca1aba45bd36b7">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_ST_POS                    0 </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#gafaf46731f0f81609a1e66786d99fb8a7">  137</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_ST                        ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_ST_POS)) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#gae3dddf4b272ff8029b3e616294572110">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_EN_POS                    0 </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#gaa1320738c85d4e4052d3af093a707e1d">  149</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_EN                        ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_EN_POS)) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#gaf211ac848e03cb0407b1ba22bf1289f1">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_ST_POS                    0 </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#ga40f6bbf916fd6dc76229ac8fb67eee4c">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_ST                        ((uint32_t)(0x7FFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST1_ST_POS)) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#gadb0541f980b8e5f63760825886f10c6d">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_EN_POS                    0 </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#ga2a91dbc4c0f4a83bec8538983a7212f1">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_EN                        ((uint32_t)(0x7FFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN1_EN_POS)) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#gaa614240e9c34c2d49a8f013f7c1d9a98">  183</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_BBMOD_POS                 16 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga61ae5ade765364bcf19206102e8a6a15">  184</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_BBMOD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_BBMOD_POS)) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga80d5ea305cb0ee34c28dce0ac115e92c">  186</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_RST_POS                   17 </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga7adc24623aacba230538367d9375cd53">  187</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_RST                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_RST_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga122c8b7d6cc4cd8afd01e35e14f37538">  189</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_SDMA1_POS                 18 </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga0f4dad3bf04e46245477d4ed9e4f4e7f">  190</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_SDMA1                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_SDMA1_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga3b457760b51397d25fe180d70f66f1dd">  200</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0_POS                  0 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf8cc6b0700deba095ece1a68ab246003">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM0_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gacb3feb84f123bada1e894cae02ab6f9e">  203</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1_POS                  1 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac66371873e71ddceac5e8f307beb6cc2">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM1_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga64ad797b77df8a01808e377f6a59987f">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2_POS                  2 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga30e0fadcd1eb47877007757d227b8fe3">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM2_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gab6fdf7a02607976705340377171f1563">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3_POS                  3 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gada1b3ae54f8beef07ec5969859bd6967">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM3_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gae27294c25c8a3baf640c2426f7d9a169">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM4_POS                  4 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gafb94c849950fde6ed566a6c2c480e30c">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM4                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM4_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gab960fa499eb74b83fccc2213e1955664">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHE_POS                7 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga079ea0771e029b2c7cad667ef23572bb">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHE_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga4f2460243b6836b29e2f5b230fb2940b">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIP_POS             8 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga82c946cb6225a2d483ef0e88fa00f554">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIP                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHEXIP_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga6f4514807b28a13229193dcf17b60e8f">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROM_POS                   12 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gadc8704f20b21a4780ea81d8a1f65e245">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROM                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ROM_POS)) </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_aaa427340367c41c7ebfe1256fa3acdd8"><div class="ttname"><a href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">mxc_pwrseq_regs_t::gp1</a></div><div class="ttdeci">__IO uint32_t gp1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a5f63f9fd8fbf27b12bb557d118c99826"><div class="ttname"><a href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">mxc_pwrseq_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:87</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aacc89f3a8f77abefd83b5c1d2f785153"><div class="ttname"><a href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">mxc_pwrseq_regs_t::lppwkst</a></div><div class="ttdeci">__IO uint32_t lppwkst</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:83</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af424cdcc2f16dc202d60854373e9c114"><div class="ttname"><a href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:80</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af888e712772d38e0435de7296365e579"><div class="ttname"><a href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a9c0479fb0841c945e045251f39489958"><div class="ttname"><a href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae172155029f5978c0e1ac48d015b233a"><div class="ttname"><a href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:85</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aa98efb241bc464987d610087c2f162cf"><div class="ttname"><a href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_36289053de817412f4827d5b9e323d6d.html">MAX32520</a></li><li class="navelem"><a class="el" href="dir_a4a036bf7cd2cfc1453551f78106c2c8.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:13 for MAX32520 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
