Fitter report for CPU_RISC_ComputerArchitectureSharif
Fri Feb 05 10:46:44 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb 05 10:46:44 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU_RISC_ComputerArchitectureSharif             ;
; Top-level Entity Name              ; CPU_RISC_ComputerArchitectureSharif             ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX22CF19C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 101 / 21,280 ( < 1 % )                          ;
;     Total combinational functions  ; 96 / 21,280 ( < 1 % )                           ;
;     Dedicated logic registers      ; 8 / 21,280 ( < 1 % )                            ;
; Total registers                    ; 8                                               ;
; Total pins                         ; 98 / 167 ( 59 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288 / 774,144 ( 68 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                                  ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; data_out[31] ; Incomplete set of assignments ;
; data_out[30] ; Incomplete set of assignments ;
; data_out[29] ; Incomplete set of assignments ;
; data_out[28] ; Incomplete set of assignments ;
; data_out[27] ; Incomplete set of assignments ;
; data_out[26] ; Incomplete set of assignments ;
; data_out[25] ; Incomplete set of assignments ;
; data_out[24] ; Incomplete set of assignments ;
; data_out[23] ; Incomplete set of assignments ;
; data_out[22] ; Incomplete set of assignments ;
; data_out[21] ; Incomplete set of assignments ;
; data_out[20] ; Incomplete set of assignments ;
; data_out[19] ; Incomplete set of assignments ;
; data_out[18] ; Incomplete set of assignments ;
; data_out[17] ; Incomplete set of assignments ;
; data_out[16] ; Incomplete set of assignments ;
; data_out[15] ; Incomplete set of assignments ;
; data_out[14] ; Incomplete set of assignments ;
; data_out[13] ; Incomplete set of assignments ;
; data_out[12] ; Incomplete set of assignments ;
; data_out[11] ; Incomplete set of assignments ;
; data_out[10] ; Incomplete set of assignments ;
; data_out[9]  ; Incomplete set of assignments ;
; data_out[8]  ; Incomplete set of assignments ;
; data_out[7]  ; Incomplete set of assignments ;
; data_out[6]  ; Incomplete set of assignments ;
; data_out[5]  ; Incomplete set of assignments ;
; data_out[4]  ; Incomplete set of assignments ;
; data_out[3]  ; Incomplete set of assignments ;
; data_out[2]  ; Incomplete set of assignments ;
; data_out[1]  ; Incomplete set of assignments ;
; data_out[0]  ; Incomplete set of assignments ;
; address[31]  ; Incomplete set of assignments ;
; address[30]  ; Incomplete set of assignments ;
; address[29]  ; Incomplete set of assignments ;
; address[28]  ; Incomplete set of assignments ;
; address[27]  ; Incomplete set of assignments ;
; address[26]  ; Incomplete set of assignments ;
; address[25]  ; Incomplete set of assignments ;
; address[24]  ; Incomplete set of assignments ;
; address[23]  ; Incomplete set of assignments ;
; address[22]  ; Incomplete set of assignments ;
; address[21]  ; Incomplete set of assignments ;
; address[20]  ; Incomplete set of assignments ;
; address[19]  ; Incomplete set of assignments ;
; address[18]  ; Incomplete set of assignments ;
; address[17]  ; Incomplete set of assignments ;
; address[16]  ; Incomplete set of assignments ;
; address[15]  ; Incomplete set of assignments ;
; R/WN         ; Incomplete set of assignments ;
; clock        ; Incomplete set of assignments ;
; data_in[31]  ; Incomplete set of assignments ;
; address[2]   ; Incomplete set of assignments ;
; address[3]   ; Incomplete set of assignments ;
; address[4]   ; Incomplete set of assignments ;
; address[5]   ; Incomplete set of assignments ;
; address[6]   ; Incomplete set of assignments ;
; address[7]   ; Incomplete set of assignments ;
; address[8]   ; Incomplete set of assignments ;
; address[9]   ; Incomplete set of assignments ;
; address[10]  ; Incomplete set of assignments ;
; address[11]  ; Incomplete set of assignments ;
; address[12]  ; Incomplete set of assignments ;
; address[13]  ; Incomplete set of assignments ;
; address[14]  ; Incomplete set of assignments ;
; data_in[30]  ; Incomplete set of assignments ;
; data_in[29]  ; Incomplete set of assignments ;
; data_in[28]  ; Incomplete set of assignments ;
; data_in[27]  ; Incomplete set of assignments ;
; data_in[26]  ; Incomplete set of assignments ;
; data_in[25]  ; Incomplete set of assignments ;
; data_in[24]  ; Incomplete set of assignments ;
; address[1]   ; Incomplete set of assignments ;
; address[0]   ; Incomplete set of assignments ;
; data_in[23]  ; Incomplete set of assignments ;
; data_in[22]  ; Incomplete set of assignments ;
; data_in[21]  ; Incomplete set of assignments ;
; data_in[20]  ; Incomplete set of assignments ;
; data_in[19]  ; Incomplete set of assignments ;
; data_in[18]  ; Incomplete set of assignments ;
; data_in[17]  ; Incomplete set of assignments ;
; data_in[16]  ; Incomplete set of assignments ;
; data_in[15]  ; Incomplete set of assignments ;
; data_in[14]  ; Incomplete set of assignments ;
; data_in[13]  ; Incomplete set of assignments ;
; data_in[12]  ; Incomplete set of assignments ;
; data_in[11]  ; Incomplete set of assignments ;
; data_in[10]  ; Incomplete set of assignments ;
; data_in[9]   ; Incomplete set of assignments ;
; data_in[8]   ; Incomplete set of assignments ;
; data_in[7]   ; Incomplete set of assignments ;
; data_in[6]   ; Incomplete set of assignments ;
; data_in[5]   ; Incomplete set of assignments ;
; data_in[4]   ; Incomplete set of assignments ;
; data_in[3]   ; Incomplete set of assignments ;
; data_in[2]   ; Incomplete set of assignments ;
; data_in[1]   ; Incomplete set of assignments ;
; data_in[0]   ; Incomplete set of assignments ;
+--------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 376 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 376 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 366     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/Projects/CPU_RISC_ComputerArchitecture/output_files/CPU_RISC_ComputerArchitectureSharif.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 101 / 21,280 ( < 1 % )     ;
;     -- Combinational with no register       ; 93                         ;
;     -- Register only                        ; 5                          ;
;     -- Combinational with a register        ; 3                          ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 30                         ;
;     -- 3 input functions                    ; 46                         ;
;     -- <=2 input functions                  ; 20                         ;
;     -- Register only                        ; 5                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 83                         ;
;     -- arithmetic mode                      ; 13                         ;
;                                             ;                            ;
; Total registers*                            ; 8 / 22,031 ( < 1 % )       ;
;     -- Dedicated logic registers            ; 8 / 21,280 ( < 1 % )       ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 26 / 1,330 ( 2 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 98 / 167 ( 59 % )          ;
;     -- Clock pins                           ; 4 / 6 ( 67 % )             ;
;     -- Dedicated input pins                 ; 0 / 16 ( 0 % )             ;
;                                             ;                            ;
; Global signals                              ; 1                          ;
; M9Ks                                        ; 64 / 84 ( 76 % )           ;
; Total block memory bits                     ; 524,288 / 774,144 ( 68 % ) ;
; Total block memory implementation bits      ; 589,824 / 774,144 ( 76 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )              ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%               ;
; Peak interconnect usage (total/H/V)         ; 4% / 3% / 4%               ;
; Maximum fan-out                             ; 76                         ;
; Highest non-global fan-out                  ; 76                         ;
; Total fan-out                               ; 1610                       ;
; Average fan-out                             ; 4.24                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 101 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 93                    ; 0                              ;
;     -- Register only                        ; 5                     ; 0                              ;
;     -- Combinational with a register        ; 3                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 30                    ; 0                              ;
;     -- 3 input functions                    ; 46                    ; 0                              ;
;     -- <=2 input functions                  ; 20                    ; 0                              ;
;     -- Register only                        ; 5                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 83                    ; 0                              ;
;     -- arithmetic mode                      ; 13                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 8                     ; 0                              ;
;     -- Dedicated logic registers            ; 8 / 21280 ( < 1 % )   ; 0 / 21280 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 26 / 1330 ( 2 % )     ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 98                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 524288                ; 0                              ;
; Total RAM block bits                        ; 589824                ; 0                              ;
; M9K                                         ; 64 / 84 ( 76 % )      ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 1605                  ; 5                              ;
;     -- Registered Connections               ; 100                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 66                    ; 0                              ;
;     -- Output Ports                         ; 32                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; R/WN        ; B7    ; 8        ; 12           ; 41           ; 7            ; 76                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[0]  ; E10   ; 7        ; 29           ; 41           ; 7            ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[10] ; D12   ; 7        ; 31           ; 41           ; 7            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[11] ; D11   ; 7        ; 31           ; 41           ; 0            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[12] ; C13   ; 7        ; 36           ; 41           ; 7            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[13] ; A16   ; 7        ; 38           ; 41           ; 0            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[14] ; A13   ; 7        ; 31           ; 41           ; 14           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[15] ; A14   ; 7        ; 34           ; 41           ; 0            ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[16] ; V8    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[17] ; V9    ; 3        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[18] ; U9    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[19] ; R10   ; 3        ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[1]  ; D14   ; 7        ; 43           ; 41           ; 7            ; 44                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[20] ; V5    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[21] ; P15   ; 4        ; 50           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[22] ; B18   ; 7        ; 50           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[23] ; C18   ; 7        ; 50           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[24] ; U13   ; 4        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[25] ; T13   ; 4        ; 41           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[26] ; V12   ; 4        ; 27           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[27] ; V11   ; 4        ; 27           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[28] ; N15   ; 5        ; 52           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[29] ; U7    ; 3        ; 12           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[2]  ; E12   ; 7        ; 41           ; 41           ; 21           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[30] ; J18   ; 6        ; 52           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[31] ; H18   ; 6        ; 52           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[3]  ; C15   ; 7        ; 41           ; 41           ; 7            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[4]  ; A15   ; 7        ; 34           ; 41           ; 7            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[5]  ; C12   ; 7        ; 36           ; 41           ; 0            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[6]  ; B16   ; 7        ; 38           ; 41           ; 7            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[7]  ; B15   ; 7        ; 41           ; 41           ; 0            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[8]  ; B13   ; 7        ; 31           ; 41           ; 21           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; address[9]  ; D13   ; 7        ; 41           ; 41           ; 14           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; clock       ; M10   ; 3A       ; 27           ; 0            ; 14           ; 72                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[0]  ; B6    ; 8        ; 7            ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[10] ; M17   ; 5        ; 52           ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[11] ; R11   ; 4        ; 31           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[12] ; T12   ; 4        ; 31           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[13] ; T18   ; 5        ; 52           ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[14] ; V14   ; 4        ; 34           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[15] ; L15   ; 5        ; 52           ; 13           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[16] ; G15   ; 6        ; 52           ; 28           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[17] ; L18   ; 5        ; 52           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[18] ; N17   ; 5        ; 52           ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[19] ; K15   ; 5        ; 52           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[1]  ; C6    ; 8        ; 7            ; 41           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[20] ; G17   ; 6        ; 52           ; 27           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[21] ; K16   ; 5        ; 52           ; 18           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[22] ; N18   ; 5        ; 52           ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[23] ; U12   ; 4        ; 31           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[24] ; B10   ; 8        ; 21           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[25] ; D10   ; 7        ; 29           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[26] ; D16   ; 7        ; 46           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[27] ; E15   ; 6        ; 52           ; 32           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[28] ; C14   ; 7        ; 43           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[29] ; A10   ; 8        ; 23           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[2]  ; D6    ; 8        ; 7            ; 41           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[30] ; B9    ; 8        ; 21           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[31] ; D15   ; 7        ; 46           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[3]  ; C10   ; 8        ; 25           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[4]  ; D9    ; 8        ; 18           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[5]  ; D7    ; 8        ; 10           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[6]  ; B12   ; 7        ; 27           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[7]  ; A12   ; 7        ; 27           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[8]  ; L16   ; 5        ; 52           ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_in[9]  ; V13   ; 4        ; 29           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; data_out[0]  ; N7    ; 3        ; 10           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[10] ; R17   ; 5        ; 52           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[11] ; R18   ; 5        ; 52           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[12] ; T11   ; 4        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[13] ; P13   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[14] ; R13   ; 4        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[15] ; P18   ; 5        ; 52           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[16] ; F17   ; 6        ; 52           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[17] ; M18   ; 5        ; 52           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[18] ; J17   ; 6        ; 52           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[19] ; J16   ; 6        ; 52           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1]  ; A7    ; 8        ; 12           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[20] ; H16   ; 6        ; 52           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[21] ; G18   ; 6        ; 52           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[22] ; M16   ; 5        ; 52           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[23] ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[24] ; C16   ; 7        ; 48           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[25] ; A17   ; 7        ; 46           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[26] ; A18   ; 7        ; 46           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[27] ; F16   ; 6        ; 52           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[28] ; E16   ; 6        ; 52           ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[29] ; C11   ; 8        ; 25           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2]  ; M7    ; 3        ; 10           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[30] ; F15   ; 6        ; 52           ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[31] ; C17   ; 7        ; 48           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3]  ; A11   ; 8        ; 23           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4]  ; A8    ; 8        ; 16           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5]  ; T7    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6]  ; C7    ; 8        ; 10           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7]  ; G16   ; 6        ; 52           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[8]  ; R12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[9]  ; P12   ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                            ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; P4       ; MSEL2                 ; -                        ; -                ; Dedicated Programming Pin ;
; R5       ; MSEL1                 ; -                        ; -                ; Dedicated Programming Pin ;
; T5       ; MSEL0                 ; -                        ; -                ; Dedicated Programming Pin ;
; U4       ; CONF_DONE             ; -                        ; -                ; Dedicated Programming Pin ;
; V4       ; nSTATUS               ; -                        ; -                ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; V5       ; DIFFIO_B3p, INIT_DONE ; Use as regular IO        ; address[20]      ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE    ; Use as regular IO        ; data_out[21]     ; Dual Purpose Pin          ;
; A4       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B4       ; ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; D5       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; C4       ; nCONFIG               ; -                        ; -                ; Dedicated Programming Pin ;
; D3       ; nCE                   ; -                        ; -                ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+----------+-------------------+---------------+--------------+------------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )    ; --            ; --           ; --               ;
; 3        ; 10 / 26 ( 38 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 1 / 2 ( 50 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 16 / 28 ( 57 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 15 / 20 ( 75 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 14 / 18 ( 78 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 28 / 28 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )     ; --            ; --           ; 2.5V             ;
; 8        ; 15 / 23 ( 65 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )   ; 2.5V          ; --           ; --               ;
+----------+-------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; data_out[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 153        ; 8        ; data_out[4]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 154        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 147        ; 8        ; data_in[29]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; data_out[3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 141        ; 7        ; data_in[7]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 137        ; 7        ; address[14]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; address[15]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; address[4]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; address[13]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; data_out[25]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; data_out[26]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; data_in[0]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 158        ; 8        ; R/WN                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; data_in[30]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; data_in[24]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; data_in[6]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 138        ; 7        ; address[8]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; address[7]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; address[6]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; address[22]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; data_in[1]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 159        ; 8        ; data_out[6]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 156        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 151        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 145        ; 8        ; data_in[3]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; data_out[29]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; address[5]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; address[12]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; data_in[28]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; address[3]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; data_out[24]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; data_out[31]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; address[23]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; data_in[2]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 160        ; 8        ; data_in[5]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; data_in[4]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 139        ; 7        ; data_in[25]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; address[11]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; address[10]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; address[9]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; address[1]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; data_in[31]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; data_in[26]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D18      ; 109        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; address[0]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; address[2]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; data_in[27]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; data_out[28]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; data_out[30]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; data_out[27]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F17      ; 102        ; 6        ; data_out[16]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; data_in[16]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; data_out[7]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; data_in[20]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; data_out[21]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; data_out[20]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; address[31]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; data_out[19]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; data_out[18]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; address[30]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; data_in[19]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; data_in[21]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; data_in[15]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 85         ; 5        ; data_in[8]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; data_in[17]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; data_out[2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M10      ; 48         ; 3A       ; clock                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; data_out[22]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; data_in[10]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; data_out[17]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; data_out[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; address[28]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; data_in[18]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; data_in[22]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; data_out[9]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 62         ; 4        ; data_out[13]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; address[21]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; data_out[15]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; address[19]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; data_in[11]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; data_out[8]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 60         ; 4        ; data_out[14]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; data_out[10]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 84         ; 5        ; data_out[11]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; data_out[5]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 54         ; 4        ; data_out[12]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; data_in[12]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; address[25]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; data_in[13]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; address[29]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; address[18]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; data_in[23]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; address[24]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; address[20]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; address[16]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 41         ; 3        ; address[17]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 49         ; 4        ; address[27]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 50         ; 4        ; address[26]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 52         ; 4        ; data_in[9]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; data_in[14]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; data_out[23]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU_RISC_ComputerArchitectureSharif         ; 101 (0)     ; 8 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0         ; 98   ; 0            ; 93 (0)       ; 5 (0)             ; 3 (0)            ; |CPU_RISC_ComputerArchitectureSharif                                                                                                                ; work         ;
;    |memory:inst|                             ; 101 (0)     ; 8 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 93 (0)       ; 5 (0)             ; 3 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst                                                                                                    ; work         ;
;       |MainMemory:inst1|                     ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst1                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst1|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_l4f1:auto_generated| ; 12 (2)      ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (2)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated                    ; work         ;
;                |decode_d0b:decode3|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3 ; work         ;
;                |mux_tqb:mux2|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2       ; work         ;
;       |MainMemory:inst2|                     ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst2                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst2|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_l4f1:auto_generated| ; 12 (2)      ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (1)             ; 1 (1)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated                    ; work         ;
;                |decode_d0b:decode3|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3 ; work         ;
;                |mux_tqb:mux2|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2       ; work         ;
;       |MainMemory:inst3|                     ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst3                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst3|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_l4f1:auto_generated| ; 12 (2)      ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (2)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated                    ; work         ;
;                |decode_d0b:decode3|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3 ; work         ;
;                |mux_tqb:mux2|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2       ; work         ;
;       |MainMemory:inst4|                     ; 11 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 2 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst4                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 11 (0)      ; 2 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 2 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst4|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_l4f1:auto_generated| ; 11 (2)      ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 2 (1)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated                    ; work         ;
;                |decode_d0b:decode3|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3 ; work         ;
;                |mux_tqb:mux2|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2       ; work         ;
;       |busmux:mux10|                         ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux10                                                                                       ; work         ;
;          |lpm_mux:$00000|                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux10|lpm_mux:$00000                                                                        ; work         ;
;             |mux_l0d:auto_generated|         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated                                                 ; work         ;
;       |busmux:mux11|                         ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux11                                                                                       ; work         ;
;          |lpm_mux:$00000|                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux11|lpm_mux:$00000                                                                        ; work         ;
;             |mux_l0d:auto_generated|         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated                                                 ; work         ;
;       |busmux:mux9|                          ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux9                                                                                        ; work         ;
;          |lpm_mux:$00000|                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux9|lpm_mux:$00000                                                                         ; work         ;
;             |mux_l0d:auto_generated|         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated                                                  ; work         ;
;       |lpm_add_sub0:inst6|                   ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|lpm_add_sub0:inst6                                                                                 ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component                                               ; work         ;
;             |add_sub_p1i:auto_generated|     ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |CPU_RISC_ComputerArchitectureSharif|memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated                    ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; data_out[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address[31]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[30]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[29]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[28]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[27]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[26]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[25]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[24]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[23]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[22]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[21]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[20]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[19]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[18]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[17]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[16]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; address[15]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; R/WN         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; clock        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_in[31]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address[2]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address[3]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[4]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[5]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[6]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[7]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[8]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address[9]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[10]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[11]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[12]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[13]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[14]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[30]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[29]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[28]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[27]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[26]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[25]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; data_in[24]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; address[1]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; address[0]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[23]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[22]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[21]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[20]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[19]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[18]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[17]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[16]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[14]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[13]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[12]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[11]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; data_in[10]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[9]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[7]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_in[6]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_in[5]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[4]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; data_in[3]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; data_in[2]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; data_in[1]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; data_in[0]   ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; address[31]                                                                                                                      ;                   ;         ;
; address[30]                                                                                                                      ;                   ;         ;
; address[29]                                                                                                                      ;                   ;         ;
; address[28]                                                                                                                      ;                   ;         ;
; address[27]                                                                                                                      ;                   ;         ;
; address[26]                                                                                                                      ;                   ;         ;
; address[25]                                                                                                                      ;                   ;         ;
; address[24]                                                                                                                      ;                   ;         ;
; address[23]                                                                                                                      ;                   ;         ;
; address[22]                                                                                                                      ;                   ;         ;
; address[21]                                                                                                                      ;                   ;         ;
; address[20]                                                                                                                      ;                   ;         ;
; address[19]                                                                                                                      ;                   ;         ;
; address[18]                                                                                                                      ;                   ;         ;
; address[17]                                                                                                                      ;                   ;         ;
; address[16]                                                                                                                      ;                   ;         ;
; address[15]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[13]~26                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                           ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]~feeder       ; 0                 ; 6       ;
; R/WN                                                                                                                             ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 0                 ; 6       ;
; clock                                                                                                                            ;                   ;         ;
; data_in[31]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1                 ; 6       ;
; address[2]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[0]~0                   ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 1                 ; 6       ;
; address[3]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[1]~2                   ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 0                 ; 6       ;
; address[4]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[2]~4                   ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 0                 ; 6       ;
; address[5]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[3]~6                   ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 0                 ; 6       ;
; address[6]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[4]~8                   ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 0                 ; 6       ;
; address[7]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[5]~10                  ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 0                 ; 6       ;
; address[8]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[6]~12                  ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 1                 ; 6       ;
; address[9]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[7]~14                  ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 0                 ; 6       ;
; address[10]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[8]~16                  ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 0                 ; 6       ;
; address[11]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[9]~18                  ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 0                 ; 6       ;
; address[12]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[10]~20                 ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 0                 ; 6       ;
; address[13]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[11]~22                 ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 0                 ; 6       ;
; address[14]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
;      - memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[12]~24                 ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 0                 ; 6       ;
; data_in[30]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
; data_in[29]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
; data_in[28]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
; data_in[27]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
; data_in[26]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
; data_in[25]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1                 ; 6       ;
; data_in[24]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 0                 ; 6       ;
; address[1]                                                                                                                       ;                   ;         ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                            ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                          ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 1                 ; 6       ;
;      - memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 1                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 1                 ; 6       ;
; address[0]                                                                                                                       ;                   ;         ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                            ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 0                 ; 6       ;
;      - memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 0                 ; 6       ;
; data_in[23]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
; data_in[22]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1                 ; 6       ;
; data_in[21]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
; data_in[20]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
; data_in[19]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 0                 ; 6       ;
; data_in[18]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 0                 ; 6       ;
; data_in[17]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
; data_in[16]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1                 ; 6       ;
; data_in[15]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 0                 ; 6       ;
; data_in[14]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 0                 ; 6       ;
; data_in[13]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1                 ; 6       ;
; data_in[12]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 0                 ; 6       ;
; data_in[11]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1                 ; 6       ;
; data_in[10]                                                                                                                      ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1                 ; 6       ;
; data_in[9]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
; data_in[8]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1                 ; 6       ;
; data_in[7]                                                                                                                       ;                   ;         ;
; data_in[6]                                                                                                                       ;                   ;         ;
; data_in[5]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 0                 ; 6       ;
; data_in[4]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1                 ; 6       ;
; data_in[3]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1                 ; 6       ;
; data_in[2]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1                 ; 6       ;
; data_in[1]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 0                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 0                 ; 6       ;
; data_in[0]                                                                                                                       ;                   ;         ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1                 ; 6       ;
;      - memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                      ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; R/WN                                                                                                                      ; PIN_B7             ; 76      ; Clock enable, Read enable ; no     ; --                   ; --               ; --                        ;
; address[15]                                                                                                               ; PIN_A14            ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                     ; PIN_M10            ; 72      ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; LCCOMB_X39_Y32_N24 ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; LCCOMB_X39_Y32_N16 ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; LCCOMB_X34_Y27_N4  ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; LCCOMB_X34_Y27_N16 ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; LCCOMB_X39_Y32_N20 ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; LCCOMB_X39_Y32_N26 ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; LCCOMB_X34_Y27_N0  ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; LCCOMB_X14_Y30_N8  ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; LCCOMB_X39_Y32_N2  ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; LCCOMB_X34_Y27_N22 ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                           ; LCCOMB_X34_Y27_N2  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock ; PIN_M10  ; 72      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; R/WN~input                                                                                                                ; 76      ;
; address[1]~input                                                                                                          ; 44      ;
; address[0]~input                                                                                                          ; 28      ;
; address[15]~input                                                                                                         ; 25      ;
; address[14]~input                                                                                                         ; 20      ;
; address[13]~input                                                                                                         ; 20      ;
; address[12]~input                                                                                                         ; 20      ;
; address[11]~input                                                                                                         ; 20      ;
; address[10]~input                                                                                                         ; 20      ;
; address[9]~input                                                                                                          ; 20      ;
; address[8]~input                                                                                                          ; 20      ;
; address[7]~input                                                                                                          ; 20      ;
; address[6]~input                                                                                                          ; 20      ;
; address[5]~input                                                                                                          ; 20      ;
; address[4]~input                                                                                                          ; 20      ;
; address[3]~input                                                                                                          ; 20      ;
; address[2]~input                                                                                                          ; 20      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 19      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                           ; 19      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[13]~0                                          ; 17      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 16      ;
; memory:inst|busmux:mux11|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                         ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                         ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                         ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                          ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                           ; 16      ;
; memory:inst|busmux:mux10|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                           ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[12]~13                                          ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[11]~12                                          ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[10]~11                                          ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[9]~10                                           ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[8]~9                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[7]~8                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[6]~7                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[5]~6                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[4]~5                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[3]~4                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[2]~3                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[1]~2                                            ; 16      ;
; memory:inst|busmux:mux9|lpm_mux:$00000|mux_l0d:auto_generated|result_node[0]~1                                            ; 16      ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 8       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 8       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 8       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 8       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 8       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 8       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[0] ; 8       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|decode_d0b:decode3|eq_node[1] ; 8       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]          ; 8       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]          ; 8       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]          ; 8       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]          ; 8       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[13]~26                 ; 5       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[12]~24                 ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[11]~22                 ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[10]~20                 ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[9]~18                  ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[8]~16                  ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[7]~14                  ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[6]~12                  ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[5]~10                  ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[4]~8                   ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[3]~6                   ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[2]~4                   ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[1]~2                   ; 3       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[0]~0                   ; 3       ;
; data_in[0]~input                                                                                                          ; 2       ;
; data_in[1]~input                                                                                                          ; 2       ;
; data_in[2]~input                                                                                                          ; 2       ;
; data_in[3]~input                                                                                                          ; 2       ;
; data_in[4]~input                                                                                                          ; 2       ;
; data_in[5]~input                                                                                                          ; 2       ;
; data_in[6]~input                                                                                                          ; 2       ;
; data_in[7]~input                                                                                                          ; 2       ;
; data_in[8]~input                                                                                                          ; 2       ;
; data_in[9]~input                                                                                                          ; 2       ;
; data_in[10]~input                                                                                                         ; 2       ;
; data_in[11]~input                                                                                                         ; 2       ;
; data_in[12]~input                                                                                                         ; 2       ;
; data_in[13]~input                                                                                                         ; 2       ;
; data_in[14]~input                                                                                                         ; 2       ;
; data_in[15]~input                                                                                                         ; 2       ;
; data_in[16]~input                                                                                                         ; 2       ;
; data_in[17]~input                                                                                                         ; 2       ;
; data_in[18]~input                                                                                                         ; 2       ;
; data_in[19]~input                                                                                                         ; 2       ;
; data_in[20]~input                                                                                                         ; 2       ;
; data_in[21]~input                                                                                                         ; 2       ;
; data_in[22]~input                                                                                                         ; 2       ;
; data_in[23]~input                                                                                                         ; 2       ;
; data_in[24]~input                                                                                                         ; 2       ;
; data_in[25]~input                                                                                                         ; 2       ;
; data_in[26]~input                                                                                                         ; 2       ;
; data_in[27]~input                                                                                                         ; 2       ;
; data_in[28]~input                                                                                                         ; 2       ;
; data_in[29]~input                                                                                                         ; 2       ;
; data_in[30]~input                                                                                                         ; 2       ;
; data_in[31]~input                                                                                                         ; 2       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]              ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[0]~7 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[1]~6 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[2]~5 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[3]~4 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[4]~3 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[5]~2 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[6]~1 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[7]~0 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[0]~7 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[1]~6 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[2]~5 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[3]~4 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[4]~3 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[5]~2 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[6]~1 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[7]~0 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[0]~7 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[1]~6 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[2]~5 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[3]~4 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[4]~3 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[5]~2 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[6]~1 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[7]~0 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[0]~7 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[1]~6 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[2]~5 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[3]~4 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[4]~3 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[5]~2 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[6]~1 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|mux_tqb:mux2|result_node[7]~0 ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[12]~25                 ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[11]~23                 ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[10]~21                 ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[9]~19                  ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[8]~17                  ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[7]~15                  ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[6]~13                  ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[5]~11                  ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[4]~9                   ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[3]~7                   ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[2]~5                   ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[1]~3                   ; 1       ;
; memory:inst|lpm_add_sub0:inst6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_p1i:auto_generated|result[0]~1                   ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1       ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1       ;
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1       ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                 ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                  ; 1       ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                 ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                   ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X33_Y17_N0, M9K_X40_Y16_N0, M9K_X33_Y10_N0, M9K_X33_Y11_N0, M9K_X40_Y10_N0, M9K_X40_Y11_N0, M9K_X33_Y19_N0, M9K_X33_Y16_N0, M9K_X33_Y12_N0, M9K_X33_Y13_N0, M9K_X40_Y14_N0, M9K_X40_Y15_N0, M9K_X33_Y15_N0, M9K_X33_Y14_N0, M9K_X40_Y13_N0, M9K_X40_Y12_N0 ; Don't care           ; Old data        ; Old data        ;
; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X33_Y24_N0, M9K_X33_Y25_N0, M9K_X40_Y20_N0, M9K_X40_Y19_N0, M9K_X40_Y22_N0, M9K_X33_Y22_N0, M9K_X33_Y27_N0, M9K_X40_Y27_N0, M9K_X33_Y21_N0, M9K_X33_Y20_N0, M9K_X40_Y24_N0, M9K_X40_Y23_N0, M9K_X40_Y21_N0, M9K_X33_Y23_N0, M9K_X40_Y26_N0, M9K_X40_Y25_N0 ; Don't care           ; Old data        ; Old data        ;
; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X40_Y36_N0, M9K_X40_Y39_N0, M9K_X33_Y36_N0, M9K_X33_Y35_N0, M9K_X33_Y34_N0, M9K_X33_Y33_N0, M9K_X40_Y30_N0, M9K_X40_Y32_N0, M9K_X40_Y31_N0, M9K_X40_Y35_N0, M9K_X40_Y37_N0, M9K_X40_Y38_N0, M9K_X33_Y37_N0, M9K_X33_Y38_N0, M9K_X40_Y34_N0, M9K_X40_Y33_N0 ; Don't care           ; Old data        ; Old data        ;
; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X33_Y28_N0, M9K_X33_Y26_N0, M9K_X9_Y27_N0, M9K_X9_Y25_N0, M9K_X9_Y26_N0, M9K_X9_Y24_N0, M9K_X33_Y30_N0, M9K_X33_Y29_N0, M9K_X33_Y32_N0, M9K_X33_Y31_N0, M9K_X9_Y32_N0, M9K_X9_Y31_N0, M9K_X9_Y28_N0, M9K_X9_Y29_N0, M9K_X9_Y33_N0, M9K_X9_Y30_N0           ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 1,262 / 88,936 ( 1 % ) ;
; C16 interconnects                 ; 90 / 2,912 ( 3 % )     ;
; C4 interconnects                  ; 607 / 54,912 ( 1 % )   ;
; Direct links                      ; 12 / 88,936 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 1 / 20 ( 5 % )         ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 6 / 29,440 ( < 1 % )   ;
; R24 interconnects                 ; 59 / 3,040 ( 2 % )     ;
; R4 interconnects                  ; 665 / 76,160 ( < 1 % ) ;
+-----------------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 3.88) ; Number of LABs  (Total = 26) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 16                           ;
; 2                                          ; 2                            ;
; 3                                          ; 1                            ;
; 4                                          ; 2                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 1                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 1                            ;
; 15                                         ; 2                            ;
; 16                                         ; 1                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.12) ; Number of LABs  (Total = 26) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 2                            ;
; 1 Clock enable                     ; 1                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 4.19) ; Number of LABs  (Total = 26) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 16                           ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 3.85) ; Number of LABs  (Total = 26) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 16                           ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 0                            ;
; 6                                               ; 0                            ;
; 7                                               ; 0                            ;
; 8                                               ; 1                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 2                            ;
; 16                                              ; 0                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 5.42) ; Number of LABs  (Total = 26) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 15                           ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 98        ; 0            ; 0            ; 98        ; 98        ; 0            ; 32           ; 0            ; 0            ; 66           ; 0            ; 32           ; 66           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 98        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 98           ; 98           ; 98           ; 98           ; 98           ; 0         ; 98           ; 98           ; 0         ; 0         ; 98           ; 66           ; 98           ; 98           ; 32           ; 98           ; 66           ; 32           ; 98           ; 98           ; 98           ; 66           ; 98           ; 98           ; 98           ; 98           ; 98           ; 0         ; 98           ; 98           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; data_out[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R/WN               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX22CF19C6 for design CPU_RISC_ComputerArchitectureSharif
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 98 pins of 98 total pins
    Info (169086): Pin data_out[31] not assigned to an exact location on the device
    Info (169086): Pin data_out[30] not assigned to an exact location on the device
    Info (169086): Pin data_out[29] not assigned to an exact location on the device
    Info (169086): Pin data_out[28] not assigned to an exact location on the device
    Info (169086): Pin data_out[27] not assigned to an exact location on the device
    Info (169086): Pin data_out[26] not assigned to an exact location on the device
    Info (169086): Pin data_out[25] not assigned to an exact location on the device
    Info (169086): Pin data_out[24] not assigned to an exact location on the device
    Info (169086): Pin data_out[23] not assigned to an exact location on the device
    Info (169086): Pin data_out[22] not assigned to an exact location on the device
    Info (169086): Pin data_out[21] not assigned to an exact location on the device
    Info (169086): Pin data_out[20] not assigned to an exact location on the device
    Info (169086): Pin data_out[19] not assigned to an exact location on the device
    Info (169086): Pin data_out[18] not assigned to an exact location on the device
    Info (169086): Pin data_out[17] not assigned to an exact location on the device
    Info (169086): Pin data_out[16] not assigned to an exact location on the device
    Info (169086): Pin data_out[15] not assigned to an exact location on the device
    Info (169086): Pin data_out[14] not assigned to an exact location on the device
    Info (169086): Pin data_out[13] not assigned to an exact location on the device
    Info (169086): Pin data_out[12] not assigned to an exact location on the device
    Info (169086): Pin data_out[11] not assigned to an exact location on the device
    Info (169086): Pin data_out[10] not assigned to an exact location on the device
    Info (169086): Pin data_out[9] not assigned to an exact location on the device
    Info (169086): Pin data_out[8] not assigned to an exact location on the device
    Info (169086): Pin data_out[7] not assigned to an exact location on the device
    Info (169086): Pin data_out[6] not assigned to an exact location on the device
    Info (169086): Pin data_out[5] not assigned to an exact location on the device
    Info (169086): Pin data_out[4] not assigned to an exact location on the device
    Info (169086): Pin data_out[3] not assigned to an exact location on the device
    Info (169086): Pin data_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[1] not assigned to an exact location on the device
    Info (169086): Pin data_out[0] not assigned to an exact location on the device
    Info (169086): Pin address[31] not assigned to an exact location on the device
    Info (169086): Pin address[30] not assigned to an exact location on the device
    Info (169086): Pin address[29] not assigned to an exact location on the device
    Info (169086): Pin address[28] not assigned to an exact location on the device
    Info (169086): Pin address[27] not assigned to an exact location on the device
    Info (169086): Pin address[26] not assigned to an exact location on the device
    Info (169086): Pin address[25] not assigned to an exact location on the device
    Info (169086): Pin address[24] not assigned to an exact location on the device
    Info (169086): Pin address[23] not assigned to an exact location on the device
    Info (169086): Pin address[22] not assigned to an exact location on the device
    Info (169086): Pin address[21] not assigned to an exact location on the device
    Info (169086): Pin address[20] not assigned to an exact location on the device
    Info (169086): Pin address[19] not assigned to an exact location on the device
    Info (169086): Pin address[18] not assigned to an exact location on the device
    Info (169086): Pin address[17] not assigned to an exact location on the device
    Info (169086): Pin address[16] not assigned to an exact location on the device
    Info (169086): Pin address[15] not assigned to an exact location on the device
    Info (169086): Pin R/WN not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin data_in[31] not assigned to an exact location on the device
    Info (169086): Pin address[2] not assigned to an exact location on the device
    Info (169086): Pin address[3] not assigned to an exact location on the device
    Info (169086): Pin address[4] not assigned to an exact location on the device
    Info (169086): Pin address[5] not assigned to an exact location on the device
    Info (169086): Pin address[6] not assigned to an exact location on the device
    Info (169086): Pin address[7] not assigned to an exact location on the device
    Info (169086): Pin address[8] not assigned to an exact location on the device
    Info (169086): Pin address[9] not assigned to an exact location on the device
    Info (169086): Pin address[10] not assigned to an exact location on the device
    Info (169086): Pin address[11] not assigned to an exact location on the device
    Info (169086): Pin address[12] not assigned to an exact location on the device
    Info (169086): Pin address[13] not assigned to an exact location on the device
    Info (169086): Pin address[14] not assigned to an exact location on the device
    Info (169086): Pin data_in[30] not assigned to an exact location on the device
    Info (169086): Pin data_in[29] not assigned to an exact location on the device
    Info (169086): Pin data_in[28] not assigned to an exact location on the device
    Info (169086): Pin data_in[27] not assigned to an exact location on the device
    Info (169086): Pin data_in[26] not assigned to an exact location on the device
    Info (169086): Pin data_in[25] not assigned to an exact location on the device
    Info (169086): Pin data_in[24] not assigned to an exact location on the device
    Info (169086): Pin address[1] not assigned to an exact location on the device
    Info (169086): Pin address[0] not assigned to an exact location on the device
    Info (169086): Pin data_in[23] not assigned to an exact location on the device
    Info (169086): Pin data_in[22] not assigned to an exact location on the device
    Info (169086): Pin data_in[21] not assigned to an exact location on the device
    Info (169086): Pin data_in[20] not assigned to an exact location on the device
    Info (169086): Pin data_in[19] not assigned to an exact location on the device
    Info (169086): Pin data_in[18] not assigned to an exact location on the device
    Info (169086): Pin data_in[17] not assigned to an exact location on the device
    Info (169086): Pin data_in[16] not assigned to an exact location on the device
    Info (169086): Pin data_in[15] not assigned to an exact location on the device
    Info (169086): Pin data_in[14] not assigned to an exact location on the device
    Info (169086): Pin data_in[13] not assigned to an exact location on the device
    Info (169086): Pin data_in[12] not assigned to an exact location on the device
    Info (169086): Pin data_in[11] not assigned to an exact location on the device
    Info (169086): Pin data_in[10] not assigned to an exact location on the device
    Info (169086): Pin data_in[9] not assigned to an exact location on the device
    Info (169086): Pin data_in[8] not assigned to an exact location on the device
    Info (169086): Pin data_in[7] not assigned to an exact location on the device
    Info (169086): Pin data_in[6] not assigned to an exact location on the device
    Info (169086): Pin data_in[5] not assigned to an exact location on the device
    Info (169086): Pin data_in[4] not assigned to an exact location on the device
    Info (169086): Pin data_in[3] not assigned to an exact location on the device
    Info (169086): Pin data_in[2] not assigned to an exact location on the device
    Info (169086): Pin data_in[1] not assigned to an exact location on the device
    Info (169086): Pin data_in[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU_RISC_ComputerArchitectureSharif.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.11 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clock uses I/O standard 2.5 V at M10
Info (144001): Generated suppressed messages file G:/Projects/CPU_RISC_ComputerArchitecture/output_files/CPU_RISC_ComputerArchitectureSharif.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5014 megabytes
    Info: Processing ended: Fri Feb 05 10:46:44 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/Projects/CPU_RISC_ComputerArchitecture/output_files/CPU_RISC_ComputerArchitectureSharif.fit.smsg.


