// Seed: 1517963883
module module_0;
  id_1(
      .id_0(1'b0), .id_1(1), .id_2(""), .id_3(id_2), .id_4((1)), .id_5((id_3))
  );
  assign id_3[&(1)] = id_2 ? 1'b0 : 1;
  logic [7:0] id_4 = id_3;
  always @(posedge id_1) $display;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2
    , id_10,
    output tri id_3,
    output tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8
);
  wire id_11;
  wire id_12;
  module_0();
endmodule
