$date
	Sun Oct 23 05:10:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952518
b1000 &
b1000 %
1$
b1000 !
1"
#952519
0"
#952522
b100 &
b100 %
#952526
b10 &
b10 %
#952530
b1 &
b1 %
1#
#952534
b0 &
0#
b0 %
0$
#1973327
b10011 !
1"
#1973330
b10011 &
b10011 %
1$
#1973331
0"
#1973334
b111010 &
b111010 %
#1973338
b11101 &
b11101 %
#1973342
b1011000 &
b1011000 %
#1973346
b101100 &
b101100 %
#1973350
b10110 &
b10110 %
#1973354
b1011 &
b1011 %
#1973358
b100010 &
b100010 %
#1973362
b10001 &
b10001 %
#1973366
b110100 &
b110100 %
#1973370
b11010 &
b11010 %
#1973374
b1101 &
b1101 %
#1973378
b101000 &
b101000 %
#1973382
b10100 &
b10100 %
#1973386
b1010 &
b1010 %
#1973390
b101 &
b101 %
#1973394
b10000 &
b10000 %
#1973398
b1000 &
b1000 %
#1973402
b100 &
b100 %
#1973406
b10 &
b10 %
#1973410
b1 &
b1 %
1#
#1973414
b0 &
0#
b0 %
0$
#2922722
b110 &
b110 %
1$
b110 !
1"
#2922723
0"
#2922726
b11 &
b11 %
#2922730
b1010 &
b1010 %
#2922734
b101 &
b101 %
#2922738
b10000 &
b10000 %
#2922742
b1000 &
b1000 %
#2922746
b100 &
b100 %
#2922750
b10 &
b10 %
#2922754
b1 &
b1 %
1#
#2922758
b0 &
0#
b0 %
0$
#4500012
