Verilator Tree Dump (format 0x3900) from <e60698> to <e61722>
     NETLIST 0x556dc1084eb0 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x556dc110eb60 <e39825> {c1ai}  TOP  L1 [P] [1ps]
    1:1: CELLINLINE 0x556dc1566810 <e52065> {c1ai}  top -> top
    1:1: CELLINLINE 0x556dc1328490 <e52067> {c18ad}  top__DOT__gen1 -> __BEGIN__
    1:1: CELLINLINE 0x556dc13285a0 <e52069> {c19af}  top__DOT__gen1__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc13286d0 <e52071> {c19af}  top__DOT__gen1__BRA__0__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x556dc13287e0 <e52073> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc13288f0 <e52075> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328a00 <e52077> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328b10 <e52079> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328c20 <e52081> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328d30 <e52083> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328e40 <e52085> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1328f90 <e52087> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc13290e0 <e52089> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329230 <e52091> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329380 <e52093> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc13294d0 <e52095> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329620 <e52097> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329770 <e52099> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc13298c0 <e52101> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329a10 <e52103> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329b60 <e52105> {c19af}  top__DOT__gen1__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329c90 <e52107> {c19af}  top__DOT__gen1__BRA__1__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329da0 <e52109> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc1329ef0 <e52111> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a040 <e52113> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a190 <e52115> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a2e0 <e52117> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a430 <e52119> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a580 <e52121> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a6d0 <e52123> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a820 <e52125> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132a970 <e52127> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132aac0 <e52129> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132ac10 <e52131> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132ad60 <e52133> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132aeb0 <e52135> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b000 <e52137> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b150 <e52139> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b2a0 <e52141> {c19af}  top__DOT__gen1__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b3d0 <e52143> {c19af}  top__DOT__gen1__BRA__2__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b4e0 <e52145> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b630 <e52147> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b780 <e52149> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132b8d0 <e52151> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132ba20 <e52153> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132bb70 <e52155> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132bcc0 <e52157> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132be10 <e52159> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132bf60 <e52161> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c0b0 <e52163> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c200 <e52165> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c350 <e52167> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c4a0 <e52169> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c5f0 <e52171> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c740 <e52173> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c890 <e52175> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132c9e0 <e52177> {c19af}  top__DOT__gen1__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132cb10 <e52179> {c19af}  top__DOT__gen1__BRA__3__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x556dc132cc20 <e52181> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132cd70 <e52183> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132cec0 <e52185> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d010 <e52187> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d160 <e52189> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d2b0 <e52191> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d400 <e52193> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d550 <e52195> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d6a0 <e52197> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d7f0 <e52199> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132d940 <e52201> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132da90 <e52203> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132dbe0 <e52205> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132dd30 <e52207> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132de80 <e52209> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132dfd0 <e52211> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x556dc132e120 <e52213> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e230 <e52215> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e390 <e52217> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e4f0 <e52219> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e650 <e52221> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e7b0 <e52223> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132e910 <e52225> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132ea70 <e52227> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132ebd0 <e52229> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132ed30 <e52231> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132ee90 <e52233> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132eff0 <e52235> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f150 <e52237> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f2b0 <e52239> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f410 <e52241> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f570 <e52243> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f6d0 <e52245> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f830 <e52247> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132f990 <e52249> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132faf0 <e52251> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132fc50 <e52253> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132fdb0 <e52255> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc132ff10 <e52257> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330070 <e52259> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13301d0 <e52261> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330330 <e52263> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330490 <e52265> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13305f0 <e52267> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330750 <e52269> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13308b0 <e52271> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330a10 <e52273> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330b70 <e52275> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330cd0 <e52277> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330e30 <e52279> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1330f90 <e52281> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13310f0 <e52283> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331250 <e52285> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13313b0 <e52287> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331510 <e52289> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331670 <e52291> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13317d0 <e52293> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331930 <e52295> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331a90 <e52297> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331bf0 <e52299> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331d50 <e52301> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1331eb0 <e52303> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332010 <e52305> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332170 <e52307> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13322d0 <e52309> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332430 <e52311> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332590 <e52313> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13326f0 <e52315> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332850 <e52317> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13329b0 <e52319> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332b10 <e52321> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332c70 <e52323> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332dd0 <e52325> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1332f30 <e52327> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1333090 <e52329> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13331f0 <e52331> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1333350 <e52333> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc13334b0 <e52335> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1333610 <e52337> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x556dc1333770 <e52339> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:2: VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x556dc10cc420 <e39852> {c6ar} @dt=0x556dc10a0130@(G/w32)  o_val [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc156a0e0 <e52348> {c2aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1569fc0 <e52345> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1569ea0 <e52346> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [LV] => VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc156a3e0 <e52357> {c3aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc156a2c0 <e52354> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc156a1a0 <e52355> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [LV] => VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc156a6e0 <e52366> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]
    1:2:1: VARREF 0x556dc156a5c0 <e52363> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc156a4a0 <e52364> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [LV] => VAR 0x556dc1333b90 <e9659> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  top__DOT__i_col_val [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc156aa10 <e52375> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]
    1:2:1: VARREF 0x556dc156a8f0 <e52372> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc156a7d0 <e52373> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [LV] => VAR 0x556dc1333cf0 <e9670> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  top__DOT__i_row_val [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc156ad40 <e52384> {c6ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc156ac20 <e52381> {c6ar} @dt=0x556dc10a0130@(G/w32)  o_val [RV] <- VAR 0x556dc10cc420 <e39852> {c6ar} @dt=0x556dc10a0130@(G/w32)  o_val [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc156ab00 <e52382> {c6ar} @dt=0x556dc10a0130@(G/w32)  o_val [LV] => VAR 0x556dc1333e50 <e9678> {c6ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__o_val [VSTATIC]  PORT
    1:2: VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1333b90 <e9659> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  top__DOT__i_col_val [VSTATIC]  PORT
    1:2: VAR 0x556dc1333cf0 <e9670> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  top__DOT__i_row_val [VSTATIC]  PORT
    1:2: VAR 0x556dc1333e50 <e9678> {c6ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__o_val [VSTATIC]  PORT
    1:2: VAR 0x556dc1333fb0 <e23499> {c10ao} @dt=0x556dc10a58b0@(G/sw32)  top__DOT__NUM_ROWS [VSTATIC]  LPARAM
    1:2:3: CONST 0x556dc1334110 <e23498> {c10az} @dt=0x556dc10a58b0@(G/sw32)  32'sh4
    1:2: VAR 0x556dc1334280 <e23510> {c11ao} @dt=0x556dc10a58b0@(G/sw32)  top__DOT__NUM_COLS [VSTATIC]  LPARAM
    1:2:3: CONST 0x556dc13343e0 <e23509> {c11az} @dt=0x556dc10a58b0@(G/sw32)  32'sh10
    1:2: VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2: VAR 0x556dc13346b0 <e1015> {c16ai} @dt=0x556dc10a2690@(G/sw32)  top__DOT__rr [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x556dc1334810 <e23531> {c16am} @dt=0x556dc10a2690@(G/sw32)  top__DOT__cc [LOOP] [VSTATIC]  GENVAR
    1:2: ASSIGNW 0x556dc1334970 <e40447> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1334a30 <e40444> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1335020 <e40438> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1334b50 <e40445> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1334c20 <e9856> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1334d40 <e33582> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h0
    1:2:2:3: CONST 0x556dc1334eb0 <e23653> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1335020 <e40438> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1335240 <e40434> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1335300 <e40429> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13353d0 <e9780> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13354f0 <e33533> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h0
    1:2:1:3: CONST 0x556dc1335660 <e23598> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13357d0 <e40430> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x556dc1335950 <e40425> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1335950 <e40425> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1335b70 <e40421> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1335c30 <e40416> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1335d00 <e9713> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1335e20 <e33508> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1335f90 <e23564> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1336100 <e40417> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x556dc1336280 <e40412> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1336280 <e40412> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13364a0 <e40486> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1336560 <e40483> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1336bb0 <e40477> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13366e0 <e40484> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13367b0 <e10070> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13368d0 <e33681> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h20
    1:2:2:3: CONST 0x556dc1336a40 <e23776> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1336bb0 <e40477> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1336dd0 <e40473> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1336e90 <e40468> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1336f60 <e9993> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1337080 <e33632> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h22
    1:2:1:3: CONST 0x556dc13371f0 <e23721> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1337360 <e40469> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x556dc13374e0 <e40464> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13374e0 <e40464> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1337700 <e40460> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13377c0 <e40455> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1337890 <e9926> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13379b0 <e33607> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1337b20 <e23687> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1337c90 <e40456> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x556dc1337e10 <e40451> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1337e10 <e40451> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1338030 <e40525> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13380f0 <e40522> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1338740 <e40516> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1338270 <e40523> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1338340 <e10285> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1338460 <e33780> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h40
    1:2:2:3: CONST 0x556dc13385d0 <e23899> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1338740 <e40516> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1338960 <e40512> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1338a20 <e40507> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1338af0 <e10208> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1338c10 <e33731> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h44
    1:2:1:3: CONST 0x556dc1338d80 <e23844> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1338ef0 <e40508> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x556dc1339070 <e40503> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1339070 <e40503> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1339290 <e40499> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1339350 <e40494> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1339420 <e10141> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1339540 <e33706> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc13396b0 <e23810> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1339820 <e40495> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x556dc13399a0 <e40490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13399a0 <e40490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1339bc0 <e40564> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1339c80 <e40561> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133a2d0 <e40555> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1339e00 <e40562> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1339ed0 <e10500> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1339ff0 <e33879> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h60
    1:2:2:3: CONST 0x556dc133a160 <e24022> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc133a2d0 <e40555> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc133a4f0 <e40551> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133a5b0 <e40546> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc133a680 <e10423> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133a7a0 <e33830> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h66
    1:2:1:3: CONST 0x556dc133a910 <e23967> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133aa80 <e40547> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x556dc133ac00 <e40542> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc133ac00 <e40542> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc133ae20 <e40538> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133aee0 <e40533> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc133afb0 <e10356> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133b0d0 <e33805> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc133b240 <e23933> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133b3b0 <e40534> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x556dc133b530 <e40529> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc133b530 <e40529> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc133b750 <e40603> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc133b810 <e40600> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133be60 <e40594> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc133b990 <e40601> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc133ba60 <e10715> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc133bb80 <e33978> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h80
    1:2:2:3: CONST 0x556dc133bcf0 <e24145> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc133be60 <e40594> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc133c080 <e40590> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133c140 <e40585> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc133c210 <e10638> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133c330 <e33929> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h88
    1:2:1:3: CONST 0x556dc133c4a0 <e24090> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133c610 <e40586> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x556dc133c790 <e40581> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc133c790 <e40581> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc133c9b0 <e40577> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133ca70 <e40572> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc133cb40 <e10571> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133cc60 <e33904> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc133cdd0 <e24056> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133cf40 <e40573> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x556dc133d0c0 <e40568> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc133d0c0 <e40568> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc133d2e0 <e40642> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc133d3a0 <e40639> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133d9f0 <e40633> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc133d520 <e40640> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc133d5f0 <e10930> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc133d710 <e34077> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'ha0
    1:2:2:3: CONST 0x556dc133d880 <e24268> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc133d9f0 <e40633> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc133dc10 <e40629> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133dcd0 <e40624> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc133dda0 <e10853> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133dec0 <e34028> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'haa
    1:2:1:3: CONST 0x556dc133e030 <e24213> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133e1a0 <e40625> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x556dc133e320 <e40620> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc133e320 <e40620> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc133e540 <e40616> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133e600 <e40611> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc133e6d0 <e10786> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133e7f0 <e34003> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc133e960 <e24179> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133ead0 <e40612> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x556dc133ec50 <e40607> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc133ec50 <e40607> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc133ee70 <e40681> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc133ef30 <e40678> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133f580 <e40672> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc133f0b0 <e40679> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc133f180 <e11145> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc133f2a0 <e34176> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'hc0
    1:2:2:3: CONST 0x556dc133f410 <e24391> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc133f580 <e40672> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc133f7a0 <e40668> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc133f860 <e40663> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc133f930 <e11068> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc133fa50 <e34127> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x556dc133fbc0 <e24336> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc133fd30 <e40664> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x556dc133feb0 <e40659> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc133feb0 <e40659> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13400d0 <e40655> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1340190 <e40650> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1340260 <e11001> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1340380 <e34102> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc13404f0 <e24302> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1340660 <e40651> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x556dc13407e0 <e40646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13407e0 <e40646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1340a00 <e40720> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1340ac0 <e40717> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1341110 <e40711> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1340c40 <e40718> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1340d10 <e11360> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1340e30 <e34275> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'he0
    1:2:2:3: CONST 0x556dc1340fa0 <e24514> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1341110 <e40711> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1341330 <e40707> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13413f0 <e40702> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13414c0 <e11283> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13415e0 <e34226> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hee
    1:2:1:3: CONST 0x556dc1341750 <e24459> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13418c0 <e40703> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x556dc1341a40 <e40698> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1341a40 <e40698> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1341c60 <e40694> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1341d20 <e40689> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1341df0 <e11216> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1341f10 <e34201> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1342080 <e24425> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13421f0 <e40690> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x556dc1342370 <e40685> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1342370 <e40685> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1342590 <e40759> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1342650 <e40756> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1342ca0 <e40750> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13427d0 <e40757> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13428a0 <e11575> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13429c0 <e34374> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h100
    1:2:2:3: CONST 0x556dc1342b30 <e24637> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1342ca0 <e40750> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1342ec0 <e40746> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1342f80 <e40741> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1343050 <e11498> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1343170 <e34325> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h110
    1:2:1:3: CONST 0x556dc13432e0 <e24582> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1343450 <e40742> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x556dc13435d0 <e40737> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13435d0 <e40737> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13437f0 <e40733> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13438b0 <e40728> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1343980 <e11431> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1343aa0 <e34300> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1343c10 <e24548> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1343d80 <e40729> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x556dc1343f00 <e40724> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1343f00 <e40724> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1344120 <e40798> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13441e0 <e40795> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1344830 <e40789> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1344360 <e40796> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1344430 <e11790> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1344550 <e34473> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h120
    1:2:2:3: CONST 0x556dc13446c0 <e24760> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1344830 <e40789> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1344a50 <e40785> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1344b10 <e40780> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1344be0 <e11713> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1344d00 <e34424> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h132
    1:2:1:3: CONST 0x556dc1344e70 <e24705> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1344fe0 <e40781> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x556dc1345160 <e40776> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1345160 <e40776> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1345380 <e40772> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1345440 <e40767> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1345510 <e11646> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1345630 <e34399> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc13457a0 <e24671> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1345910 <e40768> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x556dc1345a90 <e40763> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1345a90 <e40763> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1345cb0 <e40837> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1345d70 <e40834> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13463c0 <e40828> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1345ef0 <e40835> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1345fc0 <e12005> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13460e0 <e34572> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h140
    1:2:2:3: CONST 0x556dc1346250 <e24883> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13463c0 <e40828> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13465e0 <e40824> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13466a0 <e40819> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1346770 <e11928> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1346890 <e34523> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h154
    1:2:1:3: CONST 0x556dc1346a00 <e24828> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1346b70 <e40820> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x556dc1346cf0 <e40815> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1346cf0 <e40815> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1346f10 <e40811> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1346fd0 <e40806> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13470a0 <e11861> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13471c0 <e34498> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1347330 <e24794> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13474a0 <e40807> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x556dc1347620 <e40802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1347620 <e40802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1347840 <e40876> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1347900 <e40873> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1347f50 <e40867> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1347a80 <e40874> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1347b50 <e12220> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1347c70 <e34671> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h160
    1:2:2:3: CONST 0x556dc1347de0 <e25006> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1347f50 <e40867> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1348170 <e40863> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1348230 <e40858> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1348300 <e12143> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1348420 <e34622> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h176
    1:2:1:3: CONST 0x556dc1348590 <e24951> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1348700 <e40859> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x556dc1348880 <e40854> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1348880 <e40854> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1348aa0 <e40850> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1348b60 <e40845> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1348c30 <e12076> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1348d50 <e34597> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc1348ec0 <e24917> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1349030 <e40846> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x556dc13491b0 <e40841> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13491b0 <e40841> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13493d0 <e40915> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1349490 <e40912> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1349ae0 <e40906> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1349610 <e40913> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13496e0 <e12435> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1349800 <e34770> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h180
    1:2:2:3: CONST 0x556dc1349970 <e25129> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1349ae0 <e40906> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1349d00 <e40902> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1349dc0 <e40897> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1349e90 <e12358> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1349fb0 <e34721> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h198
    1:2:1:3: CONST 0x556dc134a120 <e25074> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134a290 <e40898> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x556dc134a410 <e40893> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc134a410 <e40893> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc134a630 <e40889> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134a6f0 <e40884> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc134a7c0 <e12291> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134a8e0 <e34696> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc134aa50 <e25040> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134abc0 <e40885> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x556dc134ad40 <e40880> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc134ad40 <e40880> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc134af60 <e40954> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc134b020 <e40951> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134b670 <e40945> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc134b1a0 <e40952> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc134b270 <e12650> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc134b390 <e34869> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h1a0
    1:2:2:3: CONST 0x556dc134b500 <e25252> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc134b670 <e40945> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc134b890 <e40941> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134b950 <e40936> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc134ba20 <e12573> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134bb40 <e34820> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x556dc134bcb0 <e25197> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134be20 <e40937> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x556dc134bfa0 <e40932> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc134bfa0 <e40932> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc134c1c0 <e40928> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134c280 <e40923> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc134c350 <e12506> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134c470 <e34795> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc134c5e0 <e25163> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134c750 <e40924> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x556dc134c8d0 <e40919> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc134c8d0 <e40919> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc134caf0 <e40993> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc134cbb0 <e40990> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134d200 <e40984> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc134cd30 <e40991> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc134ce00 <e12865> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc134cf20 <e34968> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h1c0
    1:2:2:3: CONST 0x556dc134d090 <e25375> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc134d200 <e40984> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc134d420 <e40980> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134d4e0 <e40975> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc134d5b0 <e12788> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134d6d0 <e34919> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x556dc134d840 <e25320> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134d9b0 <e40976> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x556dc134db30 <e40971> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc134db30 <e40971> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc134dd50 <e40967> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134de10 <e40962> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc134dee0 <e12721> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134e000 <e34894> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc134e170 <e25286> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134e2e0 <e40963> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x556dc134e460 <e40958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc134e460 <e40958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc134e680 <e41032> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc134e740 <e41029> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134ed90 <e41023> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc134e8c0 <e41030> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc134e990 <e13080> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc134eab0 <e35067> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h1e0
    1:2:2:3: CONST 0x556dc134ec20 <e25498> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc134ed90 <e41023> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc134efb0 <e41019> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134f070 <e41014> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc134f140 <e13003> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134f260 <e35018> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x556dc134f3d0 <e25443> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134f540 <e41015> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x556dc134f6c0 <e41010> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc134f6c0 <e41010> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc134f8e0 <e41006> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc134f9a0 <e41001> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc134fa70 <e12936> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc134fb90 <e34993> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:1:3: CONST 0x556dc134fd00 <e25409> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc134fe70 <e41002> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x556dc134fff0 <e40997> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc134fff0 <e40997> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1350210 <e41071> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13502d0 <e41068> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1350920 <e41062> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1350450 <e41069> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1350520 <e13295> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1350640 <e35166> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h200
    1:2:2:3: CONST 0x556dc13507b0 <e25621> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1350920 <e41062> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1350b40 <e41058> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1350c00 <e41053> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1350cd0 <e13218> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1350df0 <e35117> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h0
    1:2:1:3: CONST 0x556dc1350f60 <e25566> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13510d0 <e41054> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x556dc1351250 <e41049> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1351250 <e41049> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1351470 <e41045> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1351530 <e41040> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1351600 <e13151> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1351720 <e35092> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1351890 <e25532> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1351a00 <e41041> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x556dc1351b80 <e41036> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1351b80 <e41036> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1351da0 <e41110> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1351e60 <e41107> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13524b0 <e41101> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1351fe0 <e41108> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13520b0 <e13510> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13521d0 <e35265> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h220
    1:2:2:3: CONST 0x556dc1352340 <e25744> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13524b0 <e41101> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13526d0 <e41097> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1352790 <e41092> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1352860 <e13433> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1352980 <e35216> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h22
    1:2:1:3: CONST 0x556dc1352af0 <e25689> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1352c60 <e41093> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x556dc1352de0 <e41088> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1352de0 <e41088> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1353000 <e41084> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13530c0 <e41079> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1353190 <e13366> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13532b0 <e35191> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1353420 <e25655> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1353590 <e41080> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x556dc1353710 <e41075> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1353710 <e41075> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1353930 <e41149> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13539f0 <e41146> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1354040 <e41140> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1353b70 <e41147> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1353c40 <e13725> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1353d60 <e35364> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h240
    1:2:2:3: CONST 0x556dc1353ed0 <e25867> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1354040 <e41140> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1354260 <e41136> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1354320 <e41131> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13543f0 <e13648> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1354510 <e35315> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h44
    1:2:1:3: CONST 0x556dc1354680 <e25812> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13547f0 <e41132> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x556dc1354970 <e41127> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1354970 <e41127> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1354b90 <e41123> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1354c50 <e41118> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1354d20 <e13581> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1354e40 <e35290> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1354fb0 <e25778> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1355120 <e41119> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x556dc13552a0 <e41114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13552a0 <e41114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13554c0 <e41188> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1355580 <e41185> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1355bd0 <e41179> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1355700 <e41186> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13557d0 <e13940> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13558f0 <e35463> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h260
    1:2:2:3: CONST 0x556dc1355a60 <e25990> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1355bd0 <e41179> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1355df0 <e41175> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1355eb0 <e41170> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1355f80 <e13863> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13560a0 <e35414> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h66
    1:2:1:3: CONST 0x556dc1356210 <e25935> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1356380 <e41171> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x556dc1356500 <e41166> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1356500 <e41166> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1356720 <e41162> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13567e0 <e41157> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13568b0 <e13796> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13569d0 <e35389> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1356b40 <e25901> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1356cb0 <e41158> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x556dc1356e30 <e41153> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1356e30 <e41153> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1357050 <e41227> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1357110 <e41224> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1357760 <e41218> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1357290 <e41225> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1357360 <e14155> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1357480 <e35562> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h280
    1:2:2:3: CONST 0x556dc13575f0 <e26113> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1357760 <e41218> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1357980 <e41214> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1357a40 <e41209> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1357b10 <e14078> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1357c30 <e35513> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h88
    1:2:1:3: CONST 0x556dc1357da0 <e26058> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1357f10 <e41210> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x556dc1358090 <e41205> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1358090 <e41205> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13582b0 <e41201> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1358370 <e41196> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1358440 <e14011> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1358560 <e35488> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc13586d0 <e26024> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1358840 <e41197> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x556dc13589c0 <e41192> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13589c0 <e41192> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1358be0 <e41266> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1358ca0 <e41263> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13592f0 <e41257> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1358e20 <e41264> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1358ef0 <e14370> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1359010 <e35661> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h2a0
    1:2:2:3: CONST 0x556dc1359180 <e26236> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13592f0 <e41257> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1359510 <e41253> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13595d0 <e41248> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13596a0 <e14293> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13597c0 <e35612> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'haa
    1:2:1:3: CONST 0x556dc1359930 <e26181> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1359aa0 <e41249> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x556dc1359c20 <e41244> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1359c20 <e41244> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1359e40 <e41240> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1359f00 <e41235> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1359fd0 <e14226> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135a0f0 <e35587> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc135a260 <e26147> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135a3d0 <e41236> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x556dc135a550 <e41231> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc135a550 <e41231> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc135a770 <e41305> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc135a830 <e41302> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135ae80 <e41296> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc135a9b0 <e41303> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc135aa80 <e14585> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc135aba0 <e35760> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h2c0
    1:2:2:3: CONST 0x556dc135ad10 <e26359> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc135ae80 <e41296> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc135b0a0 <e41292> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135b160 <e41287> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc135b230 <e14508> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135b350 <e35711> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x556dc135b4c0 <e26304> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135b630 <e41288> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x556dc135b7b0 <e41283> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc135b7b0 <e41283> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc135b9d0 <e41279> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135ba90 <e41274> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc135bb60 <e14441> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135bc80 <e35686> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc135bdf0 <e26270> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135bf60 <e41275> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x556dc135c0e0 <e41270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc135c0e0 <e41270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc135c300 <e41344> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc135c3c0 <e41341> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135ca10 <e41335> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc135c540 <e41342> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc135c610 <e14800> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc135c730 <e35859> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h2e0
    1:2:2:3: CONST 0x556dc135c8a0 <e26482> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc135ca10 <e41335> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc135cc30 <e41331> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135ccf0 <e41326> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc135cdc0 <e14723> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135cee0 <e35810> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hee
    1:2:1:3: CONST 0x556dc135d050 <e26427> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135d1c0 <e41327> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x556dc135d340 <e41322> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc135d340 <e41322> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc135d560 <e41318> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135d620 <e41313> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc135d6f0 <e14656> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135d810 <e35785> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc135d980 <e26393> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135daf0 <e41314> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x556dc135dc70 <e41309> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc135dc70 <e41309> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc135de90 <e41383> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc135df50 <e41380> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135e5a0 <e41374> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc135e0d0 <e41381> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc135e1a0 <e15015> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc135e2c0 <e35958> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h300
    1:2:2:3: CONST 0x556dc135e430 <e26605> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc135e5a0 <e41374> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc135e7c0 <e41370> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135e880 <e41365> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc135e950 <e14938> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135ea70 <e35909> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h110
    1:2:1:3: CONST 0x556dc135ebe0 <e26550> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135ed50 <e41366> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x556dc135eed0 <e41361> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc135eed0 <e41361> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc135f0f0 <e41357> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc135f1b0 <e41352> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc135f280 <e14871> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc135f3a0 <e35884> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc135f510 <e26516> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc135f680 <e41353> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x556dc135f800 <e41348> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc135f800 <e41348> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc135fa20 <e41422> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc135fae0 <e41419> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1360130 <e41413> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc135fc60 <e41420> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc135fd30 <e15230> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc135fe50 <e36057> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h320
    1:2:2:3: CONST 0x556dc135ffc0 <e26728> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1360130 <e41413> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1360350 <e41409> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1360410 <e41404> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13604e0 <e15153> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1360600 <e36008> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h132
    1:2:1:3: CONST 0x556dc1360770 <e26673> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13608e0 <e41405> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x556dc1360a60 <e41400> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1360a60 <e41400> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1360c80 <e41396> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1360d40 <e41391> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1360e10 <e15086> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1360f30 <e35983> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc13610a0 <e26639> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1361210 <e41392> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x556dc1361390 <e41387> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1361390 <e41387> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13615b0 <e41461> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1361670 <e41458> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1361cc0 <e41452> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13617f0 <e41459> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13618c0 <e15445> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13619e0 <e36156> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h340
    1:2:2:3: CONST 0x556dc1361b50 <e26851> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1361cc0 <e41452> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1361ee0 <e41448> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1361fa0 <e41443> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1362070 <e15368> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1362190 <e36107> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h154
    1:2:1:3: CONST 0x556dc1362300 <e26796> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1362470 <e41444> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x556dc13625f0 <e41439> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13625f0 <e41439> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1362810 <e41435> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13628d0 <e41430> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13629a0 <e15301> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1362ac0 <e36082> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1362c30 <e26762> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1362da0 <e41431> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x556dc1362f20 <e41426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1362f20 <e41426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1363140 <e41500> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1363200 <e41497> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1363850 <e41491> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1363380 <e41498> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1363450 <e15660> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1363570 <e36255> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h360
    1:2:2:3: CONST 0x556dc13636e0 <e26974> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1363850 <e41491> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1363a70 <e41487> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1363b30 <e41482> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1363c00 <e15583> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1363d20 <e36206> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h176
    1:2:1:3: CONST 0x556dc1363e90 <e26919> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1364000 <e41483> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x556dc1364180 <e41478> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1364180 <e41478> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13643a0 <e41474> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1364460 <e41469> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1364530 <e15516> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1364650 <e36181> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc13647c0 <e26885> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1364930 <e41470> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x556dc1364ab0 <e41465> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1364ab0 <e41465> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1364cd0 <e41539> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1364d90 <e41536> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13653e0 <e41530> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1364f10 <e41537> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1364fe0 <e15875> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1365100 <e36354> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h380
    1:2:2:3: CONST 0x556dc1365270 <e27097> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13653e0 <e41530> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1365600 <e41526> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13656c0 <e41521> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1365790 <e15798> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13658b0 <e36305> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h198
    1:2:1:3: CONST 0x556dc1365a20 <e27042> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1365b90 <e41522> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x556dc1365d10 <e41517> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1365d10 <e41517> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1365f30 <e41513> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1365ff0 <e41508> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13660c0 <e15731> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13661e0 <e36280> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1366350 <e27008> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13664c0 <e41509> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x556dc1366640 <e41504> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1366640 <e41504> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1366860 <e41578> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1366920 <e41575> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1366f70 <e41569> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1366aa0 <e41576> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1366b70 <e16090> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1366c90 <e36453> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h3a0
    1:2:2:3: CONST 0x556dc1366e00 <e27220> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1366f70 <e41569> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1367190 <e41565> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1367250 <e41560> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1367320 <e16013> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1367440 <e36404> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x556dc13675b0 <e27165> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1367720 <e41561> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x556dc13678a0 <e41556> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13678a0 <e41556> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1367ac0 <e41552> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1367b80 <e41547> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1367c50 <e15946> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1367d70 <e36379> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1367ee0 <e27131> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1368050 <e41548> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x556dc13681d0 <e41543> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13681d0 <e41543> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13683f0 <e41617> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13684b0 <e41614> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1368b00 <e41608> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1368630 <e41615> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1368700 <e16305> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1368820 <e36552> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h3c0
    1:2:2:3: CONST 0x556dc1368990 <e27343> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1368b00 <e41608> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1368d20 <e41604> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1368de0 <e41599> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1368eb0 <e16228> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1368fd0 <e36503> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x556dc1369140 <e27288> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13692b0 <e41600> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x556dc1369430 <e41595> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1369430 <e41595> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1369650 <e41591> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1369710 <e41586> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13697e0 <e16161> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1369900 <e36478> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc1369a70 <e27254> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1369be0 <e41587> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x556dc1369d60 <e41582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1369d60 <e41582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1369f80 <e41656> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc136a040 <e41653> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136a690 <e41647> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc136a1c0 <e41654> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc136a290 <e16520> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc136a3b0 <e36651> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h3e0
    1:2:2:3: CONST 0x556dc136a520 <e27466> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc136a690 <e41647> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc136a8b0 <e41643> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136a970 <e41638> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc136aa40 <e16443> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136ab60 <e36602> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x556dc136acd0 <e27411> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136ae40 <e41639> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x556dc136afc0 <e41634> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc136afc0 <e41634> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc136b1e0 <e41630> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136b2a0 <e41625> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc136b370 <e16376> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136b490 <e36577> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:1:3: CONST 0x556dc136b600 <e27377> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136b770 <e41626> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x556dc136b8f0 <e41621> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc136b8f0 <e41621> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc136bb10 <e41695> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc136bbd0 <e41692> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136c220 <e41686> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc136bd50 <e41693> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc136be20 <e16735> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc136bf40 <e36750> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h400
    1:2:2:3: CONST 0x556dc136c0b0 <e27589> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc136c220 <e41686> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc136c440 <e41682> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136c500 <e41677> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc136c5d0 <e16658> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136c6f0 <e36701> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h0
    1:2:1:3: CONST 0x556dc136c860 <e27534> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136c9d0 <e41678> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x556dc136cb50 <e41673> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc136cb50 <e41673> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc136cd70 <e41669> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136ce30 <e41664> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc136cf00 <e16591> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136d020 <e36676> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc136d190 <e27500> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136d300 <e41665> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x556dc136d480 <e41660> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc136d480 <e41660> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc136d6a0 <e41734> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc136d760 <e41731> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136ddb0 <e41725> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc136d8e0 <e41732> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc136d9b0 <e16950> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc136dad0 <e36849> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h420
    1:2:2:3: CONST 0x556dc136dc40 <e27712> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc136ddb0 <e41725> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc136dfd0 <e41721> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136e090 <e41716> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc136e160 <e16873> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136e280 <e36800> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h22
    1:2:1:3: CONST 0x556dc136e3f0 <e27657> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136e560 <e41717> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x556dc136e6e0 <e41712> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc136e6e0 <e41712> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc136e900 <e41708> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136e9c0 <e41703> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc136ea90 <e16806> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136ebb0 <e36775> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc136ed20 <e27623> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc136ee90 <e41704> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x556dc136f010 <e41699> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc136f010 <e41699> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc136f230 <e41773> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc136f2f0 <e41770> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136f940 <e41764> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc136f470 <e41771> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc136f540 <e17165> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc136f660 <e36948> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h440
    1:2:2:3: CONST 0x556dc136f7d0 <e27835> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc136f940 <e41764> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc136fb60 <e41760> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc136fc20 <e41755> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc136fcf0 <e17088> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc136fe10 <e36899> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h44
    1:2:1:3: CONST 0x556dc136ff80 <e27780> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13700f0 <e41756> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x556dc1370270 <e41751> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1370270 <e41751> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1370490 <e41747> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1370550 <e41742> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1370620 <e17021> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1370740 <e36874> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc13708b0 <e27746> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1370a20 <e41743> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x556dc1370ba0 <e41738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1370ba0 <e41738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1370dc0 <e41812> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1370e80 <e41809> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13714d0 <e41803> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1371000 <e41810> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13710d0 <e17380> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13711f0 <e37047> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h460
    1:2:2:3: CONST 0x556dc1371360 <e27958> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13714d0 <e41803> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13716f0 <e41799> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13717b0 <e41794> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1371880 <e17303> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13719a0 <e36998> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h66
    1:2:1:3: CONST 0x556dc1371b10 <e27903> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1371c80 <e41795> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x556dc1371e00 <e41790> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1371e00 <e41790> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1372020 <e41786> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13720e0 <e41781> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13721b0 <e17236> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13722d0 <e36973> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1372440 <e27869> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13725b0 <e41782> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x556dc1372730 <e41777> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1372730 <e41777> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1372950 <e41851> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1372a10 <e41848> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1373060 <e41842> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1372b90 <e41849> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1372c60 <e17595> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1372d80 <e37146> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h480
    1:2:2:3: CONST 0x556dc1372ef0 <e28081> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1373060 <e41842> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1373280 <e41838> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1373340 <e41833> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1373410 <e17518> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1373530 <e37097> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h88
    1:2:1:3: CONST 0x556dc13736a0 <e28026> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1373810 <e41834> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x556dc1373990 <e41829> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1373990 <e41829> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1373bb0 <e41825> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1373c70 <e41820> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1373d40 <e17451> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1373e60 <e37072> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1373fd0 <e27992> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1374140 <e41821> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x556dc13742c0 <e41816> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13742c0 <e41816> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13744e0 <e41890> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13745a0 <e41887> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1374bf0 <e41881> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1374720 <e41888> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13747f0 <e17810> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1374910 <e37245> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h4a0
    1:2:2:3: CONST 0x556dc1374a80 <e28204> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1374bf0 <e41881> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1374e10 <e41877> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1374ed0 <e41872> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1374fa0 <e17733> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13750c0 <e37196> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'haa
    1:2:1:3: CONST 0x556dc1375230 <e28149> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13753a0 <e41873> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x556dc1375520 <e41868> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1375520 <e41868> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1375740 <e41864> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1375800 <e41859> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13758d0 <e17666> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13759f0 <e37171> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1375b60 <e28115> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1375cd0 <e41860> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x556dc1375e50 <e41855> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1375e50 <e41855> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1376070 <e41929> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1376130 <e41926> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1376780 <e41920> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13762b0 <e41927> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1376380 <e18025> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13764a0 <e37344> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h4c0
    1:2:2:3: CONST 0x556dc1376610 <e28327> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1376780 <e41920> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13769a0 <e41916> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1376a60 <e41911> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1376b30 <e17948> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1376c50 <e37295> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x556dc1376dc0 <e28272> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1376f30 <e41912> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x556dc13770b0 <e41907> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13770b0 <e41907> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13772d0 <e41903> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1377390 <e41898> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1377460 <e17881> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1377580 <e37270> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc13776f0 <e28238> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1377860 <e41899> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x556dc13779e0 <e41894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13779e0 <e41894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1377c00 <e41968> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1377cc0 <e41965> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1378310 <e41959> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1377e40 <e41966> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1377f10 <e18240> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1378030 <e37443> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h4e0
    1:2:2:3: CONST 0x556dc13781a0 <e28450> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1378310 <e41959> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1378530 <e41955> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13785f0 <e41950> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13786c0 <e18163> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13787e0 <e37394> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hee
    1:2:1:3: CONST 0x556dc1378950 <e28395> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1378ac0 <e41951> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x556dc1378c40 <e41946> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1378c40 <e41946> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1378e60 <e41942> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1378f20 <e41937> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1378ff0 <e18096> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1379110 <e37369> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1379280 <e28361> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13793f0 <e41938> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x556dc1379570 <e41933> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1379570 <e41933> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1379790 <e42007> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1379850 <e42004> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1379ea0 <e41998> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13799d0 <e42005> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1379aa0 <e18455> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1379bc0 <e37542> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h500
    1:2:2:3: CONST 0x556dc1379d30 <e28573> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1379ea0 <e41998> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc137a0c0 <e41994> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137a180 <e41989> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc137a250 <e18378> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137a370 <e37493> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h110
    1:2:1:3: CONST 0x556dc137a4e0 <e28518> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137a650 <e41990> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x556dc137a7d0 <e41985> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc137a7d0 <e41985> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc137a9f0 <e41981> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137aab0 <e41976> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc137ab80 <e18311> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137aca0 <e37468> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc137ae10 <e28484> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137af80 <e41977> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x556dc137b100 <e41972> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc137b100 <e41972> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc137b320 <e42046> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc137b3e0 <e42043> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137ba30 <e42037> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc137b560 <e42044> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc137b630 <e18670> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc137b750 <e37641> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h520
    1:2:2:3: CONST 0x556dc137b8c0 <e28696> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc137ba30 <e42037> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc137bc50 <e42033> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137bd10 <e42028> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc137bde0 <e18593> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137bf00 <e37592> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h132
    1:2:1:3: CONST 0x556dc137c070 <e28641> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137c1e0 <e42029> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x556dc137c360 <e42024> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc137c360 <e42024> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc137c580 <e42020> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137c640 <e42015> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc137c710 <e18526> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137c830 <e37567> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc137c9a0 <e28607> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137cb10 <e42016> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x556dc137cc90 <e42011> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc137cc90 <e42011> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc137ceb0 <e42085> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc137cf70 <e42082> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137d5c0 <e42076> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc137d0f0 <e42083> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc137d1c0 <e18885> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc137d2e0 <e37740> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h540
    1:2:2:3: CONST 0x556dc137d450 <e28819> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc137d5c0 <e42076> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc137d7e0 <e42072> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137d8a0 <e42067> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc137d970 <e18808> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137da90 <e37691> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h154
    1:2:1:3: CONST 0x556dc137dc00 <e28764> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137dd70 <e42068> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x556dc137def0 <e42063> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc137def0 <e42063> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc137e110 <e42059> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137e1d0 <e42054> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc137e2a0 <e18741> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137e3c0 <e37666> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc137e530 <e28730> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137e6a0 <e42055> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x556dc137e820 <e42050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc137e820 <e42050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc137ea40 <e42124> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc137eb00 <e42121> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137f150 <e42115> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc137ec80 <e42122> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc137ed50 <e19100> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc137ee70 <e37839> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h560
    1:2:2:3: CONST 0x556dc137efe0 <e28942> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc137f150 <e42115> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc137f370 <e42111> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137f430 <e42106> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc137f500 <e19023> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137f620 <e37790> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h176
    1:2:1:3: CONST 0x556dc137f790 <e28887> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc137f900 <e42107> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x556dc137fa80 <e42102> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc137fa80 <e42102> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc137fca0 <e42098> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc137fd60 <e42093> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc137fe30 <e18956> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc137ff50 <e37765> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc13800c0 <e28853> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1380230 <e42094> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x556dc13803b0 <e42089> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13803b0 <e42089> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13805d0 <e42163> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1380690 <e42160> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1380ce0 <e42154> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1380810 <e42161> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13808e0 <e19315> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1380a00 <e37938> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h580
    1:2:2:3: CONST 0x556dc1380b70 <e29065> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1380ce0 <e42154> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1380f00 <e42150> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1380fc0 <e42145> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1381090 <e19238> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13811b0 <e37889> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h198
    1:2:1:3: CONST 0x556dc1381320 <e29010> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1381490 <e42146> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x556dc1381610 <e42141> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1381610 <e42141> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1381830 <e42137> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13818f0 <e42132> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13819c0 <e19171> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1381ae0 <e37864> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1381c50 <e28976> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1381dc0 <e42133> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x556dc1381f40 <e42128> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1381f40 <e42128> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1382160 <e42202> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1382220 <e42199> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1382870 <e42193> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13823a0 <e42200> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1382470 <e19530> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1382590 <e38037> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h5a0
    1:2:2:3: CONST 0x556dc1382700 <e29188> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1382870 <e42193> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1382a90 <e42189> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1382b50 <e42184> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1382c20 <e19453> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1382d40 <e37988> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x556dc1382eb0 <e29133> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1383020 <e42185> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x556dc13831a0 <e42180> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13831a0 <e42180> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13833c0 <e42176> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1383480 <e42171> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1383550 <e19386> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1383670 <e37963> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc13837e0 <e29099> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1383950 <e42172> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x556dc1383ad0 <e42167> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1383ad0 <e42167> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1383cf0 <e42241> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1383db0 <e42238> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1384400 <e42232> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1383f30 <e42239> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1384000 <e19745> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1384120 <e38136> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h5c0
    1:2:2:3: CONST 0x556dc1384290 <e29311> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1384400 <e42232> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1384620 <e42228> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13846e0 <e42223> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13847b0 <e19668> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13848d0 <e38087> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x556dc1384a40 <e29256> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1384bb0 <e42224> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x556dc1384d30 <e42219> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1384d30 <e42219> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1384f50 <e42215> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1385010 <e42210> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13850e0 <e19601> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1385200 <e38062> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1385370 <e29222> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13854e0 <e42211> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x556dc1385660 <e42206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1385660 <e42206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1385880 <e42280> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1385940 <e42277> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1385f90 <e42271> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1385ac0 <e42278> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1385b90 <e19960> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1385cb0 <e38235> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h5e0
    1:2:2:3: CONST 0x556dc1385e20 <e29434> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1385f90 <e42271> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13861b0 <e42267> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1386270 <e42262> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1386340 <e19883> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1386460 <e38186> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x556dc13865d0 <e29379> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1386740 <e42263> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x556dc13868c0 <e42258> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13868c0 <e42258> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1386ae0 <e42254> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1386ba0 <e42249> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1386c70 <e19816> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1386d90 <e38161> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:1:3: CONST 0x556dc1386f00 <e29345> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1387070 <e42250> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x556dc13871f0 <e42245> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13871f0 <e42245> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1387410 <e42319> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13874d0 <e42316> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1387b20 <e42310> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1387650 <e42317> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1387720 <e20175> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1387840 <e38334> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h600
    1:2:2:3: CONST 0x556dc13879b0 <e29557> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1387b20 <e42310> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1387d40 <e42306> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1387e00 <e42301> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1387ed0 <e20098> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1387ff0 <e38285> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h0
    1:2:1:3: CONST 0x556dc1388160 <e29502> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13882d0 <e42302> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x556dc1388450 <e42297> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1388450 <e42297> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1388670 <e42293> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1388730 <e42288> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1388800 <e20031> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1388920 <e38260> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1388a90 <e29468> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1388c00 <e42289> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x556dc1388d80 <e42284> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1388d80 <e42284> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1388fa0 <e42358> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1389060 <e42355> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13896b0 <e42349> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13891e0 <e42356> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13892b0 <e20390> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13893d0 <e38433> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h620
    1:2:2:3: CONST 0x556dc1389540 <e29680> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13896b0 <e42349> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13898d0 <e42345> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1389990 <e42340> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1389a60 <e20313> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1389b80 <e38384> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h22
    1:2:1:3: CONST 0x556dc1389cf0 <e29625> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1389e60 <e42341> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x556dc1389fe0 <e42336> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1389fe0 <e42336> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc138a200 <e42332> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138a2c0 <e42327> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc138a390 <e20246> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138a4b0 <e38359> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc138a620 <e29591> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138a790 <e42328> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x556dc138a910 <e42323> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc138a910 <e42323> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc138ab30 <e42397> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc138abf0 <e42394> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138b240 <e42388> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc138ad70 <e42395> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc138ae40 <e20605> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc138af60 <e38532> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h640
    1:2:2:3: CONST 0x556dc138b0d0 <e29803> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc138b240 <e42388> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc138b460 <e42384> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138b520 <e42379> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc138b5f0 <e20528> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138b710 <e38483> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h44
    1:2:1:3: CONST 0x556dc138b880 <e29748> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138b9f0 <e42380> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x556dc138bb70 <e42375> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc138bb70 <e42375> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc138bd90 <e42371> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138be50 <e42366> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc138bf20 <e20461> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138c040 <e38458> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc138c1b0 <e29714> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138c320 <e42367> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x556dc138c4a0 <e42362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc138c4a0 <e42362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc138c6c0 <e42436> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc138c780 <e42433> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138cdd0 <e42427> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc138c900 <e42434> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc138c9d0 <e20820> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc138caf0 <e38631> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h660
    1:2:2:3: CONST 0x556dc138cc60 <e29926> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc138cdd0 <e42427> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc138cff0 <e42423> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138d0b0 <e42418> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc138d180 <e20743> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138d2a0 <e38582> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h66
    1:2:1:3: CONST 0x556dc138d410 <e29871> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138d580 <e42419> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x556dc138d700 <e42414> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc138d700 <e42414> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc138d920 <e42410> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138d9e0 <e42405> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc138dab0 <e20676> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138dbd0 <e38557> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc138dd40 <e29837> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138deb0 <e42406> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x556dc138e030 <e42401> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc138e030 <e42401> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc138e250 <e42475> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc138e310 <e42472> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138e960 <e42466> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc138e490 <e42473> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc138e560 <e21035> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc138e680 <e38730> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h680
    1:2:2:3: CONST 0x556dc138e7f0 <e30049> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc138e960 <e42466> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc138eb80 <e42462> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138ec40 <e42457> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc138ed10 <e20958> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138ee30 <e38681> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h88
    1:2:1:3: CONST 0x556dc138efa0 <e29994> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138f110 <e42458> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x556dc138f290 <e42453> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc138f290 <e42453> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc138f4b0 <e42449> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc138f570 <e42444> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc138f640 <e20891> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc138f760 <e38656> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc138f8d0 <e29960> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc138fa40 <e42445> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x556dc138fbc0 <e42440> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc138fbc0 <e42440> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc138fde0 <e42514> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc138fea0 <e42511> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13904f0 <e42505> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1390020 <e42512> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13900f0 <e21250> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1390210 <e38829> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h6a0
    1:2:2:3: CONST 0x556dc1390380 <e30172> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13904f0 <e42505> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1390710 <e42501> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13907d0 <e42496> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13908a0 <e21173> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13909c0 <e38780> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'haa
    1:2:1:3: CONST 0x556dc1390b30 <e30117> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1390ca0 <e42497> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x556dc1390e20 <e42492> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1390e20 <e42492> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1391040 <e42488> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1391100 <e42483> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13911d0 <e21106> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13912f0 <e38755> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1391460 <e30083> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13915d0 <e42484> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x556dc1391750 <e42479> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1391750 <e42479> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1391970 <e42553> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1391a30 <e42550> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1392080 <e42544> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1391bb0 <e42551> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1391c80 <e21465> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1391da0 <e38928> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h6c0
    1:2:2:3: CONST 0x556dc1391f10 <e30295> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1392080 <e42544> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13922a0 <e42540> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1392360 <e42535> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1392430 <e21388> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1392550 <e38879> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x556dc13926c0 <e30240> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1392830 <e42536> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x556dc13929b0 <e42531> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13929b0 <e42531> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1392bd0 <e42527> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1392c90 <e42522> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1392d60 <e21321> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1392e80 <e38854> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1392ff0 <e30206> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1393160 <e42523> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x556dc13932e0 <e42518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13932e0 <e42518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1393500 <e42592> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13935c0 <e42589> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1393c10 <e42583> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1393740 <e42590> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1393810 <e21680> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1393930 <e39027> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h6e0
    1:2:2:3: CONST 0x556dc1393aa0 <e30418> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1393c10 <e42583> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1393e30 <e42579> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1393ef0 <e42574> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1393fc0 <e21603> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13940e0 <e38978> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'hee
    1:2:1:3: CONST 0x556dc1394250 <e30363> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13943c0 <e42575> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x556dc1394540 <e42570> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1394540 <e42570> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1394760 <e42566> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1394820 <e42561> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13948f0 <e21536> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1394a10 <e38953> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1394b80 <e30329> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1394cf0 <e42562> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x556dc1394e70 <e42557> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1394e70 <e42557> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1395090 <e42631> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1395150 <e42628> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13957a0 <e42622> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13952d0 <e42629> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13953a0 <e21895> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13954c0 <e39126> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h700
    1:2:2:3: CONST 0x556dc1395630 <e30541> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13957a0 <e42622> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13959c0 <e42618> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1395a80 <e42613> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1395b50 <e21818> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1395c70 <e39077> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h110
    1:2:1:3: CONST 0x556dc1395de0 <e30486> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1395f50 <e42614> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x556dc13960d0 <e42609> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13960d0 <e42609> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13962f0 <e42605> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13963b0 <e42600> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1396480 <e21751> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13965a0 <e39052> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1396710 <e30452> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1396880 <e42601> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x556dc1396a00 <e42596> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1396a00 <e42596> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc1396c20 <e42670> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1396ce0 <e42667> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1397330 <e42661> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc1396e60 <e42668> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1396f30 <e22110> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1397050 <e39225> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h720
    1:2:2:3: CONST 0x556dc13971c0 <e30664> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1397330 <e42661> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1397550 <e42657> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1397610 <e42652> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13976e0 <e22033> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1397800 <e39176> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h132
    1:2:1:3: CONST 0x556dc1397970 <e30609> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1397ae0 <e42653> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x556dc1397c60 <e42648> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc1397c60 <e42648> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1397e80 <e42644> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1397f40 <e42639> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1398010 <e21966> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1398130 <e39151> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc13982a0 <e30575> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1398410 <e42640> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x556dc1398590 <e42635> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc1398590 <e42635> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13987b0 <e42709> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1398870 <e42706> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1398ec0 <e42700> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13989f0 <e42707> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc1398ac0 <e22325> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc1398be0 <e39324> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h740
    1:2:2:3: CONST 0x556dc1398d50 <e30787> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc1398ec0 <e42700> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13990e0 <e42696> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13991a0 <e42691> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc1399270 <e22248> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1399390 <e39275> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h154
    1:2:1:3: CONST 0x556dc1399500 <e30732> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1399670 <e42692> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x556dc13997f0 <e42687> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13997f0 <e42687> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc1399a10 <e42683> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc1399ad0 <e42678> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc1399ba0 <e22181> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc1399cc0 <e39250> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc1399e30 <e30698> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc1399fa0 <e42679> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x556dc139a120 <e42674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc139a120 <e42674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc139a340 <e42748> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc139a400 <e42745> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139aa50 <e42739> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc139a580 <e42746> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc139a650 <e22540> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc139a770 <e39423> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h760
    1:2:2:3: CONST 0x556dc139a8e0 <e30910> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc139aa50 <e42739> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc139ac70 <e42735> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139ad30 <e42730> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc139ae00 <e22463> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139af20 <e39374> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h176
    1:2:1:3: CONST 0x556dc139b090 <e30855> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139b200 <e42731> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x556dc139b380 <e42726> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc139b380 <e42726> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc139b5a0 <e42722> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139b660 <e42717> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc139b730 <e22396> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139b850 <e39349> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc139b9c0 <e30821> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139bb30 <e42718> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x556dc139bcb0 <e42713> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc139bcb0 <e42713> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc139bed0 <e42787> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc139bf90 <e42784> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139c5e0 <e42778> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc139c110 <e42785> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc139c1e0 <e22755> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc139c300 <e39522> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h780
    1:2:2:3: CONST 0x556dc139c470 <e31033> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc139c5e0 <e42778> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc139c800 <e42774> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139c8c0 <e42769> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc139c990 <e22678> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139cab0 <e39473> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h198
    1:2:1:3: CONST 0x556dc139cc20 <e30978> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139cd90 <e42770> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x556dc139cf10 <e42765> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc139cf10 <e42765> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc139d130 <e42761> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139d1f0 <e42756> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc139d2c0 <e22611> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139d3e0 <e39448> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc139d550 <e30944> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139d6c0 <e42757> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x556dc139d840 <e42752> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc139d840 <e42752> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc139da60 <e42826> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc139db20 <e42823> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139e170 <e42817> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc139dca0 <e42824> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc139dd70 <e22970> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc139de90 <e39621> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h7a0
    1:2:2:3: CONST 0x556dc139e000 <e31156> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc139e170 <e42817> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc139e390 <e42813> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139e450 <e42808> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc139e520 <e22893> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139e640 <e39572> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x556dc139e7b0 <e31101> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139e920 <e42809> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x556dc139eaa0 <e42804> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc139eaa0 <e42804> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc139ecc0 <e42800> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139ed80 <e42795> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc139ee50 <e22826> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc139ef70 <e39547> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc139f0e0 <e31067> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc139f250 <e42796> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x556dc139f3d0 <e42791> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc139f3d0 <e42791> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc139f5f0 <e42865> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc139f6b0 <e42862> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139fd00 <e42856> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc139f830 <e42863> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc139f900 <e23185> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc139fa20 <e39720> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h7c0
    1:2:2:3: CONST 0x556dc139fb90 <e31279> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc139fd00 <e42856> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc139ff20 <e42852> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc139ffe0 <e42847> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13a00b0 <e23108> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13a01d0 <e39671> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x556dc13a0340 <e31224> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13a04b0 <e42848> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x556dc13a0630 <e42843> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13a0630 <e42843> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13a0850 <e42839> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13a0910 <e42834> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13a09e0 <e23041> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13a0b00 <e39646> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc13a0c70 <e31190> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13a0de0 <e42835> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x556dc13a0f60 <e42830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13a0f60 <e42830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x556dc13a1180 <e42904> {c25ak} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13a1240 <e42901> {c25ak} @dt=0x556dc10a0130@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13a1890 <e42895> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x556dc13a13c0 <e42902> {c25bf} @dt=0x556dc10a0130@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x556dc13a1490 <e23400> {c25ay} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x556dc1334550 <e9689> {c14au} @dt=0x556dc10a1b50@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x556dc13a15b0 <e39819> {c25bf} @dt=0x556dc10b2590@(G/w11)  11'h7e0
    1:2:2:3: CONST 0x556dc13a1720 <e31402> {c25bf} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2: VAR 0x556dc13a1890 <e42895> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13a1ab0 <e42891> {c24ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13a1b70 <e42886> {c24bh} @dt=0x556dc1099a90@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x556dc13a1c40 <e23323> {c24ay} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [RV] <- VAR 0x556dc10b1ea0 <e39840> {c4ax} @dt=0x556dc1099d20@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13a1d60 <e39770> {c24bh} @dt=0x556dc10b14d0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x556dc13a1ed0 <e31347> {c24bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13a2040 <e42887> {c24ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x556dc13a21c0 <e42882> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x556dc13a21c0 <e42882> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x556dc13a23e0 <e42878> {c23ak} @dt=0x556dc1099a90@(G/w34)
    1:2:1: SEL 0x556dc13a24a0 <e42873> {c23bh} @dt=0x556dc1099a90@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x556dc13a2570 <e23256> {c23ay} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [RV] <- VAR 0x556dc10aaed0 <e39846> {c5aw} @dt=0x556dc109af90@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x556dc13a2690 <e39745> {c23bh} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:1:3: CONST 0x556dc13a2800 <e31313> {c23bh} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: VARREF 0x556dc13a2970 <e42874> {c23ak} @dt=0x556dc1099a90@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x556dc13a2af0 <e42869> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x556dc13a2af0 <e42869> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNALIAS 0x556dc13a2d10 <e48747> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13a2dd0 <e48744> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13a2ef0 <e48745> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13a3d30 <e48785> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13a3010 <e48756> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13a30d0 <e48753> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13a31f0 <e48754> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13a3ee0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13a3310 <e48765> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13a33d0 <e48762> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1336280 <e40412> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13a3550 <e48763> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13a40a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13a3670 <e48774> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13a3730 <e48771> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1335950 <e40425> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13a38b0 <e48772> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13a4250 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13a39d0 <e48783> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13a3a90 <e48780> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1335020 <e40438> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13a3c10 <e48781> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13a4400 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13a3d30 <e48785> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13a3ee0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13a40a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13a4250 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13a4400 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13a45b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13a4760 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13a4c80 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13a4d40 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13a4e10 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13a4f80 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13a50f0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13a5260 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x556dc1335020 <e40438> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13a53e0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13a54a0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13a5560 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1336280 <e40412> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13a56e0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1335950 <e40425> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13a5860 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13a45b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13a59d0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13a5a90 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13a5b50 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1336280 <e40412> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13a5cd0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1335950 <e40425> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13a5e50 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13a4760 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13a5fc0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13a6080 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13a6140 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13a6200 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13a6510 <e60710#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc115b2a0 <e60708#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13a63f0 <e60704#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13a65d0 <e60705#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13a6980 <e60706#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13a6750 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13a6c60 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13a6d20 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13a6de0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13a45b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13a6f50 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13a7020 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13a71a0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13a7310 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13a7480 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13a7540 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13a4760 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13a76b0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13a7780 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13a7900 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13a7a70 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13a7be0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13a7ca0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13a7d60 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13a7e30 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13a7fa0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13a8110 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13a8280 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13a8350 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13a84c0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13a8630 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13a87a0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13a8870 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13a89f0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13a8b60 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13a8cd0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13a8d90 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13a8e50 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13a8f20 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13a9090 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13a9200 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13a9370 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13a9440 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13a4910 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13a95b0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13a9720 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13a9890 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13a9960 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13a4ac0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13a9ae0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13a9c50 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13a9dc0 <e48799> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13a9e80 <e48796> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13a9fa0 <e48797> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13aade0 <e48837> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13aa0c0 <e48808> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13aa180 <e48805> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13aa2a0 <e48806> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13aaf90 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13aa3c0 <e48817> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13aa480 <e48814> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1337e10 <e40451> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13aa600 <e48815> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13ab150 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13aa720 <e48826> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13aa7e0 <e48823> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc13374e0 <e40464> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13aa960 <e48824> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13ab300 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13aaa80 <e48835> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13aab40 <e48832> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1336bb0 <e40477> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13aacc0 <e48833> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13ab4b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13aade0 <e48837> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13aaf90 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13ab150 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13ab300 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13ab4b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13ab660 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13ab810 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13abd30 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13abdf0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13abec0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13ac030 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13ac1a0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13ac310 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x556dc1336bb0 <e40477> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13ac490 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13ac550 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13ac610 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1337e10 <e40451> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13ac790 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc13374e0 <e40464> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13ac910 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13ab660 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13aca80 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13acb40 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13acc00 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1337e10 <e40451> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13acd80 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc13374e0 <e40464> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13acf00 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13ab810 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13ad070 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13ad130 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13ad1f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13ad2b0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13ad5c0 <e60726#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13a68c0 <e60724#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13ad4a0 <e60720#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13ad680 <e60721#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13ada30 <e60722#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13ad800 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13add10 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13addd0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13ade90 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13ab660 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13ae000 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13ae0d0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ae250 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13ae3c0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13ae530 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13ae5f0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13ab810 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13ae760 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13ae830 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ae9b0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13aeb20 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13aec90 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13aed50 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13aee10 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13aeee0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13af050 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13af1c0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13af330 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13af400 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13af570 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13af6e0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13af850 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13af920 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13afaa0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13afc10 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13afd80 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13afe40 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13aff00 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13affd0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13b0140 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13b02b0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13b0420 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13b04f0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ab9c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13b0660 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13b07d0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13b0940 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13b0a10 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13abb70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13b0b90 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13b0d00 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13b0e70 <e48851> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13b0f30 <e48848> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13b1050 <e48849> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13b1e90 <e48889> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b1170 <e48860> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13b1230 <e48857> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13b1350 <e48858> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13b2040 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b1470 <e48869> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13b1530 <e48866> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13399a0 <e40490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13b16b0 <e48867> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13b2200 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b17d0 <e48878> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13b1890 <e48875> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1339070 <e40503> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13b1a10 <e48876> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13b23b0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b1b30 <e48887> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13b1bf0 <e48884> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1338740 <e40516> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13b1d70 <e48885> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13b2560 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13b1e90 <e48889> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13b2040 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13b2200 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13b23b0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13b2560 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13b2710 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13b28c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13b2de0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13b2ea0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13b2f70 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13b30e0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13b3250 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13b33c0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x556dc1338740 <e40516> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13b3540 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13b3600 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13b36c0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13399a0 <e40490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13b3840 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1339070 <e40503> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13b39c0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13b2710 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13b3b30 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13b3bf0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13b3cb0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13399a0 <e40490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13b3e30 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1339070 <e40503> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13b3fb0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13b28c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13b4120 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13b41e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13b42a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13b4360 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13b4670 <e60742#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13ad970 <e60740#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13b4550 <e60736#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13b4730 <e60737#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13b4ae0 <e60738#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13b48b0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13b4dc0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13b4e80 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13b4f40 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13b2710 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13b50b0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13b5180 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13b5300 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13b5470 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13b55e0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13b56a0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13b28c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13b5810 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13b58e0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13b5a60 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13b5bd0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13b5d40 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13b5e00 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13b5ec0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13b5f90 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13b6100 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13b6270 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13b63e0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13b64b0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13b6620 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13b6790 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13b6900 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13b69d0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13b6b50 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13b6cc0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13b6e30 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13b6ef0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13b6fb0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13b7080 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13b71f0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13b7360 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13b74d0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13b75a0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b2a70 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13b7710 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13b7880 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13b79f0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13b7ac0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b2c20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13b7c40 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13b7db0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13b7f20 <e48903> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13b7fe0 <e48900> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13b8100 <e48901> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13b8f40 <e48941> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b8220 <e48912> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13b82e0 <e48909> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13b8400 <e48910> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13b90f0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b8520 <e48921> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13b85e0 <e48918> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc133b530 <e40529> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13b8760 <e48919> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13b92b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b8880 <e48930> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13b8940 <e48927> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc133ac00 <e40542> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13b8ac0 <e48928> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13b9460 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13b8be0 <e48939> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13b8ca0 <e48936> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133a2d0 <e40555> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13b8e20 <e48937> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13b9610 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13b8f40 <e48941> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13b90f0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13b92b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13b9460 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13b9610 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13b97c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13b9970 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13b9e90 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13b9f50 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13ba020 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13ba190 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13ba300 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13ba470 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x556dc133a2d0 <e40555> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13ba5f0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13ba6b0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13ba770 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc133b530 <e40529> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13ba8f0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc133ac00 <e40542> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13baa70 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13b97c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13babe0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13baca0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13bad60 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc133b530 <e40529> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13baee0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc133ac00 <e40542> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13bb060 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13b9970 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13bb1d0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13bb290 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13bb350 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13bb410 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13bb720 <e60758#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13b4a20 <e60756#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13bb600 <e60752#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13bb7e0 <e60753#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13bbb90 <e60754#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13bb960 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13bbe70 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13bbf30 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13bbff0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13b97c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13bc160 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13bc230 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13bc3b0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13bc520 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13bc690 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13bc750 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13b9970 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13bc8c0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13bc990 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13bcb10 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13bcc80 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13bcdf0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13bceb0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13bcf70 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13bd040 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13bd1b0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13bd320 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13bd490 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13bd560 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13bd6d0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13bd840 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13bd9b0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13bda80 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13bdc00 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13bdd70 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13bdee0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13bdfa0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13be060 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13be130 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13be2a0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13be410 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13be580 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13be650 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13b9b20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13be7c0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13be930 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13beaa0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13beb70 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13b9cd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13becf0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13bee60 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13befd0 <e48955> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13bf090 <e48952> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13bf1b0 <e48953> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13bfff0 <e48993> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13bf2d0 <e48964> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13bf390 <e48961> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13bf4b0 <e48962> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13c01a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13bf5d0 <e48973> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13bf690 <e48970> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc133d0c0 <e40568> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13bf810 <e48971> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13c0360 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13bf930 <e48982> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13bf9f0 <e48979> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc133c790 <e40581> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13bfb70 <e48980> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13c0510 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13bfc90 <e48991> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13bfd50 <e48988> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133be60 <e40594> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13bfed0 <e48989> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13c06c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13bfff0 <e48993> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13c01a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13c0360 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13c0510 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13c06c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13c0870 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13c0a20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13c0f40 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13c1000 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13c10d0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13c1240 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13c13b0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13c1520 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x556dc133be60 <e40594> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13c16a0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13c1760 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13c1820 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc133d0c0 <e40568> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13c19a0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc133c790 <e40581> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13c1b20 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13c0870 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13c1c90 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13c1d50 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13c1e10 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc133d0c0 <e40568> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13c1f90 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc133c790 <e40581> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13c2110 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13c0a20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13c2280 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13c2340 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13c2400 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13c24c0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13c27d0 <e60774#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13bbad0 <e60772#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13c26b0 <e60768#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13c2890 <e60769#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13c2c40 <e60770#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13c2a10 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13c2f20 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13c2fe0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13c30a0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13c0870 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13c3210 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13c32e0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13c3460 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13c35d0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13c3740 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13c3800 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13c0a20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13c3970 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13c3a40 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13c3bc0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13c3d30 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13c3ea0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13c3f60 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13c4020 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13c40f0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13c4260 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13c43d0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13c4540 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13c4610 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13c4780 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13c48f0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13c4a60 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13c4b30 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13c4cb0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13c4e20 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13c4f90 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13c5050 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13c5110 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13c51e0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13c5350 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13c54c0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13c5630 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13c5700 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c0bd0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13c5870 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13c59e0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13c5b50 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13c5c20 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c0d80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13c5da0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13c5f10 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13c6080 <e49007> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13c6140 <e49004> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13c6260 <e49005> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13c70a0 <e49045> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13c6380 <e49016> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13c6440 <e49013> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13c6560 <e49014> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13c7250 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13c6680 <e49025> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13c6740 <e49022> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc133ec50 <e40607> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13c68c0 <e49023> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13c7410 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13c69e0 <e49034> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13c6aa0 <e49031> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc133e320 <e40620> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13c6c20 <e49032> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13c75c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13c6d40 <e49043> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13c6e00 <e49040> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133d9f0 <e40633> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13c6f80 <e49041> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13c7770 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13c70a0 <e49045> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13c7250 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13c7410 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13c75c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13c7770 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13c7920 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13c7ad0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13c7ff0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13c80b0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13c8180 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13c82f0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13c8460 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13c85d0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x556dc133d9f0 <e40633> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13c8750 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13c8810 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13c88d0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc133ec50 <e40607> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13c8a50 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc133e320 <e40620> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13c8bd0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13c7920 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13c8d40 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13c8e00 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13c8ec0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc133ec50 <e40607> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13c9040 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc133e320 <e40620> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13c91c0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13c7ad0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13c9330 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13c93f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13c94b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13c9570 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13c9880 <e60790#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13c2b80 <e60788#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13c9760 <e60784#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13c9940 <e60785#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13c9cf0 <e60786#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13c9ac0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13c9fd0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13ca090 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13ca150 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13c7920 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13ca2c0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13ca390 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ca510 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13ca680 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13ca7f0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13ca8b0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13c7ad0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13caa20 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13caaf0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13cac70 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13cade0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13caf50 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13cb010 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13cb0d0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13cb1a0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13cb310 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13cb480 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13cb5f0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13cb6c0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13cb830 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13cb9a0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13cbb10 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13cbbe0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13cbd60 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13cbed0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13cc040 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13cc100 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13cc1c0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13cc290 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13cc400 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13cc570 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13cc6e0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13cc7b0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13c7c80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13cc920 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13cca90 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13ccc00 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13cccd0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13c7e30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13cce50 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13ccfc0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13cd130 <e49059> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13cd1f0 <e49056> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13cd310 <e49057> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13ce150 <e49097> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13cd430 <e49068> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13cd4f0 <e49065> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13cd610 <e49066> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13ce300 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13cd730 <e49077> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13cd7f0 <e49074> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13407e0 <e40646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13cd970 <e49075> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13ce4c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13cda90 <e49086> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13cdb50 <e49083> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc133feb0 <e40659> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13cdcd0 <e49084> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13ce670 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13cddf0 <e49095> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13cdeb0 <e49092> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc133f580 <e40672> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13ce030 <e49093> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13ce820 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce150 <e49097> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce300 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce4c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce670 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce820 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13ce9d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13ceb80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13cf0a0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13cf160 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13cf230 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13cf3a0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13cf510 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13cf680 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x556dc133f580 <e40672> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13cf800 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13cf8c0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13cf980 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13407e0 <e40646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13cfb00 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc133feb0 <e40659> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13cfc80 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13ce9d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13cfdf0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13cfeb0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13cff70 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13407e0 <e40646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13d00f0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc133feb0 <e40659> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13d0270 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13ceb80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13d03e0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13d04a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13d0560 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13d0620 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13d0930 <e60806#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13c9c30 <e60804#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13d0810 <e60800#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13d09f0 <e60801#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13d0da0 <e60802#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13d0b70 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13d1080 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13d1140 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13d1200 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13ce9d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13d1370 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d1440 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d15c0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13d1730 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13d18a0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13d1960 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13ceb80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13d1ad0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d1ba0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d1d20 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13d1e90 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13d2000 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13d20c0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13d2180 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13d2250 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13d23c0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13d2530 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13d26a0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13d2770 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13d28e0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13d2a50 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13d2bc0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d2c90 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d2e10 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13d2f80 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13d30f0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13d31b0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13d3270 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13d3340 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13d34b0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13d3620 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13d3790 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13d3860 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13ced30 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13d39d0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13d3b40 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13d3cb0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d3d80 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13ceee0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d3f00 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13d4070 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13d41e0 <e49111> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13d42a0 <e49108> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13d43c0 <e49109> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13d5200 <e49149> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13d44e0 <e49120> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13d45a0 <e49117> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13d46c0 <e49118> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13d53b0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13d47e0 <e49129> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13d48a0 <e49126> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1342370 <e40685> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13d4a20 <e49127> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13d5570 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13d4b40 <e49138> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13d4c00 <e49135> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1341a40 <e40698> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13d4d80 <e49136> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13d5720 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13d4ea0 <e49147> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13d4f60 <e49144> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1341110 <e40711> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13d50e0 <e49145> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13d58d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13d5200 <e49149> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13d53b0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13d5570 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13d5720 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13d58d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13d5a80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13d5c30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13d6150 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13d6210 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13d62e0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13d6450 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13d65c0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13d6730 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x556dc1341110 <e40711> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13d68b0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13d6970 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13d6a30 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1342370 <e40685> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13d6bb0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1341a40 <e40698> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13d6d30 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13d5a80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13d6ea0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13d6f60 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13d7020 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1342370 <e40685> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13d71a0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1341a40 <e40698> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13d7320 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13d5c30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13d7490 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13d7550 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13d7610 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13d76d0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13d79e0 <e60822#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13d0ce0 <e60820#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13d78c0 <e60816#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13d7aa0 <e60817#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13d7e50 <e60818#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13d7c20 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13d8130 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13d81f0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13d82b0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13d5a80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13d8420 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d84f0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d8670 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13d87e0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13d8950 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13d8a10 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13d5c30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13d8b80 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d8c50 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d8dd0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13d8f40 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13d90b0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13d9170 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13d9230 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13d9300 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13d9470 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13d95e0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13d9750 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13d9820 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13d9990 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13d9b00 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13d9c70 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13d9d40 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13d9ec0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13da030 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13da1a0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13da260 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13da320 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13da3f0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13da560 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13da6d0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13da840 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13da910 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13d5de0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13daa80 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13dabf0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13dad60 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13dae30 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13d5f90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13dafb0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13db120 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13db290 <e49163> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13db350 <e49160> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13db470 <e49161> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13dc2b0 <e49201> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13db590 <e49172> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13db650 <e49169> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13db770 <e49170> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13dc460 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13db890 <e49181> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13db950 <e49178> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1343f00 <e40724> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13dbad0 <e49179> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13dc620 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13dbbf0 <e49190> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13dbcb0 <e49187> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13435d0 <e40737> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13dbe30 <e49188> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13dc7d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13dbf50 <e49199> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13dc010 <e49196> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1342ca0 <e40750> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13dc190 <e49197> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13dc980 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13dc2b0 <e49201> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13dc460 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13dc620 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13dc7d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13dc980 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13dcb30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13dcce0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13dd200 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13dd2c0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13dd390 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13dd500 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13dd670 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13dd7e0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x556dc1342ca0 <e40750> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13dd960 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13dda20 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13ddae0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1343f00 <e40724> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13ddc60 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13435d0 <e40737> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13ddde0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13dcb30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13ddf50 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13de010 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13de0d0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1343f00 <e40724> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13de250 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13435d0 <e40737> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13de3d0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13dcce0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13de540 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13de600 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13de6c0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13de780 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13dea90 <e60838#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13d7d90 <e60836#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13de970 <e60832#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13deb50 <e60833#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13def00 <e60834#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13decd0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13df1e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13df2a0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13df360 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13dcb30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13df4d0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13df5a0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13df720 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13df890 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13dfa00 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13dfac0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13dcce0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13dfc30 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13dfd00 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13dfe80 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13dfff0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13e0160 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13e0220 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13e02e0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13e03b0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13e0520 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13e0690 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13e0800 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13e08d0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13e0a40 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13e0bb0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13e0d20 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e0df0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e0f70 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13e10e0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13e1250 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13e1310 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13e13d0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13e14a0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13e1610 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13e1780 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13e18f0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13e19c0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13dce90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13e1b30 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13e1ca0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13e1e10 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e1ee0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13dd040 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e2060 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13e21d0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13e2340 <e49215> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13e2400 <e49212> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13e2520 <e49213> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13e3360 <e49253> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e2640 <e49224> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13e2700 <e49221> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13e2820 <e49222> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13e3510 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e2940 <e49233> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13e2a00 <e49230> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1345a90 <e40763> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13e2b80 <e49231> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13e36d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e2ca0 <e49242> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13e2d60 <e49239> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1345160 <e40776> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13e2ee0 <e49240> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13e3880 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e3000 <e49251> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13e30c0 <e49248> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1344830 <e40789> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13e3240 <e49249> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13e3a30 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13e3360 <e49253> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13e3510 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13e36d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13e3880 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13e3a30 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13e3be0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13e3d90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13e42b0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13e4370 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13e4440 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13e45b0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13e4720 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13e4890 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x556dc1344830 <e40789> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13e4a10 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13e4ad0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13e4b90 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1345a90 <e40763> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13e4d10 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1345160 <e40776> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13e4e90 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13e3be0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13e5000 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13e50c0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13e5180 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1345a90 <e40763> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13e5300 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1345160 <e40776> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13e5480 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13e3d90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13e55f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13e56b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13e5770 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13e5830 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13e5b40 <e60854#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13dee40 <e60852#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13e5a20 <e60848#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13e5c00 <e60849#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13e5fb0 <e60850#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13e5d80 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13e6290 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13e6350 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13e6410 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13e3be0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13e6580 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e6650 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e67d0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13e6940 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13e6ab0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13e6b70 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13e3d90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13e6ce0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e6db0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e6f30 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13e70a0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13e7210 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13e72d0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13e7390 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13e7460 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13e75d0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13e7740 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13e78b0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13e7980 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13e7af0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13e7c60 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13e7dd0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e7ea0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e8020 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13e8190 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13e8300 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13e83c0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13e8480 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13e8550 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13e86c0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13e8830 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13e89a0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13e8a70 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13e3f40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13e8be0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13e8d50 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13e8ec0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13e8f90 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13e40f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13e9110 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13e9280 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13e93f0 <e49267> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13e94b0 <e49264> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13e95d0 <e49265> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13ea410 <e49305> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e96f0 <e49276> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13e97b0 <e49273> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13e98d0 <e49274> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13ea5d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e99f0 <e49285> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13e9ab0 <e49282> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1347620 <e40802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13e9c30 <e49283> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13ea790 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13e9d50 <e49294> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13e9e10 <e49291> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc1346cf0 <e40815> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13e9f90 <e49292> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13ea940 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13ea0b0 <e49303> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13ea170 <e49300> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13463c0 <e40828> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13ea2f0 <e49301> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13eaaf0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13ea410 <e49305> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13ea5d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13ea790 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13ea940 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13eaaf0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13eacb0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13eae60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13eb390 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13eb450 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13eb520 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13eb6a0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13eb810 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13eb980 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x556dc13463c0 <e40828> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13ebb00 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13ebbc0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13ebc80 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1347620 <e40802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13ebe00 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc1346cf0 <e40815> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13ebf80 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13eacb0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13ec0f0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13ec1b0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13ec270 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1347620 <e40802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13ec3f0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc1346cf0 <e40815> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13ec570 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13eae60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13ec6e0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13ec7a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13ec860 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13ec920 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13ecc30 <e60870#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13e5ef0 <e60868#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13ecb10 <e60864#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13eccf0 <e60865#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13ed0b0 <e60866#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13ece70 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13ed3a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13ed460 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13ed520 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13eacb0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13ed690 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13ed760 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ed8e0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13eda50 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13edbc0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13edc80 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13eae60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13eddf0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13edec0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ee040 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13ee1b0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13ee320 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13ee3e0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13ee4a0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13ee570 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13ee6f0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13ee860 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13ee9d0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13eeaa0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13eec20 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13eed90 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13eef00 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13eefd0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13ef150 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13ef2c0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13ef430 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13ef4f0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13ef5b0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13ef680 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13ef800 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13ef970 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13efae0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13efbb0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13eb010 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13efd30 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13efea0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13f0010 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13f00e0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13eb1d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13f0260 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13f03d0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13f0540 <e49319> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13f0600 <e49316> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13f0720 <e49317> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13f1560 <e49357> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f0840 <e49328> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13f0900 <e49325> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13f0a20 <e49326> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13f1720 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f0b40 <e49337> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13f0c00 <e49334> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13491b0 <e40841> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13f0d80 <e49335> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13f18e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f0ea0 <e49346> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13f0f60 <e49343> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1348880 <e40854> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13f10e0 <e49344> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13f1a90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f1200 <e49355> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13f12c0 <e49352> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1347f50 <e40867> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13f1440 <e49353> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13f1c40 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13f1560 <e49357> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13f1720 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13f18e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13f1a90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13f1c40 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13f1e00 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13f1fb0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13f24e0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13f25a0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13f2670 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13f27f0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13f2960 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13f2ad0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x556dc1347f50 <e40867> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13f2c50 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13f2d10 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13f2dd0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13491b0 <e40841> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13f2f50 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1348880 <e40854> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13f30d0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13f1e00 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13f3240 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13f3300 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13f33c0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13491b0 <e40841> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13f3540 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1348880 <e40854> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13f36c0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13f1fb0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13f3830 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13f38f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13f39b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13f3a70 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13f3d80 <e60886#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13ecff0 <e60884#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13f3c60 <e60880#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13f3e40 <e60881#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13f4200 <e60882#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13f3fc0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13f44f0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13f45b0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13f4670 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13f1e00 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13f47e0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13f48b0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13f4a30 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13f4ba0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13f4d10 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13f4dd0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13f1fb0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13f4f40 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13f5010 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13f5190 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13f5300 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13f5470 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13f5530 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13f55f0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13f56c0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13f5840 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13f59b0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13f5b20 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13f5bf0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13f5d70 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13f5ee0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13f6050 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13f6120 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13f62a0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13f6410 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13f6580 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13f6640 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13f6700 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13f67d0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13f6950 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13f6ac0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13f6c30 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13f6d00 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f2160 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13f6e80 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13f6ff0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13f7160 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13f7230 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f2320 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13f73b0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13f7520 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13f7690 <e49371> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13f7750 <e49368> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13f7870 <e49369> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13f86b0 <e49409> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f7990 <e49380> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13f7a50 <e49377> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13f7b70 <e49378> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13f8870 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f7c90 <e49389> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13f7d50 <e49386> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc134ad40 <e40880> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13f7ed0 <e49387> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13f8a30 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f7ff0 <e49398> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13f80b0 <e49395> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc134a410 <e40893> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13f8230 <e49396> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13f8be0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13f8350 <e49407> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13f8410 <e49404> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1349ae0 <e40906> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13f8590 <e49405> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13f8d90 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13f86b0 <e49409> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13f8870 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13f8a30 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13f8be0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13f8d90 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13f8f50 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc13f9100 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc13f9630 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc13f96f0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc13f97c0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc13f9940 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc13f9ab0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc13f9c20 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x556dc1349ae0 <e40906> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc13f9da0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc13f9e60 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13f9f20 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc134ad40 <e40880> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13fa0a0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc134a410 <e40893> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13fa220 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc13f8f50 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc13fa390 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc13fa450 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc13fa510 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc134ad40 <e40880> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc13fa690 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc134a410 <e40893> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13fa810 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc13f9100 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc13fa980 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc13faa40 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc13fab00 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc13fabc0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc13faed0 <e60902#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13f4140 <e60900#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc13fadb0 <e60896#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc13faf90 <e60897#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc13fb350 <e60898#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc13fb110 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc13fb640 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc13fb700 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13fb7c0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc13f8f50 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13fb930 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13fba00 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13fbb80 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc13fbcf0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13fbe60 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc13fbf20 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc13f9100 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc13fc090 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13fc160 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13fc2e0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc13fc450 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13fc5c0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc13fc680 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13fc740 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13fc810 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13fc990 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc13fcb00 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13fcc70 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13fcd40 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13fcec0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc13fd030 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13fd1a0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13fd270 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13fd3f0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc13fd560 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc13fd6d0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc13fd790 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc13fd850 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc13fd920 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc13fdaa0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc13fdc10 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc13fdd80 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc13fde50 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc13f92b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc13fdfd0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc13fe140 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc13fe2b0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc13fe380 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc13f9470 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc13fe500 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc13fe670 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc13fe7e0 <e49423> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13fe8a0 <e49420> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13fe9c0 <e49421> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc13ff800 <e49461> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13feae0 <e49432> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc13feba0 <e49429> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc13fecc0 <e49430> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc13ff9c0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13fede0 <e49441> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13feea0 <e49438> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc134c8d0 <e40919> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc13ff020 <e49439> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc13ffb80 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13ff140 <e49450> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc13ff200 <e49447> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc134bfa0 <e40932> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc13ff380 <e49448> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc13ffd30 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc13ff4a0 <e49459> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc13ff560 <e49456> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134b670 <e40945> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc13ff6e0 <e49457> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc13ffee0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc13ff800 <e49461> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc13ff9c0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc13ffb80 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc13ffd30 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc13ffee0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14000a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1400250 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1400780 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1400840 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1400910 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1400a90 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1400c00 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1400d70 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x556dc134b670 <e40945> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1400ef0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1400fb0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1401070 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc134c8d0 <e40919> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14011f0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc134bfa0 <e40932> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1401370 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14000a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14014e0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14015a0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1401660 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc134c8d0 <e40919> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14017e0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc134bfa0 <e40932> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1401960 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1400250 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1401ad0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1401b90 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1401c50 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1401d10 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1402020 <e60918#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc13fb290 <e60916#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1401f00 <e60912#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14020e0 <e60913#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14024a0 <e60914#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1402260 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1402790 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1402850 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1402910 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14000a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1402a80 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1402b50 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1402cd0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1402e40 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1402fb0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1403070 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1400250 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14031e0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14032b0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1403430 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14035a0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1403710 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14037d0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1403890 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1403960 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1403ae0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1403c50 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1403dc0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1403e90 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1404010 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1404180 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14042f0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14043c0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1404540 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14046b0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1404820 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14048e0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14049a0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1404a70 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1404bf0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1404d60 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1404ed0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1404fa0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1400400 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1405120 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1405290 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1405400 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14054d0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14005c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1405650 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14057c0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1405930 <e49475> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14059f0 <e49472> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1405b10 <e49473> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1406950 <e49513> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1405c30 <e49484> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1405cf0 <e49481> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1405e10 <e49482> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1406b10 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1405f30 <e49493> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1405ff0 <e49490> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc134e460 <e40958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1406170 <e49491> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1406cd0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1406290 <e49502> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1406350 <e49499> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc134db30 <e40971> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14064d0 <e49500> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1406e80 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14065f0 <e49511> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14066b0 <e49508> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134d200 <e40984> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1406830 <e49509> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1407030 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1406950 <e49513> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1406b10 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1406cd0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1406e80 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1407030 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14071f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14073a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14078d0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1407990 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1407a60 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1407be0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1407d50 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1407ec0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x556dc134d200 <e40984> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1408040 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1408100 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14081c0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc134e460 <e40958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1408340 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc134db30 <e40971> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14084c0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14071f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1408630 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14086f0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14087b0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc134e460 <e40958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1408930 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc134db30 <e40971> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1408ab0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14073a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1408c20 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1408ce0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1408da0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1408e60 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1409170 <e60934#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14023e0 <e60932#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1409050 <e60928#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1409230 <e60929#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14095f0 <e60930#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14093b0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14098e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14099a0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1409a60 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14071f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1409bd0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1409ca0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1409e20 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1409f90 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc140a100 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc140a1c0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14073a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc140a330 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc140a400 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc140a580 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc140a6f0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc140a860 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc140a920 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc140a9e0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc140aab0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc140ac30 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc140ada0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc140af10 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc140afe0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc140b160 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc140b2d0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc140b440 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc140b510 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc140b690 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc140b800 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc140b970 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc140ba30 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc140baf0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc140bbc0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc140bd40 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc140beb0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc140c020 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc140c0f0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1407550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc140c270 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc140c3e0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc140c550 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc140c620 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1407710 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc140c7a0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc140c910 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc140ca80 <e49527> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc140cb40 <e49524> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc140cc60 <e49525> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc140daa0 <e49565> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc140cd80 <e49536> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc140ce40 <e49533> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc140cf60 <e49534> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc140dc60 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc140d080 <e49545> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc140d140 <e49542> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc134fff0 <e40997> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc140d2c0 <e49543> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc140de20 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc140d3e0 <e49554> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc140d4a0 <e49551> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc134f6c0 <e41010> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc140d620 <e49552> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc140dfd0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc140d740 <e49563> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc140d800 <e49560> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc134ed90 <e41023> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc140d980 <e49561> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc140e180 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc140daa0 <e49565> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc140dc60 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc140de20 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc140dfd0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc140e180 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc140e340 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc140e4f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc140ea20 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc140eae0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc140ebb0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc140ed30 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc140eea0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc140f010 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x556dc134ed90 <e41023> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc140f190 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc140f250 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc140f310 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc134fff0 <e40997> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc140f490 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc134f6c0 <e41010> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc140f610 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc140e340 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc140f780 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc140f840 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc140f900 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc134fff0 <e40997> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc140fa80 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc134f6c0 <e41010> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc140fc00 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc140e4f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc140fd70 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc140fe30 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc140fef0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc140ffb0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14102c0 <e60950#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1409530 <e60948#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14101a0 <e60944#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1410380 <e60945#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1410740 <e60946#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1410500 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1410a30 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1410af0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1410bb0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc140e340 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1410d20 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1410df0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1410f70 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14110e0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1411250 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1411310 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc140e4f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1411480 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1411550 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14116d0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1411840 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14119b0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1411a70 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1411b30 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1411c00 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1411d80 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1411ef0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1412060 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1412130 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14122b0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1412420 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1412590 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1412660 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14127e0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1412950 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1412ac0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1412b80 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1412c40 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1412d10 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1412e90 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1413000 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1413170 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1413240 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc140e6a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14133c0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1413530 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14136a0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1413770 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc140e860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14138f0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1413a60 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1413bd0 <e49579> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1413c90 <e49576> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1413db0 <e49577> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1414bf0 <e49617> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1413ed0 <e49588> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1413f90 <e49585> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14140b0 <e49586> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1414da0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14141d0 <e49597> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1414290 <e49594> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1351b80 <e41036> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1414410 <e49595> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1414f60 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1414530 <e49606> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14145f0 <e49603> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1351250 <e41049> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1414770 <e49604> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1415110 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1414890 <e49615> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1414950 <e49612> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1350920 <e41062> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1414ad0 <e49613> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14152c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1414bf0 <e49617> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1414da0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1414f60 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1415110 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14152c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1415470 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1415620 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1415b40 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1415c00 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1415cd0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1415e40 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1415fb0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1416120 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x556dc1350920 <e41062> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14162a0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1416360 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1416420 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1351b80 <e41036> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14165a0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1351250 <e41049> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1416720 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1415470 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1416890 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1416950 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1416a10 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1351b80 <e41036> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1416b90 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1351250 <e41049> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1416d10 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1415620 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1416e80 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1416f40 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1417000 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14170c0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14173d0 <e60966#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1410680 <e60964#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14172b0 <e60960#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1417490 <e60961#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1417840 <e60962#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1417610 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1417b20 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1417be0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1417ca0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1415470 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1417e10 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1417ee0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1418060 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14181d0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1418340 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1418400 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1415620 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1418570 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1418640 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14187c0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1418930 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1418aa0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1418b60 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1418c20 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1418cf0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1418e60 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1418fd0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1419140 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1419210 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1419380 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14194f0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1419660 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1419730 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14198b0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1419a20 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1419b90 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1419c50 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1419d10 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1419de0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1419f50 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc141a0c0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc141a230 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc141a300 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14157d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc141a470 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc141a5e0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc141a750 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc141a820 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1415980 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc141a9a0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc141ab10 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc141ac80 <e49631> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc141ad40 <e49628> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc141ae60 <e49629> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc141bca0 <e49669> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc141af80 <e49640> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc141b040 <e49637> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc141b160 <e49638> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc141be50 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc141b280 <e49649> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc141b340 <e49646> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1353710 <e41075> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc141b4c0 <e49647> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc141c010 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc141b5e0 <e49658> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc141b6a0 <e49655> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1352de0 <e41088> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc141b820 <e49656> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc141c1c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc141b940 <e49667> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc141ba00 <e49664> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13524b0 <e41101> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc141bb80 <e49665> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc141c370 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc141bca0 <e49669> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc141be50 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc141c010 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc141c1c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc141c370 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc141c520 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc141c6d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc141cbf0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc141ccb0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc141cd80 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc141cef0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc141d060 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc141d1d0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x556dc13524b0 <e41101> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc141d350 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc141d410 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc141d4d0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1353710 <e41075> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc141d650 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1352de0 <e41088> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc141d7d0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc141c520 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc141d940 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc141da00 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc141dac0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc1353710 <e41075> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc141dc40 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1352de0 <e41088> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc141ddc0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc141c6d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc141df30 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc141dff0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc141e0b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc141e170 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc141e480 <e60982#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1417780 <e60980#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc141e360 <e60976#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc141e540 <e60977#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc141e8f0 <e60978#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc141e6c0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc141ebd0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc141ec90 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc141ed50 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc141c520 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc141eec0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc141ef90 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc141f110 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc141f280 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc141f3f0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc141f4b0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc141c6d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc141f620 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc141f6f0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc141f870 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc141f9e0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc141fb50 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc141fc10 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc141fcd0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc141fda0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc141ff10 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1420080 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14201f0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14202c0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1420430 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14205a0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1420710 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14207e0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1420960 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1420ad0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1420c40 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1420d00 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1420dc0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1420e90 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1421000 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1421170 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14212e0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14213b0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc141c880 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1421520 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1421690 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1421800 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14218d0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc141ca30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1421a50 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1421bc0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1421d30 <e49683> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1421df0 <e49680> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1421f10 <e49681> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1422d50 <e49721> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1422030 <e49692> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14220f0 <e49689> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1422210 <e49690> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1422f00 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1422330 <e49701> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14223f0 <e49698> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13552a0 <e41114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1422570 <e49699> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14230c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1422690 <e49710> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1422750 <e49707> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1354970 <e41127> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14228d0 <e49708> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1423270 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14229f0 <e49719> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1422ab0 <e49716> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1354040 <e41140> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1422c30 <e49717> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1423420 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1422d50 <e49721> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1422f00 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14230c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1423270 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1423420 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14235d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1423780 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1423ca0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1423d60 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1423e30 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1423fa0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1424110 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1424280 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x556dc1354040 <e41140> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1424400 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14244c0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1424580 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13552a0 <e41114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1424700 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1354970 <e41127> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1424880 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14235d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14249f0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1424ab0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1424b70 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc13552a0 <e41114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1424cf0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1354970 <e41127> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1424e70 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1423780 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1424fe0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14250a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1425160 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1425220 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1425530 <e60998#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc141e830 <e60996#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1425410 <e60992#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14255f0 <e60993#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14259a0 <e60994#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1425770 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1425c80 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1425d40 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1425e00 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14235d0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1425f70 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1426040 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14261c0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1426330 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14264a0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1426560 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1423780 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14266d0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14267a0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1426920 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1426a90 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1426c00 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1426cc0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1426d80 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1426e50 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1426fc0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1427130 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14272a0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1427370 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14274e0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1427650 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14277c0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1427890 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1427a10 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1427b80 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1427cf0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1427db0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1427e70 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1427f40 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14280b0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1428220 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1428390 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1428460 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1423930 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14285d0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1428740 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14288b0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1428980 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1423ae0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1428b00 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1428c70 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1428de0 <e49735> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1428ea0 <e49732> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1428fc0 <e49733> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1429e00 <e49773> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14290e0 <e49744> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14291a0 <e49741> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14292c0 <e49742> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1429fb0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14293e0 <e49753> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14294a0 <e49750> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1356e30 <e41153> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1429620 <e49751> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc142a170 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1429740 <e49762> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1429800 <e49759> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1356500 <e41166> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1429980 <e49760> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc142a320 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1429aa0 <e49771> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1429b60 <e49768> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1355bd0 <e41179> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1429ce0 <e49769> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc142a4d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1429e00 <e49773> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1429fb0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc142a170 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc142a320 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc142a4d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc142a680 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc142a830 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc142ad50 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc142ae10 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc142aee0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc142b050 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc142b1c0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc142b330 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x556dc1355bd0 <e41179> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc142b4b0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc142b570 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc142b630 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1356e30 <e41153> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc142b7b0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1356500 <e41166> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc142b930 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc142a680 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc142baa0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc142bb60 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc142bc20 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1356e30 <e41153> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc142bda0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1356500 <e41166> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc142bf20 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc142a830 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc142c090 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc142c150 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc142c210 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc142c2d0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc142c5e0 <e61014#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14258e0 <e61012#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc142c4c0 <e61008#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc142c6a0 <e61009#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc142ca50 <e61010#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc142c820 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc142cd30 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc142cdf0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc142ceb0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc142a680 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc142d020 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc142d0f0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc142d270 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc142d3e0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc142d550 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc142d610 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc142a830 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc142d780 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc142d850 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc142d9d0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc142db40 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc142dcb0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc142dd70 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc142de30 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc142df00 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc142e070 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc142e1e0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc142e350 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc142e420 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc142e590 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc142e700 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc142e870 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc142e940 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc142eac0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc142ec30 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc142eda0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc142ee60 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc142ef20 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc142eff0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc142f160 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc142f2d0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc142f440 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc142f510 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc142a9e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc142f680 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc142f7f0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc142f960 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc142fa30 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc142ab90 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc142fbb0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc142fd20 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc142fe90 <e49787> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc142ff50 <e49784> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1430070 <e49785> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1430eb0 <e49825> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1430190 <e49796> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1430250 <e49793> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1430370 <e49794> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1431060 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1430490 <e49805> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1430550 <e49802> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13589c0 <e41192> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14306d0 <e49803> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1431220 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14307f0 <e49814> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14308b0 <e49811> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1358090 <e41205> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1430a30 <e49812> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14313d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1430b50 <e49823> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1430c10 <e49820> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1357760 <e41218> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1430d90 <e49821> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1431580 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1430eb0 <e49825> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1431060 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1431220 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14313d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1431580 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1431730 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14318e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1431e00 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1431ec0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1431f90 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1432100 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1432270 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14323e0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x556dc1357760 <e41218> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1432560 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1432620 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14326e0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13589c0 <e41192> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1432860 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1358090 <e41205> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14329e0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1431730 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1432b50 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1432c10 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1432cd0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13589c0 <e41192> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1432e50 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1358090 <e41205> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1432fd0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14318e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1433140 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1433200 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14332c0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1433380 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1433690 <e61030#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc142c990 <e61028#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1433570 <e61024#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1433750 <e61025#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1433b00 <e61026#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14338d0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1433de0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1433ea0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1433f60 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1431730 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14340d0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14341a0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1434320 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1434490 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1434600 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14346c0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14318e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1434830 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1434900 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1434a80 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1434bf0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1434d60 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1434e20 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1434ee0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1434fb0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1435120 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1435290 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1435400 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14354d0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1435640 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14357b0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1435920 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14359f0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1435b70 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1435ce0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1435e50 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1435f10 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1435fd0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14360a0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1436210 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1436380 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14364f0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14365c0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1431a90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1436730 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14368a0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1436a10 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1436ae0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1431c40 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1436c60 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1436dd0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1436f40 <e49839> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1437000 <e49836> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1437120 <e49837> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1437f60 <e49877> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1437240 <e49848> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1437300 <e49845> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1437420 <e49846> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1438110 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1437540 <e49857> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1437600 <e49854> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc135a550 <e41231> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1437780 <e49855> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14382d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14378a0 <e49866> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1437960 <e49863> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1359c20 <e41244> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1437ae0 <e49864> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1438480 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1437c00 <e49875> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1437cc0 <e49872> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13592f0 <e41257> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1437e40 <e49873> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1438630 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1437f60 <e49877> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1438110 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14382d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1438480 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1438630 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14387e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1438990 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1438eb0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1438f70 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1439040 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14391b0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1439320 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1439490 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x556dc13592f0 <e41257> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1439610 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14396d0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1439790 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc135a550 <e41231> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1439910 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1359c20 <e41244> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1439a90 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14387e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1439c00 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1439cc0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1439d80 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc135a550 <e41231> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1439f00 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1359c20 <e41244> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc143a080 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1438990 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc143a1f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc143a2b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc143a370 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc143a430 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc143a740 <e61046#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1433a40 <e61044#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc143a620 <e61040#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc143a800 <e61041#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc143abb0 <e61042#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc143a980 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc143ae90 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc143af50 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc143b010 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14387e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc143b180 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc143b250 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc143b3d0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc143b540 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc143b6b0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc143b770 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1438990 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc143b8e0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc143b9b0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc143bb30 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc143bca0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc143be10 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc143bed0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc143bf90 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc143c060 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc143c1d0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc143c340 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc143c4b0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc143c580 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc143c6f0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc143c860 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc143c9d0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc143caa0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc143cc20 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc143cd90 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc143cf00 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc143cfc0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc143d080 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc143d150 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc143d2c0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc143d430 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc143d5a0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc143d670 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1438b40 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc143d7e0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc143d950 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc143dac0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc143db90 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1438cf0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc143dd10 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc143de80 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc143dff0 <e49891> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc143e0b0 <e49888> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc143e1d0 <e49889> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc143f010 <e49929> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc143e2f0 <e49900> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc143e3b0 <e49897> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc143e4d0 <e49898> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc143f1c0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc143e5f0 <e49909> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc143e6b0 <e49906> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc135c0e0 <e41270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc143e830 <e49907> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc143f380 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc143e950 <e49918> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc143ea10 <e49915> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc135b7b0 <e41283> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc143eb90 <e49916> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc143f530 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc143ecb0 <e49927> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc143ed70 <e49924> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135ae80 <e41296> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc143eef0 <e49925> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc143f6e0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc143f010 <e49929> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc143f1c0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc143f380 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc143f530 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc143f6e0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc143f890 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc143fa40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc143ff60 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1440020 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14400f0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1440260 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14403d0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1440540 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x556dc135ae80 <e41296> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14406c0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1440780 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1440840 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc135c0e0 <e41270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14409c0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc135b7b0 <e41283> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1440b40 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc143f890 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1440cb0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1440d70 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1440e30 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc135c0e0 <e41270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1440fb0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc135b7b0 <e41283> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1441130 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc143fa40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14412a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1441360 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1441420 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14414e0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14417f0 <e61062#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc143aaf0 <e61060#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14416d0 <e61056#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14418b0 <e61057#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1441c60 <e61058#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1441a30 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1441f40 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1442000 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14420c0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc143f890 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1442230 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1442300 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1442480 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14425f0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1442760 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1442820 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc143fa40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1442990 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1442a60 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1442be0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1442d50 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1442ec0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1442f80 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1443040 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1443110 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1443280 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14433f0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1443560 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1443630 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14437a0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1443910 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1443a80 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1443b50 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1443cd0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1443e40 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1443fb0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1444070 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1444130 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1444200 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1444370 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14444e0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1444650 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1444720 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc143fbf0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1444890 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1444a00 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1444b70 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1444c40 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc143fda0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1444dc0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1444f30 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14450a0 <e49943> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1445160 <e49940> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1445280 <e49941> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14460c0 <e49981> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14453a0 <e49952> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1445460 <e49949> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1445580 <e49950> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1446270 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14456a0 <e49961> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1445760 <e49958> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc135dc70 <e41309> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14458e0 <e49959> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1446430 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1445a00 <e49970> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1445ac0 <e49967> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc135d340 <e41322> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1445c40 <e49968> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14465e0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1445d60 <e49979> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1445e20 <e49976> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135ca10 <e41335> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1445fa0 <e49977> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1446790 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14460c0 <e49981> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1446270 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1446430 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14465e0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1446790 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1446940 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1446af0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1447010 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14470d0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14471a0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1447310 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1447480 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14475f0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x556dc135ca10 <e41335> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1447770 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1447830 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14478f0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc135dc70 <e41309> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1447a70 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc135d340 <e41322> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1447bf0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1446940 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1447d60 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1447e20 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1447ee0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc135dc70 <e41309> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1448060 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc135d340 <e41322> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14481e0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1446af0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1448350 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1448410 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14484d0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1448590 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14488a0 <e61078#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1441ba0 <e61076#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1448780 <e61072#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1448960 <e61073#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1448d10 <e61074#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1448ae0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1448ff0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14490b0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1449170 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1446940 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14492e0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14493b0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1449530 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14496a0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1449810 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14498d0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1446af0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1449a40 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1449b10 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1449c90 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1449e00 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1449f70 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc144a030 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc144a0f0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc144a1c0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc144a330 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc144a4a0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc144a610 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc144a6e0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc144a850 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc144a9c0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc144ab30 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc144ac00 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc144ad80 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc144aef0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc144b060 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc144b120 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc144b1e0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc144b2b0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc144b420 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc144b590 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc144b700 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc144b7d0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1446ca0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc144b940 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc144bab0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc144bc20 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc144bcf0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1446e50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc144be70 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc144bfe0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc144c150 <e49995> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc144c210 <e49992> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc144c330 <e49993> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc144d170 <e50033> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc144c450 <e50004> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc144c510 <e50001> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc144c630 <e50002> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc144d320 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc144c750 <e50013> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc144c810 <e50010> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc135f800 <e41348> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc144c990 <e50011> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc144d4e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc144cab0 <e50022> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc144cb70 <e50019> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc135eed0 <e41361> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc144ccf0 <e50020> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc144d690 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc144ce10 <e50031> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc144ced0 <e50028> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc135e5a0 <e41374> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc144d050 <e50029> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc144d840 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc144d170 <e50033> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc144d320 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc144d4e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc144d690 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc144d840 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc144d9f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc144dba0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc144e0c0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc144e180 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc144e250 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc144e3c0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc144e530 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc144e6a0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x556dc135e5a0 <e41374> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc144e820 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc144e8e0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc144e9a0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc135f800 <e41348> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc144eb20 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc135eed0 <e41361> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc144eca0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc144d9f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc144ee10 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc144eed0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc144ef90 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc135f800 <e41348> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc144f110 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc135eed0 <e41361> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc144f290 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc144dba0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc144f400 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc144f4c0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc144f580 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc144f640 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc144f950 <e61094#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1448c50 <e61092#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc144f830 <e61088#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc144fa10 <e61089#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc144fdc0 <e61090#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc144fb90 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14500a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1450160 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1450220 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc144d9f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1450390 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1450460 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14505e0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1450750 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14508c0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1450980 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc144dba0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1450af0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1450bc0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1450d40 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1450eb0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1451020 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14510e0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14511a0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1451270 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14513e0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1451550 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14516c0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1451790 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1451900 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1451a70 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1451be0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1451cb0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1451e30 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1451fa0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1452110 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14521d0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1452290 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1452360 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14524d0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1452640 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14527b0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1452880 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc144dd50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14529f0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1452b60 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1452cd0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1452da0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc144df00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1452f20 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1453090 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1453200 <e50047> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14532c0 <e50044> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14533e0 <e50045> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1454220 <e50085> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1453500 <e50056> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14535c0 <e50053> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14536e0 <e50054> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14543d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1453800 <e50065> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14538c0 <e50062> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1361390 <e41387> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1453a40 <e50063> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1454590 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1453b60 <e50074> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1453c20 <e50071> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1360a60 <e41400> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1453da0 <e50072> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1454740 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1453ec0 <e50083> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1453f80 <e50080> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1360130 <e41413> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1454100 <e50081> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14548f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1454220 <e50085> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14543d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1454590 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1454740 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14548f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1454aa0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1454c50 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1455170 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1455230 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1455300 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1455470 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14555e0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1455750 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x556dc1360130 <e41413> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14558d0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1455990 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1455a50 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1361390 <e41387> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1455bd0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1360a60 <e41400> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1455d50 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1454aa0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1455ec0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1455f80 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1456040 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1361390 <e41387> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14561c0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1360a60 <e41400> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1456340 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1454c50 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14564b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1456570 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1456630 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14566f0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1456a00 <e61110#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc144fd00 <e61108#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14568e0 <e61104#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1456ac0 <e61105#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1456e70 <e61106#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1456c40 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1457150 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1457210 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14572d0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1454aa0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1457440 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1457510 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1457690 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1457800 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1457970 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1457a30 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1454c50 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1457ba0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1457c70 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1457df0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1457f60 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14580d0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1458190 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1458250 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1458320 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1458490 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1458600 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1458770 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1458840 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14589b0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1458b20 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1458c90 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1458d60 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1458ee0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1459050 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14591c0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1459280 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1459340 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1459410 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1459580 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14596f0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1459860 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1459930 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1454e00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1459aa0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1459c10 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1459d80 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1459e50 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1454fb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1459fd0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc145a140 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc145a2b0 <e50099> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc145a370 <e50096> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc145a490 <e50097> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc145b2d0 <e50137> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc145a5b0 <e50108> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc145a670 <e50105> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc145a790 <e50106> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc145b490 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc145a8b0 <e50117> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc145a970 <e50114> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1362f20 <e41426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc145aaf0 <e50115> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc145b650 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc145ac10 <e50126> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc145acd0 <e50123> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13625f0 <e41439> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc145ae50 <e50124> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc145b800 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc145af70 <e50135> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc145b030 <e50132> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1361cc0 <e41452> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc145b1b0 <e50133> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc145b9b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc145b2d0 <e50137> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc145b490 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc145b650 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc145b800 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc145b9b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc145bb70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc145bd20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc145c250 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc145c310 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc145c3e0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc145c560 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc145c6d0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc145c840 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x556dc1361cc0 <e41452> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc145c9c0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc145ca80 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc145cb40 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1362f20 <e41426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc145ccc0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13625f0 <e41439> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc145ce40 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc145bb70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc145cfb0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc145d070 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc145d130 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc1362f20 <e41426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc145d2b0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13625f0 <e41439> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc145d430 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc145bd20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc145d5a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc145d660 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc145d720 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc145d7e0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc145daf0 <e61126#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1456db0 <e61124#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc145d9d0 <e61120#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc145dbb0 <e61121#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc145df70 <e61122#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc145dd30 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc145e260 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc145e320 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc145e3e0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc145bb70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc145e550 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc145e620 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc145e7a0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc145e910 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc145ea80 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc145eb40 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc145bd20 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc145ecb0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc145ed80 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc145ef00 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc145f070 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc145f1e0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc145f2a0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc145f360 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc145f430 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc145f5b0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc145f720 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc145f890 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc145f960 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc145fae0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc145fc50 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc145fdc0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc145fe90 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1460010 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1460180 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14602f0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14603b0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1460470 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1460540 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14606c0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1460830 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14609a0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1460a70 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc145bed0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1460bf0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1460d60 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1460ed0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1460fa0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc145c090 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1461120 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1461290 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1461400 <e50151> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14614c0 <e50148> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14615e0 <e50149> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1462420 <e50189> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1461700 <e50160> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14617c0 <e50157> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14618e0 <e50158> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14625e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1461a00 <e50169> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1461ac0 <e50166> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc1364ab0 <e41465> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1461c40 <e50167> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14627a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1461d60 <e50178> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1461e20 <e50175> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1364180 <e41478> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1461fa0 <e50176> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1462950 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14620c0 <e50187> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1462180 <e50184> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1363850 <e41491> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1462300 <e50185> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1462b00 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1462420 <e50189> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14625e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14627a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1462950 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1462b00 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1462cc0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1462e70 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14633a0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1463460 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1463530 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14636b0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1463820 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1463990 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x556dc1363850 <e41491> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1463b10 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1463bd0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1463c90 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc1364ab0 <e41465> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1463e10 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1364180 <e41478> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1463f90 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1462cc0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1464100 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14641c0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1464280 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc1364ab0 <e41465> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1464400 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc1364180 <e41478> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1464580 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1462e70 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14646f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14647b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1464870 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1464930 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1464c40 <e61142#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc145deb0 <e61140#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1464b20 <e61136#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1464d00 <e61137#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14650c0 <e61138#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1464e80 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14653b0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1465470 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1465530 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1462cc0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14656a0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1465770 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14658f0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1465a60 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1465bd0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1465c90 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1462e70 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1465e00 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1465ed0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1466050 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14661c0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1466330 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14663f0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14664b0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1466580 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1466700 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1466870 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14669e0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1466ab0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1466c30 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1466da0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1466f10 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1466fe0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1467160 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14672d0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1467440 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1467500 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14675c0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1467690 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1467810 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1467980 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1467af0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1467bc0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1463020 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1467d40 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1467eb0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1468020 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14680f0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14631e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1468270 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14683e0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1468550 <e50203> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1468610 <e50200> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1468730 <e50201> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1469570 <e50241> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1468850 <e50212> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1468910 <e50209> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1468a30 <e50210> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1469730 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1468b50 <e50221> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1468c10 <e50218> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1366640 <e41504> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1468d90 <e50219> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14698f0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1468eb0 <e50230> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1468f70 <e50227> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1365d10 <e41517> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14690f0 <e50228> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1469aa0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1469210 <e50239> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14692d0 <e50236> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13653e0 <e41530> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1469450 <e50237> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1469c50 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1469570 <e50241> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1469730 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14698f0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1469aa0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1469c50 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1469e10 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1469fc0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc146a4f0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc146a5b0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc146a680 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc146a800 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc146a970 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc146aae0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x556dc13653e0 <e41530> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc146ac60 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc146ad20 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc146ade0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1366640 <e41504> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc146af60 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1365d10 <e41517> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc146b0e0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1469e10 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc146b250 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc146b310 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc146b3d0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1366640 <e41504> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc146b550 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1365d10 <e41517> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc146b6d0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1469fc0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc146b840 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc146b900 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc146b9c0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc146ba80 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc146bd90 <e61158#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1465000 <e61156#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc146bc70 <e61152#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc146be50 <e61153#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc146c210 <e61154#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc146bfd0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc146c500 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc146c5c0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc146c680 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1469e10 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc146c7f0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc146c8c0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc146ca40 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc146cbb0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc146cd20 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc146cde0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1469fc0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc146cf50 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc146d020 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc146d1a0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc146d310 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc146d480 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc146d540 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc146d600 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc146d6d0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc146d850 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc146d9c0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc146db30 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc146dc00 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc146dd80 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc146def0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc146e060 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc146e130 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc146e2b0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc146e420 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc146e590 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc146e650 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc146e710 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc146e7e0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc146e960 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc146ead0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc146ec40 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc146ed10 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc146a170 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc146ee90 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc146f000 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc146f170 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc146f240 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc146a330 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc146f3c0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc146f530 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc146f6a0 <e50255> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc146f760 <e50252> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc146f880 <e50253> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14706c0 <e50293> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc146f9a0 <e50264> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc146fa60 <e50261> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc146fb80 <e50262> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1470880 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc146fca0 <e50273> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc146fd60 <e50270> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc13681d0 <e41543> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc146fee0 <e50271> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1470a40 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1470000 <e50282> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14700c0 <e50279> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13678a0 <e41556> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1470240 <e50280> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1470bf0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1470360 <e50291> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1470420 <e50288> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1366f70 <e41569> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14705a0 <e50289> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1470da0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14706c0 <e50293> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1470880 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1470a40 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1470bf0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1470da0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1470f60 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1471110 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1471640 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1471700 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14717d0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1471950 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1471ac0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1471c30 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x556dc1366f70 <e41569> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1471db0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1471e70 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1471f30 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc13681d0 <e41543> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14720b0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13678a0 <e41556> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1472230 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1470f60 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14723a0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1472460 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1472520 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc13681d0 <e41543> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14726a0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13678a0 <e41556> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1472820 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1471110 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1472990 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1472a50 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1472b10 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1472bd0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1472ee0 <e61174#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc146c150 <e61172#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1472dc0 <e61168#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1472fa0 <e61169#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1473360 <e61170#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1473120 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1473650 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1473710 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14737d0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1470f60 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1473940 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1473a10 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1473b90 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1473d00 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1473e70 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1473f30 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1471110 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14740a0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1474170 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14742f0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1474460 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14745d0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1474690 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1474750 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1474820 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14749a0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1474b10 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1474c80 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1474d50 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1474ed0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1475040 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14751b0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1475280 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1475400 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1475570 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14756e0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14757a0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1475860 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1475930 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1475ab0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1475c20 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1475d90 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1475e60 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14712c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1475fe0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1476150 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14762c0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1476390 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1471480 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1476510 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1476680 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14767f0 <e50307> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14768b0 <e50304> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14769d0 <e50305> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1477810 <e50345> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1476af0 <e50316> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1476bb0 <e50313> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1476cd0 <e50314> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14779d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1476df0 <e50325> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1476eb0 <e50322> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1369d60 <e41582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1477030 <e50323> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1477b90 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1477150 <e50334> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1477210 <e50331> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1369430 <e41595> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1477390 <e50332> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1477d40 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14774b0 <e50343> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1477570 <e50340> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1368b00 <e41608> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14776f0 <e50341> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1477ef0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1477810 <e50345> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14779d0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1477b90 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1477d40 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1477ef0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14780b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1478260 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1478790 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1478850 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1478920 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1478aa0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1478c10 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1478d80 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x556dc1368b00 <e41608> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1478f00 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1478fc0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1479080 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1369d60 <e41582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1479200 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1369430 <e41595> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1479380 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14780b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14794f0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14795b0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1479670 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1369d60 <e41582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14797f0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1369430 <e41595> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1479970 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1478260 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1479ae0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1479ba0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1479c60 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1479d20 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc147a030 <e61190#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14732a0 <e61188#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1479f10 <e61184#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc147a0f0 <e61185#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc147a4b0 <e61186#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc147a270 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc147a7a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc147a860 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc147a920 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14780b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc147aa90 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc147ab60 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc147ace0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc147ae50 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc147afc0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc147b080 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1478260 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc147b1f0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc147b2c0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc147b440 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc147b5b0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc147b720 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc147b7e0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc147b8a0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc147b970 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc147baf0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc147bc60 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc147bdd0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc147bea0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc147c020 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc147c190 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc147c300 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc147c3d0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc147c550 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc147c6c0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc147c830 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc147c8f0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc147c9b0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc147ca80 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc147cc00 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc147cd70 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc147cee0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc147cfb0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1478410 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc147d130 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc147d2a0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc147d410 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc147d4e0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14785d0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc147d660 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc147d7d0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc147d940 <e50359> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc147da00 <e50356> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc147db20 <e50357> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc147e960 <e50397> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc147dc40 <e50368> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc147dd00 <e50365> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc147de20 <e50366> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc147eb20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc147df40 <e50377> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc147e000 <e50374> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc136b8f0 <e41621> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc147e180 <e50375> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc147ece0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc147e2a0 <e50386> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc147e360 <e50383> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc136afc0 <e41634> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc147e4e0 <e50384> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc147ee90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc147e600 <e50395> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc147e6c0 <e50392> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136a690 <e41647> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc147e840 <e50393> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc147f040 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc147e960 <e50397> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc147eb20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc147ece0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc147ee90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc147f040 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc147f200 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc147f3b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc147f8e0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc147f9a0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc147fa70 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc147fbf0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc147fd60 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc147fed0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x556dc136a690 <e41647> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1480050 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1480110 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14801d0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc136b8f0 <e41621> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1480350 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc136afc0 <e41634> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14804d0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc147f200 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1480640 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1480700 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14807c0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc136b8f0 <e41621> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1480940 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc136afc0 <e41634> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1480ac0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc147f3b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1480c30 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1480cf0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1480db0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1480e70 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1481180 <e61206#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc147a3f0 <e61204#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1481060 <e61200#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1481240 <e61201#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1481600 <e61202#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14813c0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14818f0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14819b0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1481a70 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc147f200 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1481be0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1481cb0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1481e30 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1481fa0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1482110 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14821d0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc147f3b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1482340 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1482410 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1482590 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1482700 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1482870 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1482930 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14829f0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1482ac0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1482c40 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1482db0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1482f20 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1482ff0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1483170 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14832e0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1483450 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1483520 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14836a0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1483810 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1483980 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1483a40 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1483b00 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1483bd0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1483d50 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1483ec0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1484030 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1484100 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc147f560 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1484280 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14843f0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1484560 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1484630 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc147f720 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14847b0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1484920 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1484a90 <e50411> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1484b50 <e50408> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1484c70 <e50409> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1485ab0 <e50449> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1484d90 <e50420> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1484e50 <e50417> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1484f70 <e50418> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1485c60 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1485090 <e50429> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1485150 <e50426> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc136d480 <e41660> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14852d0 <e50427> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1485e20 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14853f0 <e50438> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14854b0 <e50435> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc136cb50 <e41673> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1485630 <e50436> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1485fd0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1485750 <e50447> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1485810 <e50444> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136c220 <e41686> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1485990 <e50445> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1486180 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1485ab0 <e50449> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1485c60 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1485e20 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1485fd0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1486180 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1486330 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14864e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1486a00 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1486ac0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1486b90 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1486d00 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1486e70 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1486fe0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x556dc136c220 <e41686> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1487160 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1487220 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14872e0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc136d480 <e41660> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1487460 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc136cb50 <e41673> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14875e0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1486330 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1487750 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1487810 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14878d0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc136d480 <e41660> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1487a50 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc136cb50 <e41673> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1487bd0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14864e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1487d40 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1487e00 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1487ec0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1487f80 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1488290 <e61222#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1481540 <e61220#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1488170 <e61216#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1488350 <e61217#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1488700 <e61218#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14884d0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14889e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1488aa0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1488b60 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1486330 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1488cd0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1488da0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1488f20 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1489090 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1489200 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14892c0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14864e0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1489430 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1489500 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1489680 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14897f0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1489960 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1489a20 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1489ae0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1489bb0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1489d20 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1489e90 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc148a000 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc148a0d0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc148a240 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc148a3b0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc148a520 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc148a5f0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc148a770 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc148a8e0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc148aa50 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc148ab10 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc148abd0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc148aca0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc148ae10 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc148af80 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc148b0f0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc148b1c0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1486690 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc148b330 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc148b4a0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc148b610 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc148b6e0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1486840 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc148b860 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc148b9d0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc148bb40 <e50463> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc148bc00 <e50460> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc148bd20 <e50461> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc148cb60 <e50501> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc148be40 <e50472> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc148bf00 <e50469> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc148c020 <e50470> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc148cd10 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc148c140 <e50481> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc148c200 <e50478> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc136f010 <e41699> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc148c380 <e50479> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc148ced0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc148c4a0 <e50490> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc148c560 <e50487> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc136e6e0 <e41712> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc148c6e0 <e50488> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc148d080 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc148c800 <e50499> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc148c8c0 <e50496> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136ddb0 <e41725> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc148ca40 <e50497> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc148d230 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc148cb60 <e50501> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc148cd10 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc148ced0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc148d080 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc148d230 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc148d3e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc148d590 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc148dab0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc148db70 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc148dc40 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc148ddb0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc148df20 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc148e090 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x556dc136ddb0 <e41725> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc148e210 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc148e2d0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc148e390 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc136f010 <e41699> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc148e510 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc136e6e0 <e41712> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc148e690 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc148d3e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc148e800 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc148e8c0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc148e980 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc136f010 <e41699> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc148eb00 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc136e6e0 <e41712> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc148ec80 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc148d590 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc148edf0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc148eeb0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc148ef70 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc148f030 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc148f340 <e61238#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1488640 <e61236#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc148f220 <e61232#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc148f400 <e61233#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc148f7b0 <e61234#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc148f580 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc148fa90 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc148fb50 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc148fc10 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc148d3e0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc148fd80 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc148fe50 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc148ffd0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1490140 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14902b0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1490370 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc148d590 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14904e0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14905b0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1490730 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14908a0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1490a10 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1490ad0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1490b90 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1490c60 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1490dd0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1490f40 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14910b0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1491180 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14912f0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1491460 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14915d0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14916a0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1491820 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1491990 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1491b00 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1491bc0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1491c80 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1491d50 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1491ec0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1492030 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14921a0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1492270 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc148d740 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14923e0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1492550 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14926c0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1492790 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc148d8f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1492910 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1492a80 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1492bf0 <e50515> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1492cb0 <e50512> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1492dd0 <e50513> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1493c10 <e50553> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1492ef0 <e50524> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1492fb0 <e50521> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14930d0 <e50522> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1493dc0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14931f0 <e50533> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14932b0 <e50530> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc1370ba0 <e41738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1493430 <e50531> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1493f80 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1493550 <e50542> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1493610 <e50539> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1370270 <e41751> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1493790 <e50540> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1494130 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14938b0 <e50551> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1493970 <e50548> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc136f940 <e41764> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1493af0 <e50549> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14942e0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1493c10 <e50553> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1493dc0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1493f80 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1494130 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14942e0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1494490 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1494640 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1494b60 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1494c20 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1494cf0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1494e60 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1494fd0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1495140 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x556dc136f940 <e41764> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14952c0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1495380 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1495440 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc1370ba0 <e41738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14955c0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1370270 <e41751> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1495740 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1494490 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14958b0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1495970 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1495a30 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc1370ba0 <e41738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1495bb0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc1370270 <e41751> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1495d30 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1494640 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1495ea0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1495f60 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1496020 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14960e0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14963f0 <e61254#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc148f6f0 <e61252#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14962d0 <e61248#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14964b0 <e61249#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1496860 <e61250#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1496630 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1496b40 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1496c00 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1496cc0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1494490 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1496e30 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1496f00 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1497080 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14971f0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1497360 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1497420 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1494640 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1497590 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1497660 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14977e0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1497950 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1497ac0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1497b80 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1497c40 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1497d10 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1497e80 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1497ff0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1498160 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1498230 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14983a0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1498510 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1498680 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1498750 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14988d0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1498a40 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1498bb0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1498c70 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1498d30 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1498e00 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1498f70 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14990e0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1499250 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1499320 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14947f0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1499490 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1499600 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1499770 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1499840 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14949a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14999c0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1499b30 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1499ca0 <e50567> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1499d60 <e50564> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1499e80 <e50565> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc149acc0 <e50605> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1499fa0 <e50576> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc149a060 <e50573> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc149a180 <e50574> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc149ae70 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc149a2a0 <e50585> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc149a360 <e50582> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1372730 <e41777> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc149a4e0 <e50583> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc149b030 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc149a600 <e50594> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc149a6c0 <e50591> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1371e00 <e41790> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc149a840 <e50592> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc149b1e0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc149a960 <e50603> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc149aa20 <e50600> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13714d0 <e41803> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc149aba0 <e50601> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc149b390 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc149acc0 <e50605> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc149ae70 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc149b030 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc149b1e0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc149b390 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc149b540 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc149b6f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc149bc10 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc149bcd0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc149bda0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc149bf10 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc149c080 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc149c1f0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x556dc13714d0 <e41803> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc149c370 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc149c430 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc149c4f0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1372730 <e41777> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc149c670 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1371e00 <e41790> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc149c7f0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc149b540 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc149c960 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc149ca20 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc149cae0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc1372730 <e41777> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc149cc60 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc1371e00 <e41790> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc149cde0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc149b6f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc149cf50 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc149d010 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc149d0d0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc149d190 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc149d4a0 <e61270#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14967a0 <e61268#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc149d380 <e61264#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc149d560 <e61265#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc149d910 <e61266#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc149d6e0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc149dbf0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc149dcb0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc149dd70 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc149b540 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc149dee0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc149dfb0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc149e130 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc149e2a0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc149e410 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc149e4d0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc149b6f0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc149e640 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc149e710 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc149e890 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc149ea00 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc149eb70 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc149ec30 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc149ecf0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc149edc0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc149ef30 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc149f0a0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc149f210 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc149f2e0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc149f450 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc149f5c0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc149f730 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc149f800 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc149f980 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc149faf0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc149fc60 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc149fd20 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc149fde0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc149feb0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14a0020 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14a0190 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14a0300 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14a03d0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc149b8a0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14a0540 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14a06b0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14a0820 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14a08f0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc149ba50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14a0a70 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14a0be0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14a0d50 <e50619> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14a0e10 <e50616> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14a0f30 <e50617> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14a1d70 <e50657> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a1050 <e50628> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14a1110 <e50625> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14a1230 <e50626> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14a1f20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a1350 <e50637> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14a1410 <e50634> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13742c0 <e41816> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14a1590 <e50635> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14a20e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a16b0 <e50646> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14a1770 <e50643> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1373990 <e41829> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14a18f0 <e50644> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14a2290 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a1a10 <e50655> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14a1ad0 <e50652> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1373060 <e41842> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14a1c50 <e50653> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14a2440 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14a1d70 <e50657> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14a1f20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14a20e0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14a2290 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14a2440 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14a25f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14a27a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14a2cc0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14a2d80 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14a2e50 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14a2fc0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14a3130 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14a32a0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x556dc1373060 <e41842> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14a3420 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14a34e0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14a35a0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13742c0 <e41816> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14a3720 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1373990 <e41829> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14a38a0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14a25f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14a3a10 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14a3ad0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14a3b90 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc13742c0 <e41816> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14a3d10 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc1373990 <e41829> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14a3e90 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14a27a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14a4000 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14a40c0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14a4180 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14a4240 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14a4550 <e61286#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc149d850 <e61284#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14a4430 <e61280#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14a4610 <e61281#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14a49c0 <e61282#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14a4790 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14a4ca0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14a4d60 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14a4e20 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14a25f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14a4f90 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14a5060 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14a51e0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14a5350 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14a54c0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14a5580 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14a27a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14a56f0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14a57c0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14a5940 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14a5ab0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14a5c20 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14a5ce0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14a5da0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14a5e70 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14a5fe0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14a6150 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14a62c0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14a6390 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14a6500 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14a6670 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14a67e0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14a68b0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14a6a30 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14a6ba0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14a6d10 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14a6dd0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14a6e90 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14a6f60 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14a70d0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14a7240 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14a73b0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14a7480 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a2950 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14a75f0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14a7760 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14a78d0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14a79a0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a2b00 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14a7b20 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14a7c90 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14a7e00 <e50671> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14a7ec0 <e50668> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14a7fe0 <e50669> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14a8e20 <e50709> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a8100 <e50680> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14a81c0 <e50677> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14a82e0 <e50678> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14a8fd0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a8400 <e50689> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14a84c0 <e50686> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1375e50 <e41855> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14a8640 <e50687> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14a9190 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a8760 <e50698> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14a8820 <e50695> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1375520 <e41868> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14a89a0 <e50696> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14a9340 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14a8ac0 <e50707> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14a8b80 <e50704> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1374bf0 <e41881> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14a8d00 <e50705> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14a94f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14a8e20 <e50709> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14a8fd0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14a9190 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14a9340 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14a94f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14a96a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14a9850 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14a9d70 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14a9e30 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14a9f00 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14aa070 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14aa1e0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14aa350 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x556dc1374bf0 <e41881> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14aa4d0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14aa590 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14aa650 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1375e50 <e41855> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14aa7d0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1375520 <e41868> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14aa950 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14a96a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14aaac0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14aab80 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14aac40 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1375e50 <e41855> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14aadc0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1375520 <e41868> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14aaf40 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14a9850 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14ab0b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14ab170 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14ab230 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14ab2f0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14ab600 <e61302#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14a4900 <e61300#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14ab4e0 <e61296#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14ab6c0 <e61297#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14aba70 <e61298#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14ab840 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14abd50 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14abe10 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14abed0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14a96a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14ac040 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ac110 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ac290 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14ac400 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ac570 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14ac630 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14a9850 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14ac7a0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ac870 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ac9f0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14acb60 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14accd0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14acd90 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14ace50 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14acf20 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14ad090 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14ad200 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14ad370 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14ad440 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14ad5b0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14ad720 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14ad890 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ad960 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14adae0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14adc50 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14addc0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14ade80 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14adf40 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14ae010 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14ae180 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14ae2f0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14ae460 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14ae530 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14a9a00 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14ae6a0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14ae810 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14ae980 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14aea50 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14a9bb0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14aebd0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14aed40 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14aeeb0 <e50723> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14aef70 <e50720> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14af090 <e50721> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14afed0 <e50761> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14af1b0 <e50732> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14af270 <e50729> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14af390 <e50730> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14b0080 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14af4b0 <e50741> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14af570 <e50738> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13779e0 <e41894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14af6f0 <e50739> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14b0240 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14af810 <e50750> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14af8d0 <e50747> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13770b0 <e41907> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14afa50 <e50748> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14b03f0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14afb70 <e50759> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14afc30 <e50756> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1376780 <e41920> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14afdb0 <e50757> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14b05a0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14afed0 <e50761> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14b0080 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14b0240 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14b03f0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14b05a0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14b0750 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14b0900 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14b0e20 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14b0ee0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14b0fb0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14b1120 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14b1290 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14b1400 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x556dc1376780 <e41920> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14b1580 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14b1640 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14b1700 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13779e0 <e41894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14b1880 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13770b0 <e41907> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14b1a00 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14b0750 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14b1b70 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14b1c30 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14b1cf0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13779e0 <e41894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14b1e70 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13770b0 <e41907> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14b1ff0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14b0900 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14b2160 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14b2220 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14b22e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14b23a0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14b26b0 <e61318#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14ab9b0 <e61316#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14b2590 <e61312#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14b2770 <e61313#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14b2b20 <e61314#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14b28f0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14b2e00 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14b2ec0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14b2f80 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14b0750 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14b30f0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14b31c0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14b3340 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14b34b0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14b3620 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14b36e0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14b0900 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14b3850 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14b3920 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14b3aa0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14b3c10 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14b3d80 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14b3e40 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14b3f00 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14b3fd0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14b4140 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14b42b0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14b4420 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14b44f0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14b4660 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14b47d0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14b4940 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14b4a10 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14b4b90 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14b4d00 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14b4e70 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14b4f30 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14b4ff0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14b50c0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14b5230 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14b53a0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14b5510 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14b55e0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b0ab0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14b5750 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14b58c0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14b5a30 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14b5b00 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b0c60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14b5c80 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14b5df0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14b5f60 <e50775> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14b6020 <e50772> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14b6140 <e50773> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14b6f80 <e50813> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14b6260 <e50784> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14b6320 <e50781> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14b6440 <e50782> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14b7130 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14b6560 <e50793> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14b6620 <e50790> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1379570 <e41933> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14b67a0 <e50791> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14b72f0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14b68c0 <e50802> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14b6980 <e50799> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1378c40 <e41946> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14b6b00 <e50800> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14b74a0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14b6c20 <e50811> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14b6ce0 <e50808> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1378310 <e41959> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14b6e60 <e50809> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14b7650 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14b6f80 <e50813> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14b7130 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14b72f0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14b74a0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14b7650 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14b7800 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14b79b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14b7ed0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14b7f90 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14b8060 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14b81d0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14b8340 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14b84b0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x556dc1378310 <e41959> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14b8630 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14b86f0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14b87b0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1379570 <e41933> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14b8930 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1378c40 <e41946> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14b8ab0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14b7800 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14b8c20 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14b8ce0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14b8da0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1379570 <e41933> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14b8f20 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1378c40 <e41946> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14b90a0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14b79b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14b9210 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14b92d0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14b9390 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14b9450 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14b9760 <e61334#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14b2a60 <e61332#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14b9640 <e61328#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14b9820 <e61329#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14b9bd0 <e61330#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14b99a0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14b9eb0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14b9f70 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14ba030 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14b7800 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14ba1a0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ba270 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ba3f0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14ba560 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ba6d0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14ba790 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14b79b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14ba900 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ba9d0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14bab50 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14bacc0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14bae30 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14baef0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14bafb0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14bb080 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14bb1f0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14bb360 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14bb4d0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14bb5a0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14bb710 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14bb880 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14bb9f0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14bbac0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14bbc40 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14bbdb0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14bbf20 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14bbfe0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14bc0a0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14bc170 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14bc2e0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14bc450 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14bc5c0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14bc690 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14b7b60 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14bc800 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14bc970 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14bcae0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14bcbb0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14b7d10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14bcd30 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14bcea0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14bd010 <e50827> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14bd0d0 <e50824> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14bd1f0 <e50825> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14be030 <e50865> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14bd310 <e50836> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14bd3d0 <e50833> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14bd4f0 <e50834> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14be1e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14bd610 <e50845> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14bd6d0 <e50842> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc137b100 <e41972> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14bd850 <e50843> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14be3a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14bd970 <e50854> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14bda30 <e50851> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc137a7d0 <e41985> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14bdbb0 <e50852> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14be550 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14bdcd0 <e50863> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14bdd90 <e50860> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1379ea0 <e41998> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14bdf10 <e50861> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14be700 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14be030 <e50865> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14be1e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14be3a0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14be550 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14be700 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14be8b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14bea60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14bef80 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14bf040 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14bf110 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14bf280 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14bf3f0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14bf560 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x556dc1379ea0 <e41998> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14bf6e0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14bf7a0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14bf860 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc137b100 <e41972> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14bf9e0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc137a7d0 <e41985> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14bfb60 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14be8b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14bfcd0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14bfd90 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14bfe50 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc137b100 <e41972> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14bffd0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc137a7d0 <e41985> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14c0150 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14bea60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14c02c0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14c0380 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14c0440 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14c0500 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14c0810 <e61350#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14b9b10 <e61348#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14c06f0 <e61344#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14c08d0 <e61345#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14c0c80 <e61346#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14c0a50 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14c0f60 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14c1020 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14c10e0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14be8b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14c1250 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c1320 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c14a0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14c1610 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14c1780 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14c1840 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14bea60 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14c19b0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c1a80 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c1c00 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14c1d70 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14c1ee0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14c1fa0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14c2060 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14c2130 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14c22a0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14c2410 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14c2580 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14c2650 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14c27c0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14c2930 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14c2aa0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c2b70 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c2cf0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14c2e60 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14c2fd0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14c3090 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14c3150 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14c3220 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14c3390 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14c3500 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14c3670 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14c3740 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14bec10 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14c38b0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14c3a20 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14c3b90 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c3c60 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14bedc0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c3de0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14c3f50 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14c40c0 <e50879> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14c4180 <e50876> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14c42a0 <e50877> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14c50e0 <e50917> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14c43c0 <e50888> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14c4480 <e50885> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14c45a0 <e50886> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14c5290 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14c46c0 <e50897> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14c4780 <e50894> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc137cc90 <e42011> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14c4900 <e50895> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14c5450 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14c4a20 <e50906> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14c4ae0 <e50903> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc137c360 <e42024> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14c4c60 <e50904> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14c5600 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14c4d80 <e50915> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14c4e40 <e50912> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137ba30 <e42037> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14c4fc0 <e50913> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14c57b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14c50e0 <e50917> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14c5290 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14c5450 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14c5600 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14c57b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14c5960 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14c5b10 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14c6030 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14c60f0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14c61c0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14c6330 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14c64a0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14c6610 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x556dc137ba30 <e42037> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14c6790 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14c6850 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14c6910 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc137cc90 <e42011> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14c6a90 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc137c360 <e42024> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14c6c10 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14c5960 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14c6d80 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14c6e40 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14c6f00 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc137cc90 <e42011> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14c7080 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc137c360 <e42024> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14c7200 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14c5b10 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14c7370 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14c7430 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14c74f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14c75b0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14c78c0 <e61366#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14c0bc0 <e61364#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14c77a0 <e61360#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14c7980 <e61361#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14c7d30 <e61362#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14c7b00 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14c8010 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14c80d0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14c8190 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14c5960 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14c8300 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c83d0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c8550 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14c86c0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14c8830 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14c88f0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14c5b10 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14c8a60 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c8b30 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c8cb0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14c8e20 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14c8f90 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14c9050 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14c9110 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14c91e0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14c9350 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14c94c0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14c9630 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14c9700 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14c9870 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14c99e0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14c9b50 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14c9c20 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14c9da0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14c9f10 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ca080 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14ca140 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14ca200 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14ca2d0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14ca440 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14ca5b0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14ca720 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14ca7f0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14c5cc0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14ca960 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14caad0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14cac40 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14cad10 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14c5e70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14cae90 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14cb000 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14cb170 <e50931> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14cb230 <e50928> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14cb350 <e50929> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14cc190 <e50969> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14cb470 <e50940> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14cb530 <e50937> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14cb650 <e50938> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14cc350 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14cb770 <e50949> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14cb830 <e50946> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc137e820 <e42050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14cb9b0 <e50947> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14cc510 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14cbad0 <e50958> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14cbb90 <e50955> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc137def0 <e42063> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14cbd10 <e50956> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14cc6c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14cbe30 <e50967> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14cbef0 <e50964> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137d5c0 <e42076> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14cc070 <e50965> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14cc870 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14cc190 <e50969> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14cc350 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14cc510 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14cc6c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14cc870 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14cca30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14ccbe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14cd110 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14cd1d0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14cd2a0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14cd420 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14cd590 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14cd700 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x556dc137d5c0 <e42076> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14cd880 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14cd940 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14cda00 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc137e820 <e42050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14cdb80 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc137def0 <e42063> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14cdd00 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14cca30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14cde70 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14cdf30 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14cdff0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc137e820 <e42050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14ce170 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc137def0 <e42063> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ce2f0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14ccbe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14ce460 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14ce520 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14ce5e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14ce6a0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14ce9b0 <e61382#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14c7c70 <e61380#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14ce890 <e61376#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14cea70 <e61377#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14cee30 <e61378#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14cebf0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14cf120 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14cf1e0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14cf2a0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14cca30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14cf410 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14cf4e0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14cf660 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14cf7d0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14cf940 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14cfa00 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14ccbe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14cfb70 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14cfc40 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14cfdc0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14cff30 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14d00a0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14d0160 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14d0220 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14d02f0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14d0470 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14d05e0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14d0750 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14d0820 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14d09a0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14d0b10 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14d0c80 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d0d50 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d0ed0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14d1040 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14d11b0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14d1270 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14d1330 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14d1400 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14d1580 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14d16f0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14d1860 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14d1930 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14ccd90 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14d1ab0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14d1c20 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14d1d90 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d1e60 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14ccf50 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d1fe0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14d2150 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14d22c0 <e50983> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14d2380 <e50980> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14d24a0 <e50981> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14d32e0 <e51021> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d25c0 <e50992> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14d2680 <e50989> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14d27a0 <e50990> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14d34a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d28c0 <e51001> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14d2980 <e50998> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13803b0 <e42089> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14d2b00 <e50999> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14d3660 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d2c20 <e51010> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14d2ce0 <e51007> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc137fa80 <e42102> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14d2e60 <e51008> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14d3810 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d2f80 <e51019> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14d3040 <e51016> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc137f150 <e42115> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14d31c0 <e51017> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14d39c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14d32e0 <e51021> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14d34a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14d3660 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14d3810 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14d39c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14d3b80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14d3d30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14d4260 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14d4320 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14d43f0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14d4570 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14d46e0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14d4850 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x556dc137f150 <e42115> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14d49d0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14d4a90 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14d4b50 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13803b0 <e42089> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14d4cd0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc137fa80 <e42102> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14d4e50 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14d3b80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14d4fc0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14d5080 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14d5140 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc13803b0 <e42089> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14d52c0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc137fa80 <e42102> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14d5440 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14d3d30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14d55b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14d5670 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14d5730 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14d57f0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14d5b00 <e61398#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14ced70 <e61396#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14d59e0 <e61392#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14d5bc0 <e61393#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14d5f80 <e61394#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14d5d40 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14d6270 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14d6330 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14d63f0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14d3b80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14d6560 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d6630 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d67b0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14d6920 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14d6a90 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14d6b50 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14d3d30 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14d6cc0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d6d90 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d6f10 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14d7080 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14d71f0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14d72b0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14d7370 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14d7440 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14d75c0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14d7730 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14d78a0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14d7970 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14d7af0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14d7c60 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14d7dd0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d7ea0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d8020 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14d8190 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14d8300 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14d83c0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14d8480 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14d8550 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14d86d0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14d8840 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14d89b0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14d8a80 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14d3ee0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14d8c00 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14d8d70 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14d8ee0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14d8fb0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14d40a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14d9130 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14d92a0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14d9410 <e51035> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14d94d0 <e51032> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14d95f0 <e51033> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14da430 <e51073> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d9710 <e51044> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14d97d0 <e51041> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14d98f0 <e51042> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14da5f0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d9a10 <e51053> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14d9ad0 <e51050> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1381f40 <e42128> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14d9c50 <e51051> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14da7b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14d9d70 <e51062> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14d9e30 <e51059> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1381610 <e42141> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14d9fb0 <e51060> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14da960 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14da0d0 <e51071> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14da190 <e51068> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1380ce0 <e42154> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14da310 <e51069> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14dab10 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14da430 <e51073> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14da5f0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14da7b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14da960 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14dab10 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14dacd0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14dae80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14db3b0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14db470 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14db540 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14db6c0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14db830 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14db9a0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x556dc1380ce0 <e42154> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14dbb20 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14dbbe0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14dbca0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1381f40 <e42128> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14dbe20 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1381610 <e42141> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14dbfa0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14dacd0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14dc110 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14dc1d0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14dc290 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc1381f40 <e42128> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14dc410 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc1381610 <e42141> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14dc590 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14dae80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14dc700 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14dc7c0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14dc880 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14dc940 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14dcc50 <e61414#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14d5ec0 <e61412#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14dcb30 <e61408#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14dcd10 <e61409#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14dd0d0 <e61410#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14dce90 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14dd3c0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14dd480 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14dd540 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14dacd0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14dd6b0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14dd780 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14dd900 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14dda70 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ddbe0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14ddca0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14dae80 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14dde10 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ddee0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14de060 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14de1d0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14de340 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14de400 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14de4c0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14de590 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14de710 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14de880 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14de9f0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14deac0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14dec40 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14dedb0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14def20 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14deff0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14df170 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14df2e0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14df450 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14df510 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14df5d0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14df6a0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14df820 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14df990 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14dfb00 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14dfbd0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14db030 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14dfd50 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14dfec0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14e0030 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14e0100 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14db1f0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14e0280 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14e03f0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14e0560 <e51087> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14e0620 <e51084> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14e0740 <e51085> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14e1580 <e51125> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e0860 <e51096> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14e0920 <e51093> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14e0a40 <e51094> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14e1740 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e0b60 <e51105> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14e0c20 <e51102> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc1383ad0 <e42167> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14e0da0 <e51103> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14e1900 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e0ec0 <e51114> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14e0f80 <e51111> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13831a0 <e42180> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14e1100 <e51112> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14e1ab0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e1220 <e51123> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14e12e0 <e51120> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1382870 <e42193> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14e1460 <e51121> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14e1c60 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1580 <e51125> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1740 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1900 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1ab0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1c60 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14e1e20 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14e1fd0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14e2500 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14e25c0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14e2690 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14e2810 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14e2980 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14e2af0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x556dc1382870 <e42193> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14e2c70 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14e2d30 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14e2df0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc1383ad0 <e42167> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14e2f70 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13831a0 <e42180> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14e30f0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14e1e20 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14e3260 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14e3320 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14e33e0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc1383ad0 <e42167> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14e3560 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc13831a0 <e42180> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14e36e0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14e1fd0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14e3850 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14e3910 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14e39d0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14e3a90 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14e3da0 <e61430#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14dd010 <e61428#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14e3c80 <e61424#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14e3e60 <e61425#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14e4220 <e61426#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14e3fe0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14e4510 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14e45d0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14e4690 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14e1e20 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14e4800 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14e48d0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14e4a50 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14e4bc0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14e4d30 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14e4df0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14e1fd0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14e4f60 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14e5030 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14e51b0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14e5320 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14e5490 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14e5550 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14e5610 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14e56e0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14e5860 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14e59d0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14e5b40 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14e5c10 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14e5d90 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14e5f00 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14e6070 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14e6140 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14e62c0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14e6430 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14e65a0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14e6660 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14e6720 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14e67f0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14e6970 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14e6ae0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14e6c50 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14e6d20 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e2180 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14e6ea0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14e7010 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14e7180 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14e7250 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e2340 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14e73d0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14e7540 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14e76b0 <e51139> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14e7770 <e51136> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14e7890 <e51137> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14e86d0 <e51177> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e79b0 <e51148> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14e7a70 <e51145> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14e7b90 <e51146> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14e8890 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e7cb0 <e51157> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14e7d70 <e51154> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1385660 <e42206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14e7ef0 <e51155> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14e8a50 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e8010 <e51166> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14e80d0 <e51163> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1384d30 <e42219> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14e8250 <e51164> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14e8c00 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14e8370 <e51175> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14e8430 <e51172> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1384400 <e42232> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14e85b0 <e51173> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14e8db0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14e86d0 <e51177> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14e8890 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14e8a50 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14e8c00 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14e8db0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14e8f70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14e9120 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14e9650 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14e9710 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14e97e0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14e9960 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14e9ad0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14e9c40 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x556dc1384400 <e42232> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14e9dc0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14e9e80 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14e9f40 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1385660 <e42206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14ea0c0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1384d30 <e42219> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ea240 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14e8f70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14ea3b0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14ea470 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14ea530 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc1385660 <e42206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14ea6b0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc1384d30 <e42219> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ea830 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14e9120 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14ea9a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14eaa60 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14eab20 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14eabe0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14eaef0 <e61446#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14e4160 <e61444#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14eadd0 <e61440#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14eafb0 <e61441#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14eb370 <e61442#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14eb130 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14eb660 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14eb720 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14eb7e0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14e8f70 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14eb950 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14eba20 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ebba0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14ebd10 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ebe80 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14ebf40 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14e9120 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14ec0b0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ec180 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ec300 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14ec470 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ec5e0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14ec6a0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14ec760 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14ec830 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14ec9b0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14ecb20 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14ecc90 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14ecd60 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14ecee0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14ed050 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14ed1c0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ed290 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ed410 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14ed580 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14ed6f0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14ed7b0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14ed870 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14ed940 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14edac0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14edc30 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14edda0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14ede70 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14e92d0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14edff0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14ee160 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14ee2d0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14ee3a0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14e9490 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14ee520 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14ee690 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14ee800 <e51191> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14ee8c0 <e51188> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14ee9e0 <e51189> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14ef820 <e51229> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14eeb00 <e51200> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14eebc0 <e51197> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14eece0 <e51198> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14ef9e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14eee00 <e51209> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14eeec0 <e51206> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13871f0 <e42245> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14ef040 <e51207> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14efba0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14ef160 <e51218> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14ef220 <e51215> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13868c0 <e42258> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ef3a0 <e51216> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14efd50 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14ef4c0 <e51227> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14ef580 <e51224> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1385f90 <e42271> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14ef700 <e51225> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14eff00 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14ef820 <e51229> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14ef9e0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14efba0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14efd50 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14eff00 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14f00c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14f0270 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14f07a0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14f0860 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14f0930 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14f0ab0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14f0c20 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14f0d90 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x556dc1385f90 <e42271> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14f0f10 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14f0fd0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14f1090 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13871f0 <e42245> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14f1210 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13868c0 <e42258> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14f1390 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14f00c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14f1500 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14f15c0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14f1680 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13871f0 <e42245> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14f1800 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13868c0 <e42258> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14f1980 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14f0270 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14f1af0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14f1bb0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14f1c70 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14f1d30 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14f2040 <e61462#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14eb2b0 <e61460#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14f1f20 <e61456#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14f2100 <e61457#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14f24c0 <e61458#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14f2280 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14f27b0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14f2870 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14f2930 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14f00c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14f2aa0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14f2b70 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14f2cf0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14f2e60 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14f2fd0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14f3090 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14f0270 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14f3200 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14f32d0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14f3450 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14f35c0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14f3730 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14f37f0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14f38b0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14f3980 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14f3b00 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14f3c70 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14f3de0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14f3eb0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14f4030 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14f41a0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14f4310 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14f43e0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14f4560 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14f46d0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14f4840 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14f4900 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14f49c0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14f4a90 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14f4c10 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14f4d80 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14f4ef0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14f4fc0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f0420 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14f5140 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14f52b0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14f5420 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14f54f0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f05e0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14f5670 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14f57e0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14f5950 <e51243> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14f5a10 <e51240> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14f5b30 <e51241> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14f6970 <e51281> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14f5c50 <e51252> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14f5d10 <e51249> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14f5e30 <e51250> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14f6b20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14f5f50 <e51261> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14f6010 <e51258> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1388d80 <e42284> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14f6190 <e51259> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14f6ce0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14f62b0 <e51270> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14f6370 <e51267> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1388450 <e42297> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14f64f0 <e51268> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14f6e90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14f6610 <e51279> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14f66d0 <e51276> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1387b20 <e42310> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14f6850 <e51277> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14f7040 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14f6970 <e51281> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14f6b20 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14f6ce0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14f6e90 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14f7040 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14f71f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14f73a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14f78c0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14f7980 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14f7a50 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14f7bc0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14f7d30 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14f7ea0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x556dc1387b20 <e42310> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14f8020 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14f80e0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14f81a0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1388d80 <e42284> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14f8320 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1388450 <e42297> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14f84a0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14f71f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14f8610 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14f86d0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14f8790 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x556dc1388d80 <e42284> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14f8910 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x556dc1388450 <e42297> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14f8a90 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14f73a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14f8c00 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14f8cc0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14f8d80 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14f8e40 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc14f9150 <e61478#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14f2400 <e61476#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc14f9030 <e61472#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc14f9210 <e61473#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc14f95c0 <e61474#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc14f9390 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc14f98a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc14f9960 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14f9a20 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14f71f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14f9b90 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14f9c60 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14f9de0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc14f9f50 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14fa0c0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc14fa180 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14f73a0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc14fa2f0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14fa3c0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14fa540 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc14fa6b0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14fa820 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc14fa8e0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14fa9a0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14faa70 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14fabe0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc14fad50 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14faec0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14faf90 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14fb100 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc14fb270 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14fb3e0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14fb4b0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14fb630 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc14fb7a0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc14fb910 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc14fb9d0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc14fba90 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc14fbb60 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc14fbcd0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc14fbe40 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc14fbfb0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc14fc080 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14f7550 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc14fc1f0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc14fc360 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc14fc4d0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc14fc5a0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14f7700 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc14fc720 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc14fc890 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc14fca00 <e51295> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14fcac0 <e51292> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14fcbe0 <e51293> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc14fda20 <e51333> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14fcd00 <e51304> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc14fcdc0 <e51301> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc14fcee0 <e51302> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc14fdbd0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14fd000 <e51313> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14fd0c0 <e51310> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc138a910 <e42323> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc14fd240 <e51311> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc14fdd90 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14fd360 <e51322> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc14fd420 <e51319> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1389fe0 <e42336> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14fd5a0 <e51320> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc14fdf40 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc14fd6c0 <e51331> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc14fd780 <e51328> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13896b0 <e42349> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc14fd900 <e51329> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc14fe0f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14fda20 <e51333> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc14fdbd0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc14fdd90 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc14fdf40 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc14fe0f0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc14fe2a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc14fe450 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc14fe970 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc14fea30 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc14feb00 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc14fec70 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc14fede0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc14fef50 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x556dc13896b0 <e42349> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc14ff0d0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc14ff190 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14ff250 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc138a910 <e42323> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14ff3d0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1389fe0 <e42336> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ff550 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc14fe2a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc14ff6c0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc14ff780 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc14ff840 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x556dc138a910 <e42323> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc14ff9c0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x556dc1389fe0 <e42336> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc14ffb40 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc14fe450 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc14ffcb0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc14ffd70 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc14ffe30 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc14ffef0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1500200 <e61494#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc14f9500 <e61492#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc15000e0 <e61488#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc15002c0 <e61489#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1500670 <e61490#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1500440 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1500950 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1500a10 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1500ad0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc14fe2a0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1500c40 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1500d10 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1500e90 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1501000 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1501170 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1501230 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc14fe450 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15013a0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1501470 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15015f0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1501760 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15018d0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1501990 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1501a50 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1501b20 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1501c90 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1501e00 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1501f70 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1502040 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc15021b0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1502320 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1502490 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1502560 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15026e0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1502850 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15029c0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1502a80 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1502b40 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1502c10 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1502d80 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1502ef0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1503060 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1503130 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc14fe600 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc15032a0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1503410 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1503580 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1503650 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc14fe7b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15037d0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1503940 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1503ab0 <e51347> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1503b70 <e51344> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1503c90 <e51345> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1504ad0 <e51385> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1503db0 <e51356> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1503e70 <e51353> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1503f90 <e51354> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1504c80 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15040b0 <e51365> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1504170 <e51362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc138c4a0 <e42362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc15042f0 <e51363> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1504e40 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1504410 <e51374> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15044d0 <e51371> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc138bb70 <e42375> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1504650 <e51372> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1504ff0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1504770 <e51383> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1504830 <e51380> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138b240 <e42388> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc15049b0 <e51381> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc15051a0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1504ad0 <e51385> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1504c80 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1504e40 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1504ff0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc15051a0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1505350 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1505500 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1505a20 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1505ae0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1505bb0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1505d20 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1505e90 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1506000 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x556dc138b240 <e42388> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1506180 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1506240 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1506300 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc138c4a0 <e42362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1506480 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc138bb70 <e42375> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1506600 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1505350 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1506770 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1506830 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc15068f0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x556dc138c4a0 <e42362> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1506a70 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x556dc138bb70 <e42375> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1506bf0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1505500 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1506d60 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1506e20 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1506ee0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1506fa0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc15072b0 <e61510#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc15005b0 <e61508#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1507190 <e61504#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1507370 <e61505#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1507720 <e61506#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc15074f0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1507a00 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1507ac0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1507b80 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1505350 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1507cf0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1507dc0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1507f40 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc15080b0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1508220 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15082e0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1505500 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1508450 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1508520 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15086a0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1508810 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1508980 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1508a40 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1508b00 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1508bd0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1508d40 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1508eb0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1509020 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15090f0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1509260 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc15093d0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1509540 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1509610 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1509790 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1509900 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1509a70 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1509b30 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1509bf0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1509cc0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1509e30 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1509fa0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc150a110 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc150a1e0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15056b0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc150a350 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc150a4c0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc150a630 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc150a700 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1505860 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc150a880 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc150a9f0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc150ab60 <e51399> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc150ac20 <e51396> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc150ad40 <e51397> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc150bb80 <e51437> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc150ae60 <e51408> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc150af20 <e51405> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc150b040 <e51406> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc150bd30 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc150b160 <e51417> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc150b220 <e51414> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc138e030 <e42401> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc150b3a0 <e51415> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc150bef0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc150b4c0 <e51426> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc150b580 <e51423> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc138d700 <e42414> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc150b700 <e51424> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc150c0a0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc150b820 <e51435> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc150b8e0 <e51432> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138cdd0 <e42427> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc150ba60 <e51433> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc150c250 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc150bb80 <e51437> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc150bd30 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc150bef0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc150c0a0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc150c250 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc150c400 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc150c5b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc150cad0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc150cb90 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc150cc60 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc150cdd0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc150cf40 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc150d0b0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x556dc138cdd0 <e42427> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc150d230 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc150d2f0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc150d3b0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc138e030 <e42401> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc150d530 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc138d700 <e42414> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc150d6b0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc150c400 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc150d820 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc150d8e0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc150d9a0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x556dc138e030 <e42401> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc150db20 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x556dc138d700 <e42414> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc150dca0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc150c5b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc150de10 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc150ded0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc150df90 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc150e050 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc150e360 <e61526#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1507660 <e61524#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc150e240 <e61520#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc150e420 <e61521#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc150e7d0 <e61522#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc150e5a0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc150eab0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc150eb70 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc150ec30 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc150c400 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc150eda0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc150ee70 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc150eff0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc150f160 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc150f2d0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc150f390 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc150c5b0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc150f500 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc150f5d0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc150f750 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc150f8c0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc150fa30 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc150faf0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc150fbb0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc150fc80 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc150fdf0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc150ff60 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc15100d0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15101a0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1510310 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1510480 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15105f0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15106c0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1510840 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc15109b0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1510b20 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1510be0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1510ca0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1510d70 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1510ee0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1511050 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc15111c0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1511290 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc150c760 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1511400 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1511570 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15116e0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15117b0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc150c910 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1511930 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1511aa0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1511c10 <e51451> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1511cd0 <e51448> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1511df0 <e51449> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1512c30 <e51489> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1511f10 <e51460> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1511fd0 <e51457> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc15120f0 <e51458> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1512de0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1512210 <e51469> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15122d0 <e51466> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc138fbc0 <e42440> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1512450 <e51467> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1512fa0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1512570 <e51478> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1512630 <e51475> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc138f290 <e42453> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc15127b0 <e51476> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1513150 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15128d0 <e51487> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1512990 <e51484> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x556dc138e960 <e42466> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1512b10 <e51485> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1513300 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1512c30 <e51489> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1512de0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1512fa0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1513150 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1513300 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc15134b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1513660 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1513b80 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1513c40 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1513d10 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1513e80 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1513ff0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1514160 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x556dc138e960 <e42466> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc15142e0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc15143a0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1514460 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc138fbc0 <e42440> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc15145e0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc138f290 <e42453> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1514760 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc15134b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc15148d0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1514990 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1514a50 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x556dc138fbc0 <e42440> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1514bd0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x556dc138f290 <e42453> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1514d50 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1513660 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1514ec0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1514f80 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1515040 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1515100 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1515410 <e61542#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc150e710 <e61540#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc15152f0 <e61536#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc15154d0 <e61537#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1515880 <e61538#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1515650 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1515b60 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1515c20 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1515ce0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc15134b0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1515e50 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1515f20 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15160a0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1516210 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1516380 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1516440 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1513660 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15165b0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1516680 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1516800 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1516970 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1516ae0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1516ba0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1516c60 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1516d30 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1516ea0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1517010 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1517180 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1517250 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc15173c0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1517530 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15176a0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1517770 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15178f0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1517a60 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1517bd0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1517c90 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1517d50 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1517e20 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1517f90 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1518100 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1518270 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1518340 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1513810 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc15184b0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1518620 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1518790 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1518860 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15139c0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc15189e0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1518b50 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1518cc0 <e51503> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1518d80 <e51500> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1518ea0 <e51501> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1519ce0 <e51541> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1518fc0 <e51512> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1519080 <e51509> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc15191a0 <e51510> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1519e90 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15192c0 <e51521> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1519380 <e51518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1391750 <e42479> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1519500 <e51519> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc151a050 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1519620 <e51530> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15196e0 <e51527> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1390e20 <e42492> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1519860 <e51528> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc151a200 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1519980 <e51539> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1519a40 <e51536> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13904f0 <e42505> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1519bc0 <e51537> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc151a3b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1519ce0 <e51541> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1519e90 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc151a050 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc151a200 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc151a3b0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc151a560 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc151a710 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc151ac30 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc151acf0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc151adc0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc151af30 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc151b0a0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc151b210 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x556dc13904f0 <e42505> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc151b390 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc151b450 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc151b510 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1391750 <e42479> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc151b690 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1390e20 <e42492> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc151b810 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc151a560 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc151b980 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc151ba40 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc151bb00 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x556dc1391750 <e42479> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc151bc80 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x556dc1390e20 <e42492> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc151be00 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc151a710 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc151bf70 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc151c030 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc151c0f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc151c1b0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc151c4c0 <e61558#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc15157c0 <e61556#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc151c3a0 <e61552#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc151c580 <e61553#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc151c930 <e61554#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc151c700 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc151cc10 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc151ccd0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc151cd90 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc151a560 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc151cf00 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc151cfd0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc151d150 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc151d2c0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc151d430 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc151d4f0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc151a710 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc151d660 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc151d730 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc151d8b0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc151da20 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc151db90 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc151dc50 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc151dd10 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc151dde0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc151df50 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc151e0c0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc151e230 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc151e300 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc151e470 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc151e5e0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc151e750 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc151e820 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc151e9a0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc151eb10 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc151ec80 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc151ed40 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc151ee00 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc151eed0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc151f040 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc151f1b0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc151f320 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc151f3f0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc151a8c0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc151f560 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc151f6d0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc151f840 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc151f910 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc151aa70 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc151fa90 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc151fc00 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc151fd70 <e51555> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc151fe30 <e51552> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc151ff50 <e51553> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1520d90 <e51593> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1520070 <e51564> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1520130 <e51561> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1520250 <e51562> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1520f40 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1520370 <e51573> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1520430 <e51570> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13932e0 <e42518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc15205b0 <e51571> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1521100 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15206d0 <e51582> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1520790 <e51579> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13929b0 <e42531> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1520910 <e51580> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc15212b0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1520a30 <e51591> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1520af0 <e51588> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1392080 <e42544> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1520c70 <e51589> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1521460 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1520d90 <e51593> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1520f40 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1521100 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc15212b0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1521460 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1521610 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc15217c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1521ce0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1521da0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1521e70 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1521fe0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1522150 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc15222c0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x556dc1392080 <e42544> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1522440 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1522500 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc15225c0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13932e0 <e42518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1522740 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13929b0 <e42531> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc15228c0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1521610 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1522a30 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1522af0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1522bb0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x556dc13932e0 <e42518> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1522d30 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x556dc13929b0 <e42531> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1522eb0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc15217c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1523020 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc15230e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc15231a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1523260 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1523570 <e61574#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc151c870 <e61572#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1523450 <e61568#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1523630 <e61569#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc15239e0 <e61570#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc15237b0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1523cc0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1523d80 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1523e40 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1521610 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1523fb0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1524080 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1524200 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1524370 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15244e0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15245a0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc15217c0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1524710 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15247e0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1524960 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1524ad0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1524c40 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1524d00 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1524dc0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1524e90 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1525000 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1525170 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc15252e0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15253b0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1525520 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1525690 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1525800 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15258d0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1525a50 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1525bc0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1525d30 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1525df0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1525eb0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1525f80 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc15260f0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1526260 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc15263d0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15264a0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1521970 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1526610 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1526780 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15268f0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15269c0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1521b20 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1526b40 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1526cb0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1526e20 <e51607> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1526ee0 <e51604> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1527000 <e51605> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1527e40 <e51645> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1527120 <e51616> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc15271e0 <e51613> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1527300 <e51614> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1527ff0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1527420 <e51625> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15274e0 <e51622> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1394e70 <e42557> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1527660 <e51623> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc15281b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1527780 <e51634> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1527840 <e51631> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1394540 <e42570> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc15279c0 <e51632> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1528360 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1527ae0 <e51643> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1527ba0 <e51640> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1393c10 <e42583> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1527d20 <e51641> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1528510 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1527e40 <e51645> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1527ff0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc15281b0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1528360 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1528510 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc15286c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1528870 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1528d90 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1528e50 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1528f20 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1529090 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1529200 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1529370 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x556dc1393c10 <e42583> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc15294f0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc15295b0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1529670 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1394e70 <e42557> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc15297f0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1394540 <e42570> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1529970 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc15286c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1529ae0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1529ba0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1529c60 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x556dc1394e70 <e42557> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1529de0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x556dc1394540 <e42570> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1529f60 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1528870 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc152a0d0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc152a190 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc152a250 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc152a310 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc152a620 <e61590#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1523920 <e61588#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc152a500 <e61584#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc152a6e0 <e61585#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc152aa90 <e61586#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc152a860 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc152ad70 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc152ae30 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc152aef0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc15286c0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc152b060 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc152b130 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc152b2b0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc152b420 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc152b590 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc152b650 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1528870 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc152b7c0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc152b890 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc152ba10 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc152bb80 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc152bcf0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc152bdb0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc152be70 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc152bf40 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc152c0b0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc152c220 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc152c390 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc152c460 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc152c5d0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc152c740 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc152c8b0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc152c980 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc152cb00 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc152cc70 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc152cde0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc152cea0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc152cf60 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc152d030 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc152d1a0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc152d310 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc152d480 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc152d550 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1528a20 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc152d6c0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc152d830 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc152d9a0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc152da70 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1528bd0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc152dbf0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc152dd60 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc152ded0 <e51659> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc152df90 <e51656> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc152e0b0 <e51657> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc152eef0 <e51697> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc152e1d0 <e51668> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc152e290 <e51665> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc152e3b0 <e51666> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc152f0a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc152e4d0 <e51677> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc152e590 <e51674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1396a00 <e42596> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc152e710 <e51675> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc152f260 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc152e830 <e51686> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc152e8f0 <e51683> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13960d0 <e42609> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc152ea70 <e51684> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc152f410 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc152eb90 <e51695> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc152ec50 <e51692> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13957a0 <e42622> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc152edd0 <e51693> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc152f5c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc152eef0 <e51697> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc152f0a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc152f260 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc152f410 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc152f5c0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc152f770 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc152f920 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc152fe40 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc152ff00 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc152ffd0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1530140 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc15302b0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1530420 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x556dc13957a0 <e42622> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc15305a0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1530660 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1530720 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1396a00 <e42596> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc15308a0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13960d0 <e42609> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1530a20 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc152f770 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1530b90 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1530c50 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1530d10 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x556dc1396a00 <e42596> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1530e90 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x556dc13960d0 <e42609> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1531010 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc152f920 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1531180 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1531240 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1531300 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc15313c0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc15316d0 <e61606#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc152a9d0 <e61604#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc15315b0 <e61600#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1531790 <e61601#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1531b40 <e61602#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1531910 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1531e20 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1531ee0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1531fa0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc152f770 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1532110 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15321e0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1532360 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc15324d0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1532640 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1532700 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc152f920 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1532870 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1532940 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1532ac0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1532c30 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1532da0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1532e60 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1532f20 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1532ff0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1533160 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc15332d0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1533440 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1533510 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1533680 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc15337f0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1533960 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1533a30 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1533bb0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1533d20 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1533e90 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1533f50 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1534010 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc15340e0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1534250 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc15343c0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1534530 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1534600 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc152fad0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1534770 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc15348e0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1534a50 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1534b20 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc152fc80 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1534ca0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1534e10 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1534f80 <e51711> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1535040 <e51708> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1535160 <e51709> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1535fa0 <e51749> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1535280 <e51720> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1535340 <e51717> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1535460 <e51718> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1536150 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1535580 <e51729> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1535640 <e51726> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1398590 <e42635> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc15357c0 <e51727> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1536310 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15358e0 <e51738> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15359a0 <e51735> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1397c60 <e42648> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1535b20 <e51736> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc15364c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1535c40 <e51747> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1535d00 <e51744> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1397330 <e42661> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1535e80 <e51745> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1536670 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1535fa0 <e51749> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1536150 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1536310 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc15364c0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1536670 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1536820 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc15369d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1536ef0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1536fb0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1537080 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc15371f0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1537360 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc15374d0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x556dc1397330 <e42661> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1537650 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1537710 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc15377d0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1398590 <e42635> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1537950 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1397c60 <e42648> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1537ad0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1536820 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1537c40 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1537d00 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1537dc0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x556dc1398590 <e42635> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1537f40 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x556dc1397c60 <e42648> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc15380c0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc15369d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1538230 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc15382f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc15383b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1538470 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1538780 <e61622#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1531a80 <e61620#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1538660 <e61616#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1538840 <e61617#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1538bf0 <e61618#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc15389c0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1538ed0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1538f90 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1539050 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1536820 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15391c0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1539290 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1539410 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1539580 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15396f0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15397b0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc15369d0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1539920 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15399f0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1539b70 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1539ce0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1539e50 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1539f10 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1539fd0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc153a0a0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc153a210 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc153a380 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc153a4f0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc153a5c0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc153a730 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc153a8a0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc153aa10 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc153aae0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc153ac60 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc153add0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc153af40 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc153b000 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc153b0c0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc153b190 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc153b300 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc153b470 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc153b5e0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc153b6b0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1536b80 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc153b820 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc153b990 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc153bb00 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc153bbd0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1536d30 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc153bd50 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc153bec0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc153c030 <e51763> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc153c0f0 <e51760> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc153c210 <e51761> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc153d050 <e51801> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc153c330 <e51772> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc153c3f0 <e51769> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc153c510 <e51770> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc153d210 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc153c630 <e51781> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc153c6f0 <e51778> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc139a120 <e42674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc153c870 <e51779> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc153d3d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc153c990 <e51790> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc153ca50 <e51787> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13997f0 <e42687> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc153cbd0 <e51788> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc153d580 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc153ccf0 <e51799> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc153cdb0 <e51796> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x556dc1398ec0 <e42700> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc153cf30 <e51797> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc153d730 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc153d050 <e51801> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc153d210 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc153d3d0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc153d580 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc153d730 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc153d8f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc153daa0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc153dfd0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc153e090 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc153e160 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc153e2e0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc153e450 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc153e5c0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x556dc1398ec0 <e42700> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc153e740 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc153e800 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc153e8c0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc139a120 <e42674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc153ea40 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13997f0 <e42687> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc153ebc0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc153d8f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc153ed30 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc153edf0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc153eeb0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x556dc139a120 <e42674> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc153f030 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x556dc13997f0 <e42687> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc153f1b0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc153daa0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc153f320 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc153f3e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc153f4a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc153f560 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc153f870 <e61638#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1538b30 <e61636#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc153f750 <e61632#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc153f930 <e61633#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc153fcf0 <e61634#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc153fab0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc153ffe0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc15400a0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1540160 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc153d8f0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15402d0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15403a0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1540520 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1540690 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1540800 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15408c0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc153daa0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1540a30 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1540b00 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1540c80 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1540df0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1540f60 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1541020 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc15410e0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc15411b0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1541330 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc15414a0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1541610 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15416e0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1541860 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc15419d0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1541b40 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1541c10 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1541d90 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1541f00 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1542070 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1542130 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc15421f0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc15422c0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1542440 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc15425b0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1542720 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc15427f0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc153dc50 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1542970 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1542ae0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1542c50 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1542d20 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc153de10 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1542ea0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1543010 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1543180 <e51815> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1543240 <e51812> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1543360 <e51813> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc15441a0 <e51853> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1543480 <e51824> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1543540 <e51821> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1543660 <e51822> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1544360 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1543780 <e51833> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1543840 <e51830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc139bcb0 <e42713> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc15439c0 <e51831> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1544520 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1543ae0 <e51842> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1543ba0 <e51839> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc139b380 <e42726> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1543d20 <e51840> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc15446d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1543e40 <e51851> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1543f00 <e51848> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139aa50 <e42739> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1544080 <e51849> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1544880 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc15441a0 <e51853> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1544360 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1544520 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc15446d0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1544880 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1544a40 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1544bf0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1545120 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc15451e0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc15452b0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1545430 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc15455a0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1545710 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x556dc139aa50 <e42739> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1545890 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1545950 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1545a10 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc139bcb0 <e42713> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1545b90 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc139b380 <e42726> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1545d10 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1544a40 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1545e80 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1545f40 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1546000 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x556dc139bcb0 <e42713> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1546180 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x556dc139b380 <e42726> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1546300 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1544bf0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1546470 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1546530 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc15465f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc15466b0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc15469c0 <e61654#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc153fc30 <e61652#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc15468a0 <e61648#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1546a80 <e61649#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1546e40 <e61650#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1546c00 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1547130 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc15471f0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15472b0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1544a40 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1547420 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15474f0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1547670 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc15477e0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1547950 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1547a10 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1544bf0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1547b80 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1547c50 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1547dd0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1547f40 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15480b0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1548170 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1548230 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1548300 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1548480 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc15485f0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1548760 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1548830 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc15489b0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1548b20 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1548c90 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1548d60 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1548ee0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1549050 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15491c0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1549280 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1549340 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1549410 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1549590 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1549700 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1549870 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1549940 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1544da0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1549ac0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1549c30 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1549da0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1549e70 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1544f60 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1549ff0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc154a160 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc154a2d0 <e51867> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc154a390 <e51864> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc154a4b0 <e51865> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc154b2f0 <e51905> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc154a5d0 <e51876> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc154a690 <e51873> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc154a7b0 <e51874> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc154b4b0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc154a8d0 <e51885> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc154a990 <e51882> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc139d840 <e42752> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc154ab10 <e51883> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc154b670 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc154ac30 <e51894> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc154acf0 <e51891> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc139cf10 <e42765> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc154ae70 <e51892> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc154b820 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc154af90 <e51903> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc154b050 <e51900> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139c5e0 <e42778> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc154b1d0 <e51901> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc154b9d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc154b2f0 <e51905> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc154b4b0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc154b670 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc154b820 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc154b9d0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc154bb90 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc154bd40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc154c270 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc154c330 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc154c400 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc154c580 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc154c6f0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc154c860 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x556dc139c5e0 <e42778> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc154c9e0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc154caa0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc154cb60 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc139d840 <e42752> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc154cce0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc139cf10 <e42765> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc154ce60 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc154bb90 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc154cfd0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc154d090 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc154d150 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x556dc139d840 <e42752> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc154d2d0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x556dc139cf10 <e42765> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc154d450 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc154bd40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc154d5c0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc154d680 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc154d740 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc154d800 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc154db10 <e61670#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1546d80 <e61668#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc154d9f0 <e61664#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc154dbd0 <e61665#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc154df90 <e61666#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc154dd50 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc154e280 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc154e340 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc154e400 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc154bb90 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc154e570 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc154e640 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc154e7c0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc154e930 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc154eaa0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc154eb60 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc154bd40 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc154ecd0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc154eda0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc154ef20 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc154f090 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc154f200 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc154f2c0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc154f380 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc154f450 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc154f5d0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc154f740 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc154f8b0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc154f980 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc154fb00 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc154fc70 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc154fde0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc154feb0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1550030 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc15501a0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1550310 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc15503d0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1550490 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1550560 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc15506e0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1550850 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc15509c0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1550a90 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc154bef0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1550c10 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1550d80 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1550ef0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1550fc0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc154c0b0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1551140 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc15512b0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1551420 <e51919> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc15514e0 <e51916> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1551600 <e51917> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1552440 <e51957> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1551720 <e51928> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc15517e0 <e51925> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1551900 <e51926> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1552600 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1551a20 <e51937> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1551ae0 <e51934> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc139f3d0 <e42791> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1551c60 <e51935> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc15527c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1551d80 <e51946> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1551e40 <e51943> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc139eaa0 <e42804> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1551fc0 <e51944> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1552970 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc15520e0 <e51955> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc15521a0 <e51952> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139e170 <e42817> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1552320 <e51953> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1552b20 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1552440 <e51957> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1552600 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc15527c0 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1552970 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1552b20 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1552ce0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1552e90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc15533c0 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1553480 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc1553550 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc15536d0 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1553840 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc15539b0 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x556dc139e170 <e42817> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1553b30 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1553bf0 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1553cb0 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc139f3d0 <e42791> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1553e30 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc139eaa0 <e42804> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1553fb0 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1552ce0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc1554120 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc15541e0 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc15542a0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x556dc139f3d0 <e42791> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc1554420 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x556dc139eaa0 <e42804> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc15545a0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1552e90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc1554710 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc15547d0 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1554890 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1554950 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1554c60 <e61686#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc154ded0 <e61684#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1554b40 <e61680#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1554d20 <e61681#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc15550e0 <e61682#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1554ea0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc15553d0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1555490 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1555550 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1552ce0 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15556c0 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1555790 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1555910 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1555a80 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1555bf0 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1555cb0 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1552e90 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1555e20 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1555ef0 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1556070 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc15561e0 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1556350 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc1556410 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc15564d0 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc15565a0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1556720 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1556890 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1556a00 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1556ad0 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1556c50 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1556dc0 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1556f30 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1557000 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1557180 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc15572f0 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1557460 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc1557520 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc15575e0 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc15576b0 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1557830 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc15579a0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1557b10 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1557be0 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc1553040 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1557d60 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1557ed0 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc1558040 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1558110 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc1553200 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1558290 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc1558400 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc1558570 <e51971> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1558630 <e51968> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1558750 <e51969> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc1559590 <e52009> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1558870 <e51980> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc1558930 <e51977> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc1558a50 <e51978> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc1559750 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1558b70 <e51989> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1558c30 <e51986> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a0f60 <e42830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc1558db0 <e51987> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1559910 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1558ed0 <e51998> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc1558f90 <e51995> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a0630 <e42843> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1559110 <e51996> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1559ac0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1559230 <e52007> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc15592f0 <e52004> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x556dc139fd00 <e42856> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc1559470 <e52005> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1559c70 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1559590 <e52009> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc1559750 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1559910 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1559ac0 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1559c70 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1559e30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1559fe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc155a510 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc155a5d0 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc155a6a0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc155a820 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc155a990 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc155ab00 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x556dc139fd00 <e42856> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc155ac80 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc155ad40 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc155ae00 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a0f60 <e42830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc155af80 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a0630 <e42843> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc155b100 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1559e30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc155b270 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc155b330 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc155b3f0 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a0f60 <e42830> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc155b570 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a0630 <e42843> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc155b6f0 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1559fe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc155b860 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc155b920 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc155b9e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc155baa0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc155bdb0 <e61702#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc1555020 <e61700#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc155bc90 <e61696#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc155be70 <e61697#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc155c230 <e61698#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc155bff0 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc155c520 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc155c5e0 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc155c6a0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1559e30 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc155c810 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc155c8e0 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc155ca60 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc155cbd0 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc155cd40 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc155ce00 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1559fe0 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc155cf70 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc155d040 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc155d1c0 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc155d330 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc155d4a0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc155d560 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc155d620 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc155d6f0 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc155d870 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc155d9e0 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc155db50 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc155dc20 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc155dda0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc155df10 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc155e080 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc155e150 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc155e2d0 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc155e440 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc155e5b0 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc155e670 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc155e730 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc155e800 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc155e980 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc155eaf0 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc155ec60 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc155ed30 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc155a190 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc155eeb0 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc155f020 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc155f190 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc155f260 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc155a350 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc155f3e0 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc155f550 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x556dc155f6c0 <e52023> {c34aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc155f780 <e52020> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x556dc13338d0 <e52386> {c2aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc155f8a0 <e52021> {c34aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x556dc15606e0 <e52061> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc155f9c0 <e52032> {c35aj} @dt=0x556dc10a31b0@(G/w1)
    1:2:1: VARREF 0x556dc155fa80 <e52029> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x556dc1333a30 <e9648> {c3aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x556dc155fba0 <e52030> {c35aj} @dt=0x556dc10a31b0@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x556dc15608a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc155fcc0 <e52041> {c36aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc155fd80 <e52038> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a2af0 <e42869> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x556dc155ff00 <e52039> {c36aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x556dc1560a60 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1560020 <e52050> {c37aq} @dt=0x556dc1099a90@(G/w34)
    1:2:1: VARREF 0x556dc15600e0 <e52047> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a21c0 <e42882> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1560260 <e52048> {c37aq} @dt=0x556dc1099a90@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x556dc1560c10 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x556dc1560380 <e52059> {c38ar} @dt=0x556dc10a0130@(G/w32)
    1:2:1: VARREF 0x556dc1560440 <e52056> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x556dc13a1890 <e42895> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x556dc15605c0 <e52057> {c38ar} @dt=0x556dc10a0130@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x556dc1560dc0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc15606e0 <e52061> {c34aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x556dc15608a0 <e8879> {c35aj} @dt=0x556dc10a31b0@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x556dc1560a60 <e31404> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x556dc1560c10 <e31405> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x556dc1560dc0 <e31406> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x556dc1560f80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x556dc1561130 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x556dc1561660 <e31487> {c45aq} @dt=0x556dc10a0130@(G/w32)
    1:2:1: SEL 0x556dc1561720 <e39882> {c45ax} @dt=0x556dc10a0130@(G/w32)
    1:2:1:1: VARREF 0x556dc15617f0 <e39873> {c45as} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x556dc1561970 <e39874> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h66
    1:2:1:3: CONST 0x556dc1561ae0 <e39875> {c45ax} @dt=0x556dc10a0130@(G/w32)  32'h20
    1:2:2: VARREF 0x556dc1561c50 <e31486> {c45ak} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x556dc13a1890 <e42895> {c38ar} @dt=0x556dc10a0130@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x556dc1561dd0 <e31492> {c48ao} @dt=0x556dc1099a90@(G/w34)
    1:2:1: ADD 0x556dc1561e90 <e31490> {c48au} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1561f50 <e31488> {c48aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a2af0 <e42869> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc15620d0 <e31489> {c48aw} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a21c0 <e42882> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1562250 <e31491> {c48ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x556dc1560f80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x556dc15623c0 <e31497> {c49ap} @dt=0x556dc1099a90@(G/w34)
    1:2:1: MUL 0x556dc1562480 <e31495> {c49av} @dt=0x556dc1099a90@(G/w34)
    1:2:1:1: VARREF 0x556dc1562540 <e31493> {c49ar} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x556dc13a2af0 <e42869> {c36aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x556dc15626c0 <e31494> {c49ax} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x556dc13a21c0 <e42882> {c37aq} @dt=0x556dc1099a90@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x556dc1562840 <e31496> {c49ak} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x556dc1561130 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x556dc15629b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x556dc1562a70 <e745> {c50an}
    1:2:1:1: SENITEM 0x556dc1562b30 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x556dc1562bf0 <e9056> {c50ax} @dt=0x556dc10a31b0@(G/w1)  i_clk [RV] <- VAR 0x556dc10b3ba0 <e39829> {c2aj} @dt=0x556dc10a31b0@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x556dc1562f00 <e61718#> {c54an} @dt=0x556dc10ac980@(w136)p[3:0]
    1:2:2:1: COND 0x556dc155c170 <e61716#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x556dc1562de0 <e61712#> {c51ak} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [RV] <- VAR 0x556dc10b3620 <e39834> {c3aj} @dt=0x556dc10a31b0@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x556dc1562fc0 <e61713#> {c54aq} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x556dc1563380 <e61714#> {c52aq} @dt=0x556dc10ac980@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x556dc1563140 <e9070> {c54ah} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x556dc1563670 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x556dc1563730 <e40254> {c59at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc15637f0 <e31498> {c59av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x556dc1560f80 <e31407> {c42ap} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc1563960 <e31532> {c59ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1563a30 <e9100> {c59af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1563bb0 <e33308> {c59ap} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x556dc1563d20 <e31531> {c59ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1563e90 <e31569> {c60at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: VARREF 0x556dc1563f50 <e31534> {c60av} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x556dc1561130 <e31408> {c42au} @dt=0x556dc1099a90@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x556dc15640c0 <e31568> {c60ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc1564190 <e9169> {c60af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1564310 <e33333> {c60ap} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x556dc1564480 <e31567> {c60ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc15645f0 <e31673> {c61at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: XOR 0x556dc15646b0 <e31638> {c61be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1564770 <e31603> {c61ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1564840 <e9306> {c61av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc15649c0 <e33358> {c61ba} @dt=0x556dc10afee0@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x556dc1564b30 <e31602> {c61ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1564ca0 <e31637> {c61bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1564d70 <e9373> {c61bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1564ef0 <e33383> {c61bl} @dt=0x556dc10afee0@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x556dc1565060 <e31636> {c61bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15651d0 <e31672> {c61ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15652a0 <e9238> {c61af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1565420 <e33408> {c61ap} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x556dc1565590 <e31671> {c61ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2: ASSIGN 0x556dc1565700 <e31777> {c62at} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1: ADD 0x556dc15657c0 <e31742> {c62be} @dt=0x556dc1099a90@(G/w34)
    1:2:2:1:1: SEL 0x556dc1565880 <e31707> {c62ba} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x556dc1565950 <e9514> {c62av} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x556dc1565ad0 <e33433> {c62ba} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x556dc1565c40 <e31706> {c62ba} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x556dc1565db0 <e31741> {c62bl} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x556dc1565e80 <e9581> {c62bg} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x556dc15612e0 <e8930> {c43aw} @dt=0x556dc10ac980@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x556dc1566000 <e33458> {c62bl} @dt=0x556dc10afee0@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x556dc1566170 <e31740> {c62bl} @dt=0x556dc10a0130@(G/w32)  32'h22
    1:2:2:2: SEL 0x556dc15662e0 <e31776> {c62ap} @dt=0x556dc1099a90@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x556dc15663b0 <e9446> {c62af} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x556dc15614a0 <e8941> {c43bd} @dt=0x556dc10ad020@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x556dc1566530 <e33483> {c62ap} @dt=0x556dc10afee0@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x556dc15666a0 <e31775> {c62ap} @dt=0x556dc10a0130@(G/w32)  32'h22
    3: TYPETABLE 0x556dc1085550 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x556dc10bfae0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x556dc10a31b0 <e262> {c18aq} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x556dc10bfae0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x556dc10afee0 <e8980> {c45ax} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x556dc10b14d0 <e9797> {c24bh} @dt=this@(G/w10)  logic [GENERIC] kwd=logic range=[9:0]
		detailed  ->  BASICDTYPE 0x556dc10b2590 <e9873> {c25bf} @dt=this@(G/w11)  logic [GENERIC] kwd=logic range=[10:0]
		detailed  ->  BASICDTYPE 0x556dc10a0130 <e9677> {c6ak} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x556dc10a2690 <e1014> {c16ai} @dt=this@(G/sw32)  integer [GENERIC] kwd=integer range=[31:0]
		detailed  ->  BASICDTYPE 0x556dc10a58b0 <e23453> {c4ak} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x556dc1099a90 <e9655> {c4aj} @dt=this@(G/w34)  logic [GENERIC] kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc1098ca0 <e19> {c4ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc1099010 <e24> {c4an} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc1099490 <e32> {c4ar} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc1099b70 <e72> {c5ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc109aeb0 <e127> {c6al} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a31b0 <e262> {c18aq} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x556dc10abc40 <e515> {c43ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a0210 <e998> {c10ao} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc10a0a90 <e1006> {c11ao} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc10a2690 <e1014> {c16ai} @dt=this@(G/sw32)  integer [GENERIC] kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x556dc10986f0 <e1029> {c18aq} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10982e0 <e1058> {c18al} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10afbb0 <e1098> {c18aq} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x556dc10af730 <e1146> {c18az} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10af1a0 <e1253> {c18aq} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10ae9d0 <e1434> {c18aq} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a2970 <e1469> {c16am} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x556dc10aed30 <e2258> {c19as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10aeb80 <e2985> {c19as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a7bf0 <e8865> {c34aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc10a8030 <e8873> {c35aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc10a8b00 <e8886> {c36aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc10a95d0 <e8894> {c37aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc10aa0a0 <e8902> {c38ak} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10aabc0 <e8910> {c42ai} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc10ab270 <e8918> {c42ai} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc10aa180 <e8926> {c43ad} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x556dc10ac980 <e8929> {c43aj} @dt=this@(w136)p[3:0] refdt=0x556dc1099a90(G/w34) [3:0]
    3:1:2: RANGE 0x556dc10aca50 <e546> {c43aj}
    3:1:2:2: CONST 0x556dc11b3ba0 <e31418> {c43ak} @dt=0x556dc10a58b0@(G/sw32)  32'sh3
    3:1:2:3: CONST 0x556dc11b3cd0 <e31428> {c43am} @dt=0x556dc10a58b0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x556dc10ac030 <e8937> {c43ad} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x556dc10ad020 <e8940> {c43aj} @dt=this@(w136)p[3:0] refdt=0x556dc1099a90(G/w34) [3:0]
    3:1:2: RANGE 0x556dc10ad490 <e546> {c43aj}
    3:1:2:2: CONST 0x556dc11b3e00 <e31438> {c43ak} @dt=0x556dc10a58b0@(G/sw32)  32'sh3
    3:1:2:3: CONST 0x556dc11b3f30 <e31448> {c43am} @dt=0x556dc10a58b0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x556dc10a8580 <e8951> {c45ax} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a64c0 <e8969> {c45ax} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x556dc10afee0 <e8980> {c45ax} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x556dc10b3790 <e9061> {c52an} @dt=this@(sw136)  logic kwd=logic range=[135:0]
    3:1: BASICDTYPE 0x556dc10a5de0 <e9065> {c52aq} @dt=this@(w136)  logic kwd=logic range=[135:0]
    3:1: BASICDTYPE 0x556dc10983c0 <e9634> {c2aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc10987d0 <e9642> {c3aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x556dc1099a90 <e9655> {c4aj} @dt=this@(G/w34)  logic [GENERIC] kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x556dc1099d20 <e9658> {c4aj} @dt=this@(w544)p[15:0] refdt=0x556dc1099a90(G/w34) [15:0]
    3:1:2: RANGE 0x556dc109a110 <e55> {c4aj}
    3:1:2:2: CONST 0x556dc10afd70 <e23458> {c4ak} @dt=0x556dc10a58b0@(G/sw32)  32'shf
    3:1:2:3: CONST 0x556dc117ca20 <e23468> {c4an} @dt=0x556dc10a58b0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x556dc109add0 <e9666> {c5aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x556dc109af90 <e9669> {c5aj} @dt=this@(w170)p[4:0] refdt=0x556dc1099a90(G/w34) [4:0]
    3:1:2: RANGE 0x556dc109b400 <e110> {c5aj}
    3:1:2:2: CONST 0x556dc117cb50 <e23478> {c5ak} @dt=0x556dc10a58b0@(G/sw32)  32'sh4
    3:1:2:3: CONST 0x556dc117cc80 <e23488> {c5am} @dt=0x556dc10a58b0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x556dc10a0130 <e9677> {c6ak} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10a1c20 <e9685> {c14ag} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: PACKARRAYDTYPE 0x556dc10a1b50 <e9688> {c14ag} @dt=this@(w2048)p[63:0] refdt=0x556dc10a0130(G/w32) [63:0]
    3:1:2: RANGE 0x556dc10a20a0 <e215> {c14ag}
    3:1:2:2: CONST 0x556dc117d010 <e23520> {c14ah} @dt=0x556dc10a58b0@(G/sw32)  32'sh3f
    3:1:2:3: CONST 0x556dc117d140 <e23530> {c14ak} @dt=0x556dc10a58b0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x556dc10b14d0 <e9797> {c24bh} @dt=this@(G/w10)  logic [GENERIC] kwd=logic range=[9:0]
    3:1: BASICDTYPE 0x556dc10b2590 <e9873> {c25bf} @dt=this@(G/w11)  logic [GENERIC] kwd=logic range=[10:0]
    3:1: BASICDTYPE 0x556dc10a58b0 <e23453> {c4ak} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x556dc10bfae0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
