{
    "Function": "sii8620_mt_read_xdevcap_reg",
    "astEdges": [
        [
            6,
            8
        ],
        [
            6,
            7
        ],
        [
            3,
            4
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            0,
            9
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ]
    ],
    "candidateNodeList": [
        5,
        7
    ],
    "cfgEdges": [
        [
            6,
            4
        ],
        [
            0,
            6
        ],
        [
            4,
            9
        ]
    ],
    "ddgEdges": [
        [
            6,
            9
        ],
        [
            6,
            4
        ],
        [
            6,
            4
        ],
        [
            0,
            6
        ],
        [
            0,
            4
        ],
        [
            4,
            9
        ],
        [
            4,
            9
        ],
        [
            4,
            9
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            8
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "sii8620_mt_read_devcap_reg",
        "5": "ctx",
        "6": "<operator>.or",
        "7": "reg",
        "8": "LITERAL",
        "9": "METHOD_RETURN"
    }
}