
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Fri Aug 16 02:58:20 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true 
true
# Formality Setup File
set_svf "/home/IC/Projects/System/syn/Final_System.svf"
SVF set to '/home/IC/Projects/System/syn/Final_System.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Design Verilog Files
read_verilog -container Ref "/home/IC/Projects/System/rtl/TOP/System_TOP.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/System/rtl/TOP/System_TOP.v'
Created container 'Ref'
Current container set to 'Ref'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/TX/UART_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/UART_TX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/TX/Serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Serializer.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/TX/MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/MUX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/UART_RX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/data_sampling.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/deserializer.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/parity_check.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/strt_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/strt_check.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/stop_check.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/RegFile/Register_File.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/RegFile/Register_File.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ALU/ALU.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ALU/ALU.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v'
1
read_verilog -container Ref "/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v'
1
read_sverilog -container Ref "/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
1
read_sverilog -container Ref "/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
1
read_sverilog -container Ref "/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
1
# Read Reference technology libraries
read_db -container Ref [list $TTLIB $SSLIB $FFLIB]
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design System_TOP
Reference design set to 'Ref:/WORK/System_TOP'
1
set_top System_TOP
Setting top design to 'Ref:/WORK/System_TOP'
Status:   Elaborating design System_TOP   ...  
Status:   Elaborating design UART  DATA_WIDTH=8 ...  
Information: Created design named 'UART_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_TX  DATA=8 ...  
Information: Created design named 'UART_TX_DATA8'. (FE-LINK-13)
Status:   Elaborating design TX_FSM   ...  
Status:   Elaborating design Serializer  DATA=8 ...  
Information: Created design named 'Serializer_DATA8'. (FE-LINK-13)
Status:   Elaborating design Parity_Calc  DATA=8 ...  
Information: Created design named 'Parity_Calc_DATA8'. (FE-LINK-13)
Status:   Elaborating design MUX   ...  
Status:   Elaborating design UART_RX  DATA=8 ...  
Information: Created design named 'UART_RX_DATA8'. (FE-LINK-13)
Status:   Elaborating design RX_FSM  DATA=8 ...  
Information: Created design named 'RX_FSM_DATA8'. (FE-LINK-13)
Status:   Elaborating design edge_bit_counter  DATA=8 ...  
Information: Created design named 'edge_bit_counter_DATA8'. (FE-LINK-13)
Status:   Elaborating design data_sampling  DATA=8 ...  
Information: Created design named 'data_sampling_DATA8'. (FE-LINK-13)
Status:   Elaborating design deserializer  DATA=8 ...  
Information: Created design named 'deserializer_DATA8'. (FE-LINK-13)
Status:   Elaborating design parity_check  DATA=8 ...  
Information: Created design named 'parity_check_DATA8'. (FE-LINK-13)
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design stp_check   ...  
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design RegFile  WIDTH=8, DEPTH=16, ADDR=4 ...  
Information: Created design named 'RegFile_WIDTH8_DEPTH16_ADDR4'. (FE-LINK-13)
Status:   Elaborating design ALU  OPER_WIDTH=8, OUT_WIDTH=16 ...  
Information: Created design named 'ALU_OPER_WIDTH8_OUT_WIDTH16'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO  DATA_WIDTH=8, DEPTH=8, P_SIZE=4 ...  
Information: Created design named 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_P_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM_CNTRL  DATA_WIDTH=8, DEPTH=8, P_SIZE=4 ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: FIFO_MEM Block: /FIFO_MEM_CNTRL File: /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v Line: 43)  (FMR_ELAB-147)
Information: Created design named 'FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_P_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_WR  DEPTH=8, P_SIZE=4 ...  
Information: Created design named 'FIFO_WR_DEPTH8_P_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_RD  DEPTH=8, P_SIZE=4 ...  
Information: Created design named 'FIFO_RD_DEPTH8_P_SIZE4'. (FE-LINK-13)
Status:   Elaborating design DF_SYNC  DEPTH=8, P_SIZE=4 ...  
Information: Created design named 'DF_SYNC_DEPTH8_P_SIZE4'. (FE-LINK-13)
Status:   Elaborating design CLKDiv   ...  
Status:   Elaborating design CLKDIV_MUX   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/System_TOP' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/System_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/System_TOP'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -netlist -container Imp "/home/IC/Projects/System/syn/Final_System.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/syn/Final_System.v'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $TTLIB $SSLIB $FFLIB]
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design System_TOP
Implementation design set to 'Imp:/WORK/System_TOP'
1
set_top System_TOP
Setting top design to 'Imp:/WORK/System_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/System_TOP'
Implementation design set to 'Imp:/WORK/System_TOP'
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/System_TOP'
Implementation design is 'Imp:/WORK/System_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :         11          0          0          0         11
mark                :         22          0          0          0         22
multiplier          :          2          1          0          0          3
reg_constant        :         57         29          0          0         86
replace             :          0          7          0          0          7
transformation
   map              :         23          0          0          0         23
   share            :          1          6          0          0          7
uniquify            :          2          3          0          0          5

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Projects/System/syn/Final_System.svf

SVF files produced:
  /home/IC/Projects/System/fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 357 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 29(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 58(0) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                29           0    
   Constrained 0X                                                         29           0    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/System_TOP'
Implementation design is 'Imp:/WORK/System_TOP'
    
*********************************** Matching Results ***********************************    
 357 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 29(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 58(0) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                29           0    
   Constrained 0X                                                         29           0    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/System_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference design.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/System_TOP
 Implementation design: Imp:/WORK/System_TOP
 357 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     353       1     357
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Unread                       0       0       0       0       0       8       0       8
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
