<stg><name>pixel_pack</name>


<trans_list>

<trans id="217" from="1" to="2">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="2" to="3">
<condition id="80">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="5">
<condition id="79">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="11">
<condition id="78">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="18">
<condition id="77">
<or_exp><and_exp><literal name="mode_read" val="!0"/>
<literal name="mode_read" val="!1"/>
<literal name="mode_read" val="!2"/>
<literal name="mode_read" val="!3"/>
<literal name="mode_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="7">
<condition id="92">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="2" to="12">
<condition id="110">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="18">
<condition id="128">
<or_exp><and_exp><literal name="in_stream_last_V_val3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="3">
<condition id="129">
<or_exp><and_exp><literal name="in_stream_last_V_val3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="18">
<condition id="131">
<or_exp><and_exp><literal name="in_stream_last_V_val2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="5">
<condition id="132">
<or_exp><and_exp><literal name="in_stream_last_V_val2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="8">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="10">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="10" to="18">
<condition id="136">
<or_exp><and_exp><literal name="last_6_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="7">
<condition id="137">
<or_exp><and_exp><literal name="last_6_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="18">
<condition id="138">
<or_exp><and_exp><literal name="in_stream_last_V_val1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="11" to="11">
<condition id="139">
<or_exp><and_exp><literal name="in_stream_last_V_val1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="12" to="13">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="15">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="15" to="16">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="16" to="17">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="17" to="18">
<condition id="145">
<or_exp><and_exp><literal name="last_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="17" to="12">
<condition id="146">
<or_exp><and_exp><literal name="last_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

]]></node>
<StgValue><ssdm name="alpha_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

]]></node>
<StgValue><ssdm name="alpha_V_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_stream_data_V), !map !94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_user_V), !map !100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_user_V), !map !112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !126

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:17  switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader818.preheader
    i32 1, label %.preheader813
    i32 2, label %.preheader811.preheader
    i32 3, label %.preheader809
    i32 4, label %.preheader
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32">
<![CDATA[
.preheader811.preheader:0  %p_0464_s = alloca i32

]]></node>
<StgValue><ssdm name="p_0464_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader811.preheader:1  br label %._crit_edge842.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="96" op_0_bw="32">
<![CDATA[
.preheader818.preheader:0  %p_084_s = alloca i96

]]></node>
<StgValue><ssdm name="p_084_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="32">
<![CDATA[
.preheader818.preheader:1  %p_067_s = alloca i4

]]></node>
<StgValue><ssdm name="p_067_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="4" op_0_bw="32">
<![CDATA[
.preheader818.preheader:2  %p_071_s = alloca i4

]]></node>
<StgValue><ssdm name="p_071_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader818.preheader:3  br label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader:2  %empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="24" op_0_bw="26">
<![CDATA[
.preheader:3  %in_stream_data_V_val4 = extractvalue { i24, i1, i1 } %empty_28, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:10  %p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_Result_s_30"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:15  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="24">
<![CDATA[
.preheader:20  %tmp_11 = trunc i24 %in_stream_data_V_val4 to i8

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="26">
<![CDATA[
.preheader:4  %in_stream_user_V_val4 = extractvalue { i24, i1, i1 } %empty_28, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader:5  %empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="24" op_0_bw="26">
<![CDATA[
.preheader:6  %in_stream_data_V_val5 = extractvalue { i24, i1, i1 } %empty_29, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="26">
<![CDATA[
.preheader:7  %in_stream_user_V_val5 = extractvalue { i24, i1, i1 } %empty_29, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="26">
<![CDATA[
.preheader:8  %in_stream_last_V_val3 = extractvalue { i24, i1, i1 } %empty_29, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9  %user_2_1 = or i1 %in_stream_user_V_val4, %in_stream_user_V_val5

]]></node>
<StgValue><ssdm name="user_2_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="8">
<![CDATA[
.preheader:11  %tmp = zext i8 %p_Result_s_30 to i9

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:12  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val5, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="8">
<![CDATA[
.preheader:13  %tmp_1 = zext i8 %p_Result_1 to i9

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:14  %out_c1_V = add i9 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="out_c1_V"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="9" op_0_bw="8">
<![CDATA[
.preheader:16  %tmp_3 = zext i8 %p_Result_3 to i9

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val5, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="8">
<![CDATA[
.preheader:18  %tmp_4 = zext i8 %p_Result_4 to i9

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:19  %out_c2_V = add i9 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="out_c2_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:21  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="24">
<![CDATA[
.preheader:22  %tmp_12 = trunc i24 %in_stream_data_V_val5 to i8

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:23  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader:24  %p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %tmp_12, i8 %p_Result_6, i8 %tmp_11)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader:25  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_2, i1 %user_2_1, i1 %in_stream_last_V_val3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:26  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:27  br i1 %in_stream_last_V_val3, label %.loopexit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader809:2  %empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="24" op_0_bw="26">
<![CDATA[
.preheader809:3  %in_stream_data_V_val2 = extractvalue { i24, i1, i1 } %empty_25, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="16" op_0_bw="24">
<![CDATA[
.preheader809:5  %tmp_8 = trunc i24 %in_stream_data_V_val2 to i16

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader809:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader809:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="26">
<![CDATA[
.preheader809:4  %in_stream_user_V_val2 = extractvalue { i24, i1, i1 } %empty_25, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader809:6  %empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="24" op_0_bw="26">
<![CDATA[
.preheader809:7  %in_stream_data_V_val3 = extractvalue { i24, i1, i1 } %empty_26, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="26">
<![CDATA[
.preheader809:8  %in_stream_user_V_val3 = extractvalue { i24, i1, i1 } %empty_26, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="26">
<![CDATA[
.preheader809:9  %in_stream_last_V_val2 = extractvalue { i24, i1, i1 } %empty_26, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader809:10  %user_1 = or i1 %in_stream_user_V_val2, %in_stream_user_V_val3

]]></node>
<StgValue><ssdm name="user_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="24">
<![CDATA[
.preheader809:11  %tmp_10 = trunc i24 %in_stream_data_V_val3 to i16

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader809:12  %p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_10, i16 %tmp_8)

]]></node>
<StgValue><ssdm name="p_Result_35_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader809:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_35_1, i1 %user_1, i1 %in_stream_last_V_val2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader809:14  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader809:15  br i1 %in_stream_last_V_val2, label %.loopexit, label %.preheader809

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge842.0:0  %p_0464_load = load i32* %p_0464_s

]]></node>
<StgValue><ssdm name="p_0464_load"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge842.0:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge842.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
._crit_edge842.0:3  %empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="24" op_0_bw="26">
<![CDATA[
._crit_edge842.0:4  %in_stream_data_V_val6 = extractvalue { i24, i1, i1 } %empty_20, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val6"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="26">
<![CDATA[
._crit_edge842.0:5  %in_stream_user_V_val6 = extractvalue { i24, i1, i1 } %empty_20, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val6"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="26">
<![CDATA[
._crit_edge842.0:6  %in_stream_last_V_val4 = extractvalue { i24, i1, i1 } %empty_20, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val4"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge842.0:7  %tmp_15 = trunc i24 %in_stream_data_V_val6 to i8

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge842.0:8  %p_Result_9 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_load, i8 %tmp_15, i32 0, i32 7)

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge842.0:9  br i1 %in_stream_last_V_val4, label %._crit_edge842.1, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val8 = extractvalue { i24, i1, i1 } %empty_21, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val8"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val8 = extractvalue { i24, i1, i1 } %empty_21, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val8"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val6 = extractvalue { i24, i1, i1 } %empty_21, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val6"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %user_3_1 = or i1 %in_stream_user_V_val6, %in_stream_user_V_val8

]]></node>
<StgValue><ssdm name="user_3_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="24">
<![CDATA[
:5  %tmp_18 = trunc i24 %in_stream_data_V_val8 to i8

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_Result_9, i8 %tmp_18, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_Result_33_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="in_stream_last_V_val4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge842.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.1:1  %last_6_1 = phi i1 [ %in_stream_last_V_val6, %4 ], [ %in_stream_last_V_val4, %._crit_edge842.0 ]

]]></node>
<StgValue><ssdm name="last_6_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge842.1:0  %p_0464_2_1 = phi i32 [ %p_Result_33_1, %4 ], [ %p_Result_9, %._crit_edge842.0 ]

]]></node>
<StgValue><ssdm name="p_0464_2_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.1:2  %user_1_1 = phi i1 [ %user_3_1, %4 ], [ %in_stream_user_V_val6, %._crit_edge842.0 ]

]]></node>
<StgValue><ssdm name="user_1_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge842.1:3  br i1 %last_6_1, label %._crit_edge842.2, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val10 = extractvalue { i24, i1, i1 } %empty_22, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val10"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val10 = extractvalue { i24, i1, i1 } %empty_22, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val10"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val8 = extractvalue { i24, i1, i1 } %empty_22, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val8"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %user_3_2 = or i1 %in_stream_user_V_val10, %user_1_1

]]></node>
<StgValue><ssdm name="user_3_2"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="24">
<![CDATA[
:5  %tmp_21 = trunc i24 %in_stream_data_V_val10 to i8

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_2_1, i8 %tmp_21, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_33_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge842.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.2:1  %last_6_2 = phi i1 [ %in_stream_last_V_val8, %5 ], [ %last_6_1, %._crit_edge842.1 ]

]]></node>
<StgValue><ssdm name="last_6_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge842.2:0  %p_0464_2_2 = phi i32 [ %p_Result_33_2, %5 ], [ %p_0464_2_1, %._crit_edge842.1 ]

]]></node>
<StgValue><ssdm name="p_0464_2_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.2:2  %user_1_2 = phi i1 [ %user_3_2, %5 ], [ %user_1_1, %._crit_edge842.1 ]

]]></node>
<StgValue><ssdm name="user_1_2"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge842.2:3  br i1 %last_6_2, label %._crit_edge842.3, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val12 = extractvalue { i24, i1, i1 } %empty_23, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val12"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val12 = extractvalue { i24, i1, i1 } %empty_23, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val12"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val10 = extractvalue { i24, i1, i1 } %empty_23, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val10"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %user_3_3 = or i1 %in_stream_user_V_val12, %user_1_2

]]></node>
<StgValue><ssdm name="user_3_3"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="24">
<![CDATA[
:5  %tmp_24 = trunc i24 %in_stream_data_V_val12 to i8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_2_2, i8 %tmp_24, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_33_3"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge842.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge842.3:0  %p_0464_2_3 = phi i32 [ %p_Result_33_3, %6 ], [ %p_0464_2_2, %._crit_edge842.2 ]

]]></node>
<StgValue><ssdm name="p_0464_2_3"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.3:1  %last_6_3 = phi i1 [ %in_stream_last_V_val10, %6 ], [ %last_6_2, %._crit_edge842.2 ]

]]></node>
<StgValue><ssdm name="last_6_3"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge842.3:2  %user_1_3 = phi i1 [ %user_3_3, %6 ], [ %user_1_2, %._crit_edge842.2 ]

]]></node>
<StgValue><ssdm name="user_1_3"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge842.3:3  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_0464_2_3, i1 %user_1_3, i1 %last_6_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge842.3:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge842.3:5  store i32 %p_0464_2_3, i32* %p_0464_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge842.3:6  br i1 %last_6_3, label %.loopexit, label %._crit_edge842.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader813:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader813:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader813:2  %empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="24" op_0_bw="26">
<![CDATA[
.preheader813:3  %in_stream_data_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="26">
<![CDATA[
.preheader813:4  %in_stream_user_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val1"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="26">
<![CDATA[
.preheader813:5  %in_stream_last_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
.preheader813:6  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %in_stream_data_V_val1)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader813:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_s, i1 %in_stream_user_V_val1, i1 %in_stream_last_V_val1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader813:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader813:9  br i1 %in_stream_last_V_val1, label %.loopexit, label %.preheader813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="96" op_0_bw="96">
<![CDATA[
._crit_edge.0:0  %p_084_load = load i96* %p_084_s

]]></node>
<StgValue><ssdm name="p_084_load"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge.0:1  %p_067_load = load i4* %p_067_s

]]></node>
<StgValue><ssdm name="p_067_load"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge.0:2  %p_071_load = load i4* %p_071_s

]]></node>
<StgValue><ssdm name="p_071_load"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
._crit_edge.0:5  %empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="24" op_0_bw="26">
<![CDATA[
._crit_edge.0:6  %in_stream_data_V_val = extractvalue { i24, i1, i1 } %empty, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="26">
<![CDATA[
._crit_edge.0:7  %in_stream_user_V_val = extractvalue { i24, i1, i1 } %empty, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="26">
<![CDATA[
._crit_edge.0:8  %in_stream_last_V_val = extractvalue { i24, i1, i1 } %empty, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:9  %p_Result_7 = call i96 @llvm.part.set.i96.i24(i96 %p_084_load, i24 %in_stream_data_V_val, i32 0, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge.0:10  %tmp_13 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_load, i32 0, i1 %in_stream_user_V_val)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge.0:11  %tmp_14 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_load, i32 0, i1 %in_stream_last_V_val)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:12  br i1 %in_stream_last_V_val, label %._crit_edge.1, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val7 = extractvalue { i24, i1, i1 } %empty_14, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val7"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val7 = extractvalue { i24, i1, i1 } %empty_14, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val7"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val5 = extractvalue { i24, i1, i1 } %empty_14, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val5"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_7, i24 %in_stream_data_V_val7, i32 24, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_26_1"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_16 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %tmp_13, i32 1, i1 %in_stream_user_V_val7)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_17 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %tmp_14, i32 1, i1 %in_stream_last_V_val5)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="in_stream_last_V_val" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.1:3  %last_2_1 = phi i1 [ %in_stream_last_V_val5, %1 ], [ %in_stream_last_V_val, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="last_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %p_071_2_1 = phi i4 [ %tmp_16, %1 ], [ %tmp_13, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="p_071_2_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.1:1  %p_067_2_1 = phi i4 [ %tmp_17, %1 ], [ %tmp_14, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="p_067_2_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
._crit_edge.1:2  %p_084_2_1 = phi i96 [ %p_Result_26_1, %1 ], [ %p_Result_7, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="p_084_2_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %last_2_1, label %._crit_edge.2, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val9 = extractvalue { i24, i1, i1 } %empty_15, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val9"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val9 = extractvalue { i24, i1, i1 } %empty_15, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val9"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val7 = extractvalue { i24, i1, i1 } %empty_15, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val7"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_084_2_1, i24 %in_stream_data_V_val9, i32 48, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_26_2"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_19 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_1, i32 2, i1 %in_stream_user_V_val9)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_20 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_1, i32 2, i1 %in_stream_last_V_val7)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.2:3  %last_2_2 = phi i1 [ %in_stream_last_V_val7, %2 ], [ %last_2_1, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="last_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  %p_071_2_2 = phi i4 [ %tmp_19, %2 ], [ %p_071_2_1, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="p_071_2_2"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2:1  %p_067_2_2 = phi i4 [ %tmp_20, %2 ], [ %p_067_2_1, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="p_067_2_2"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
._crit_edge.2:2  %p_084_2_2 = phi i96 [ %p_Result_26_2, %2 ], [ %p_084_2_1, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="p_084_2_2"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %last_2_2, label %.preheader815.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="24" op_0_bw="26">
<![CDATA[
:1  %in_stream_data_V_val11 = extractvalue { i24, i1, i1 } %empty_16, 0

]]></node>
<StgValue><ssdm name="in_stream_data_V_val11"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="26">
<![CDATA[
:2  %in_stream_user_V_val11 = extractvalue { i24, i1, i1 } %empty_16, 1

]]></node>
<StgValue><ssdm name="in_stream_user_V_val11"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="26">
<![CDATA[
:3  %in_stream_last_V_val9 = extractvalue { i24, i1, i1 } %empty_16, 2

]]></node>
<StgValue><ssdm name="in_stream_last_V_val9"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_084_2_2, i24 %in_stream_data_V_val11, i32 72, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_26_3"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_22 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_2, i32 3, i1 %in_stream_user_V_val11)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_23 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_2, i32 3, i1 %in_stream_last_V_val9)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader815.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader815.preheader:0  %p_071_2_3 = phi i4 [ %tmp_22, %3 ], [ %p_071_2_2, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="p_071_2_3"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader815.preheader:1  %p_067_2_3 = phi i4 [ %tmp_23, %3 ], [ %p_067_2_2, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="p_067_2_3"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
.preheader815.preheader:2  %p_084_2_3 = phi i96 [ %p_Result_26_3, %3 ], [ %p_084_2_2, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="p_084_2_3"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader815.preheader:3  %last_2_3 = phi i1 [ %in_stream_last_V_val9, %3 ], [ %last_2_2, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="last_2_3"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="96">
<![CDATA[
.preheader815.preheader:4  %tmp_25 = trunc i96 %p_084_2_3 to i32

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="4">
<![CDATA[
.preheader815.preheader:5  %tmp_26 = trunc i4 %p_071_2_3 to i1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader815.preheader:6  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 1)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader815.preheader:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader815.preheader:8  %p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_084_2_3, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_29_1"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader815.preheader:9  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 1)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader815.preheader:10  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 2)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader815.preheader:12  %p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_084_2_3, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_29_2"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader815.preheader:13  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 2)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader815.preheader:14  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader815.preheader:17  store i4 %p_071_2_3, i4* %p_071_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader815.preheader:18  store i4 %p_067_2_3, i4* %p_067_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader815.preheader:19  store i96 %p_084_2_3, i96* %p_084_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader815.preheader:20  br i1 %last_2_3, label %.loopexit, label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader815.preheader:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader815.preheader:15  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader815.preheader:16  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
