\hypertarget{group___r_c_c_ex___exported___macros}{}\doxysection{R\+C\+C\+Ex Exported Macros}
\label{group___r_c_c_ex___exported___macros}\index{RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+I2S clock multiplication and division factors . \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}\label{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(RCC-\/>PLLCFGR = (0x20000000U | (\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)| \(\backslash\)}
\DoxyCodeLine{                            ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos)                | \(\backslash\)}
\DoxyCodeLine{                            ((((\_\_PLLP\_\_) >> 1U) -\/1U) << RCC\_PLLCFGR\_PLLP\_Pos)    | \(\backslash\)}
\DoxyCodeLine{                            ((\_\_PLLQ\_\_) << RCC\_PLLCFGR\_PLLQ\_Pos)))}

\end{DoxyCode}


Macro to configure the main P\+LL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+R\+C\+C\+\_\+\+P\+L\+L\+Source$<$/strong$>$} & specifies the P\+LL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI oscillator clock selected as P\+LL clock entry \item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE\+: H\+SE oscillator clock selected as P\+LL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (R\+C\+C\+\_\+\+P\+L\+L\+Source) is common for the main P\+LL and P\+L\+L\+I2S. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+M$<$/strong$>$} & specifies the division factor for P\+LL V\+CO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 2 M\+Hz to limit P\+LL jitter. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+N$<$/strong$>$} & specifies the multiplication factor for P\+LL V\+CO output clock This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432 Except for S\+T\+M32\+F411xE devices where Min\+\_\+\+Data = 192. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LN parameter correctly to ensure that the V\+CO output frequency is between 100 and 432 M\+Hz, Except for S\+T\+M32\+F411xE devices where frequency is between 192 and 432 M\+Hz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+P$<$/strong$>$} & specifies the division factor for main system clock (S\+Y\+S\+C\+LK) This parameter must be a number in the range \{2, 4, 6, or 8\}.\\
\hline
{\em $<$strong$>$\+P\+L\+L\+Q$<$/strong$>$} & specifies the division factor for O\+TG FS, S\+D\+IO and R\+NG clocks This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the U\+SB O\+TG FS is used in your application, you have to set the P\+L\+LQ parameter correctly to have 48 M\+Hz clock for the U\+SB. However, the S\+D\+IO and R\+NG need a frequency lower than or equal to 48 M\+Hz to work correctly. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}\label{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_CONFIG}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(RCC-\/>PLLI2SCFGR = (((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)  |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}

\end{DoxyCode}


Macro to configure the P\+L\+L\+I2S clock multiplication and division factors . 

\begin{DoxyNote}{Note}
This macro must be used only when the P\+L\+L\+I2S is disabled. 

P\+L\+L\+I2S clock source is common with the main P\+LL (configured in H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Clock\+Config() A\+PI). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+N$<$/strong$>$} & specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SN parameter correctly to ensure that the V\+CO output frequency is between Min\+\_\+\+Data = 100 and Max\+\_\+\+Data = 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+R$<$/strong$>$} & specifies the division factor for I2S clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SR parameter correctly to not exceed 192 M\+Hz on the I2S clock frequency. 
\end{DoxyNote}
