Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jun  2 22:57:21 2019
| Host             : MALIC running 64-bit major release  (build 9200)
| Command          : report_power -file spi_receive_power_routed.rpt -pb spi_receive_power_summary_routed.pb -rpx spi_receive_power_routed.rpx
| Design           : spi_receive
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.092        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.073        |
| Device Static (W)        | 0.019        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 77.9         |
| Junction Temperature (C) | 32.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.938 |      757 |       --- |             --- |
|   LUT as Logic          |     0.882 |      360 |      8000 |            4.50 |
|   Register              |     0.045 |      323 |     16000 |            2.02 |
|   BUFG                  |     0.010 |        3 |        16 |           18.75 |
|   LUT as Shift Register |    <0.001 |        1 |      2400 |            0.04 |
|   Others                |     0.000 |       21 |       --- |             --- |
|   CARRY4                |     0.000 |        2 |      2000 |            0.10 |
|   F7/F8 Muxes           |     0.000 |        1 |      8000 |            0.01 |
| Signals                 |     0.963 |      650 |       --- |             --- |
| Block RAM               |     0.035 |      0.5 |        10 |            5.00 |
| I/O                     |     0.137 |       66 |       100 |           66.00 |
| Static Power            |     0.019 |          |           |                 |
| Total                   |     2.092 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.019 |       2.014 |      0.005 |
| Vccaux    |       1.800 |     0.012 |       0.005 |      0.007 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.028 |       0.027 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| spi_receive                                            |     2.073 |
|   u1                                                   |     0.109 |
|   u2                                                   |     0.392 |
|     U0                                                 |     0.392 |
|       inst_fifo_gen                                    |     0.392 |
|         gconvfifo.rf                                   |     0.392 |
|           grf.rf                                       |     0.392 |
|             gntv_or_sync_fifo.gcx.clkx                 |     0.169 |
|               rd_pntr_cdc_inst                         |     0.009 |
|               wr_pntr_cdc_inst                         |     0.120 |
|             gntv_or_sync_fifo.gl0.rd                   |     0.029 |
|               gras.rsts                                |     0.007 |
|               rpntr                                    |     0.022 |
|             gntv_or_sync_fifo.gl0.wr                   |     0.159 |
|               gwas.wsts                                |     0.014 |
|               wpntr                                    |     0.145 |
|             gntv_or_sync_fifo.mem                      |     0.035 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |     0.035 |
|                 inst_blk_mem_gen                       |     0.035 |
|                   gnbram.gnativebmg.native_blk_mem_gen |     0.035 |
|                     valid.cstr                         |     0.035 |
|                       ramloop[0].ram.r                 |     0.035 |
|                         prim_noinit.ram                |     0.035 |
|   u3                                                   |     0.908 |
|   u4                                                   |    <0.001 |
|   u5                                                   |     0.303 |
|   u6                                                   |     0.114 |
+--------------------------------------------------------+-----------+


