#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7ffcbef04930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ffcbef04aa0 .scope module, "FDC_t" "FDC_t" 3 2;
 .timescale 0 0;
v0x7ffcbef153f0_0 .var "clock", 0 0;
v0x7ffcbef154b0_0 .var "input_clear", 0 0;
v0x7ffcbef15560_0 .var "input_d", 0 0;
v0x7ffcbef15630_0 .net "output_q", 0 0, v0x7ffcbef15000_0;  1 drivers
S_0x7ffcbef04c10 .scope module, "fdc" "FDC" 3 5, 4 1 0, S_0x7ffcbef04aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "q";
v0x7ffcbef04e00_0 .net "clear", 0 0, v0x7ffcbef154b0_0;  1 drivers
v0x7ffcbef14eb0_0 .net "clock", 0 0, v0x7ffcbef153f0_0;  1 drivers
v0x7ffcbef14f50_0 .net "d", 0 0, v0x7ffcbef15560_0;  1 drivers
v0x7ffcbef15000_0 .var "q", 0 0;
E_0x7ffcbef04d80 .event edge, v0x7ffcbef04e00_0;
E_0x7ffcbef04dc0 .event posedge, v0x7ffcbef14eb0_0;
S_0x7ffcbef15100 .scope task, "test" "test" 3 7, 3 7 0, S_0x7ffcbef04aa0;
 .timescale 0 0;
v0x7ffcbef152d0_0 .var "CLR", 0 0;
v0x7ffcbef15360_0 .var "D", 0 0;
TD_FDC_t.test ;
    %load/vec4 v0x7ffcbef15360_0;
    %store/vec4 v0x7ffcbef15560_0, 0, 1;
    %load/vec4 v0x7ffcbef152d0_0;
    %store/vec4 v0x7ffcbef154b0_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7ffcbef04c10;
T_1 ;
    %wait E_0x7ffcbef04dc0;
    %load/vec4 v0x7ffcbef04e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7ffcbef14f50_0;
    %store/vec4 v0x7ffcbef15000_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffcbef04c10;
T_2 ;
    %wait E_0x7ffcbef04d80;
    %load/vec4 v0x7ffcbef04e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef15000_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffcbef04aa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef153f0_0, 0, 1;
    %vpi_call/w 3 15 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 16 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef15360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef152d0_0, 0, 1;
    %fork TD_FDC_t.test, S_0x7ffcbef15100;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef15360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffcbef152d0_0, 0, 1;
    %fork TD_FDC_t.test, S_0x7ffcbef15100;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffcbef15360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffcbef152d0_0, 0, 1;
    %fork TD_FDC_t.test, S_0x7ffcbef15100;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef15360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef152d0_0, 0, 1;
    %fork TD_FDC_t.test, S_0x7ffcbef15100;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffcbef15360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcbef152d0_0, 0, 1;
    %fork TD_FDC_t.test, S_0x7ffcbef15100;
    %join;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ffcbef04aa0;
T_4 ;
    %delay 25, 0;
    %load/vec4 v0x7ffcbef153f0_0;
    %inv;
    %store/vec4 v0x7ffcbef153f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "FDC_t.v";
    "./FDC.v";
