Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Aug 25 17:31:27 2020
| Host             : LAPTOP-NQ6E9U04 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.212        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.139        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        8 |       --- |             --- |
| Slice Logic              |     0.008 |     8481 |       --- |             --- |
|   LUT as Logic           |     0.007 |     4774 |     20800 |           22.95 |
|   CARRY4                 |    <0.001 |      296 |      8150 |            3.63 |
|   LUT as Distributed RAM |    <0.001 |       96 |      9600 |            1.00 |
|   Register               |    <0.001 |     2680 |     41600 |            6.44 |
|   F7/F8 Muxes            |    <0.001 |      187 |     32600 |            0.57 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       51 |       --- |             --- |
| Signals                  |     0.010 |     6728 |       --- |             --- |
| Block RAM                |     0.008 |        8 |        50 |           16.00 |
| MMCM                     |     0.104 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        4 |        90 |            4.44 |
| I/O                      |     0.002 |       13 |       106 |           12.26 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.212 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.033 |      0.010 |
| Vccaux    |       1.800 |     0.070 |       0.058 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk_in1                         | clk_in1_0                                               |            83.3 |
| clk_in1_0                       | clk_in1_0                                               |            83.3 |
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            20.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            20.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            83.3 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            83.3 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| design_1_wrapper                                      |     0.139 |
|   design_1_i                                          |     0.139 |
|     Beispielrechner_System_0                          |     0.035 |
|       GPIO_IOBUF[0]_inst                              |    <0.001 |
|       GPIO_IOBUF[1]_inst                              |    <0.001 |
|       GPIO_IOBUF[2]_inst                              |    <0.001 |
|       GPIO_IOBUF[3]_inst                              |    <0.001 |
|       GPIO_IOBUF[4]_inst                              |    <0.001 |
|       GPIO_IOBUF[5]_inst                              |    <0.001 |
|       GPIO_IOBUF[6]_inst                              |    <0.001 |
|       GPIO_IOBUF[7]_inst                              |    <0.001 |
|       U0                                              |     0.033 |
|         Arbiter                                       |    <0.001 |
|         CPU_Inst                                      |     0.014 |
|           core                                        |     0.012 |
|             DataPath.ALU.div                          |     0.004 |
|             DataPath.ALU.mult                         |     0.004 |
|             DataPath.Registers.regs_reg_r1_0_31_0_5   |    <0.001 |
|             DataPath.Registers.regs_reg_r1_0_31_12_17 |    <0.001 |
|             DataPath.Registers.regs_reg_r1_0_31_18_23 |    <0.001 |
|             DataPath.Registers.regs_reg_r1_0_31_24_29 |    <0.001 |
|             DataPath.Registers.regs_reg_r1_0_31_30_31 |    <0.001 |
|             DataPath.Registers.regs_reg_r1_0_31_6_11  |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_0_5   |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_12_17 |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_18_23 |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_24_29 |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_30_31 |    <0.001 |
|             DataPath.Registers.regs_reg_r2_0_31_6_11  |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_0_5   |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_12_17 |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_18_23 |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_24_29 |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_30_31 |    <0.001 |
|             DataPath.Registers.regs_reg_r3_0_31_6_11  |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_0_5   |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_12_17 |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_18_23 |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_24_29 |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_30_31 |    <0.001 |
|             DataPath.Registers.regs_reg_r4_0_31_6_11  |    <0.001 |
|           swi                                         |     0.001 |
|             Serial_input                              |    <0.001 |
|             Serial_output                             |    <0.001 |
|             Wishbone_Interface                        |    <0.001 |
|           wb_arbiter                                  |    <0.001 |
|         DMA_Inst                                      |     0.010 |
|           Arbiters.Arbiter1                           |    <0.001 |
|           Arbiters.Arbiter2                           |    <0.001 |
|           Arbiters.Arbiter3                           |    <0.001 |
|           Kanal1                                      |     0.002 |
|           Kanal2                                      |     0.002 |
|           Kanal3                                      |     0.003 |
|           Kanal4                                      |     0.002 |
|         GPIO_Inst                                     |    <0.001 |
|         RAM_Inst                                      |     0.005 |
|         ROM_Block.ROM_Inst                            |     0.004 |
|         UART_Inst                                     |    <0.001 |
|           Empfaenger                                  |    <0.001 |
|           Sender                                      |    <0.001 |
|     clk_wiz_0                                         |     0.104 |
|       inst                                            |     0.104 |
+-------------------------------------------------------+-----------+


