sim: command line: sim-outorder -bpred taken ../TDTS08/bin/go.ss 3 8 
——————
sim: ** simulation statistics **
sim_num_insn               55205542 # total number of instructions committed
sim_num_refs               14224521 # total number of loads and stores committed
sim_num_loads              10929541 # total number of loads committed
sim_num_stores         3294980.0000 # total number of stores committed
sim_num_branches            8717220 # total number of branches committed
sim_elapsed_time                 72 # total simulation time in seconds
sim_inst_rate           766743.6389 # simulation speed (in insts/sec)
sim_total_insn            106843369 # total number of instructions executed
sim_total_refs             29589589 # total number of loads and stores executed
sim_total_loads            22314807 # total number of loads executed
sim_total_stores       7274782.0000 # total number of stores executed
sim_total_branches         16291244 # total number of branches executed
sim_cycle                  82098279 # total simulation time in cycles
sim_IPC                      0.6724 # instructions per cycle
sim_CPI                      1.4871 # cycles per instruction
sim_exec_BW                  1.3014 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.3329 # instruction per branch
IFQ_count                 174793865 # cumulative IFQ occupancy
IFQ_fcount                 43177882 # cumulative IFQ full count
ifq_occupancy                2.1291 # avg IFQ occupancy (insn's)
ifq_rate                     1.3014 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.6360 # avg IFQ occupant latency (cycle's)
ifq_full                     0.5259 # fraction of time (cycle's) IFQ was full
RUU_count                 530065071 # cumulative RUU occupancy
RUU_fcount                 17528793 # cumulative RUU full count
ruu_occupancy                6.4565 # avg RUU occupancy (insn's)
ruu_rate                     1.3014 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  4.9611 # avg RUU occupant latency (cycle's)
ruu_full                     0.2135 # fraction of time (cycle's) RUU was full
LSQ_count                 150044163 # cumulative LSQ occupancy
LSQ_fcount                  2362542 # cumulative LSQ full count
lsq_occupancy                1.8276 # avg LSQ occupancy (insn's)
lsq_rate                     1.3014 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.4043 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0288 # fraction of time (cycle's) LSQ was full
sim_slip                  508844134 # total number of slip cycles
avg_sim_slip                 9.2173 # the average slip between issue and retirement
bpred_taken.lookups        19832777 # total number of bpred lookups
bpred_taken.updates         8717220 # total number of updates
bpred_taken.addr_hits       2757909 # total number of address-predicted hits
bpred_taken.dir_hits        2757909 # total number of direction-predicted hits (includes addr-hits)
bpred_taken.misses          5959311 # total number of misses
bpred_taken.jr_hits           16430 # total number of address-predicted hits for JR's
bpred_taken.jr_seen          671042 # total number of JR's seen
bpred_taken.jr_non_ras_hits.PP        16430 # total number of address-predicted hits for non-RAS JR's
bpred_taken.jr_non_ras_seen.PP       671042 # total number of non-RAS JR's seen
bpred_taken.bpred_addr_rate    0.3164 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_taken.bpred_dir_rate    0.3164 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_taken.bpred_jr_rate    0.0245 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_taken.bpred_jr_non_ras_rate.PP    0.0245 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_taken.retstack_pushes            0 # total number of address pushed onto ret-addr stack
bpred_taken.retstack_pops            0 # total number of address popped off of ret-addr stack
bpred_taken.used_ras.PP            0 # total number of RAS predictions used
bpred_taken.ras_hits.PP            0 # total number of RAS hits
bpred_taken.ras_rate.PP <error: divide by zero> # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              130221024 # total number of accesses
il1.hits                  127045973 # total number of hits
il1.misses                  3175051 # total number of misses
il1.replacements            3174539 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0244 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0244 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               17461104 # total number of accesses
dl1.hits                   17070607 # total number of hits
dl1.misses                   390497 # total number of misses
dl1.replacements             389985 # total number of replacements
dl1.writebacks               131794 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0224 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0223 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0075 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                3697342 # total number of accesses
ul2.hits                    3361296 # total number of hits
ul2.misses                   336046 # total number of misses
ul2.replacements             331950 # total number of replacements
ul2.writebacks                17316 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0909 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0898 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0047 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             130221024 # total number of accesses
itlb.hits                 130208735 # total number of hits
itlb.misses                   12289 # total number of misses
itlb.replacements             12225 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              18058741 # total number of accesses
dtlb.hits                  18057609 # total number of hits
dtlb.misses                    1132 # total number of misses
dtlb.replacements              1010 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 621600 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                 578004 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  281 # total number of pages allocated
mem.page_mem                  1124k # total size of memory pages allocated
mem.ptab_misses               18604 # total first level page table misses
mem.ptab_accesses         659385623 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

