

================================================================
== Vivado HLS Report for 'Loop_5_proc'
================================================================
* Date:           Tue Dec 22 19:03:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       Dataflow_DES
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         2|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [desDecrypt.c:264]   --->   Operation 4 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [desDecrypt.c:264]   --->   Operation 5 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pre_output = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_read_4, i32 %p_read_3)" [desDecrypt.c:264]   --->   Operation 6 'bitconcatenate' 'pre_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_4_i = phi i7 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 8 'phi' 'i_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%inv_init_perm_res_0_s = phi i64 [ 0, %entry ], [ %inv_init_perm_res, %1 ]"   --->   Operation 9 'phi' 'inv_init_perm_res_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.23ns)   --->   "%icmp_ln267 = icmp eq i7 %i_4_i, -64" [desDecrypt.c:267]   --->   Operation 10 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%i = add i7 %i_4_i, 1" [desDecrypt.c:267]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %Loop_5_proc.exit, label %1" [desDecrypt.c:267]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i7 %i_4_i to i64" [desDecrypt.c:270]   --->   Operation 14 'zext' 'zext_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%PI_addr = getelementptr [64 x i7]* @PI, i64 0, i64 %zext_ln270" [desDecrypt.c:270]   --->   Operation 15 'getelementptr' 'PI_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.77ns)   --->   "%PI_load = load i7* %PI_addr, align 1" [desDecrypt.c:270]   --->   Operation 16 'load' 'PI_load' <Predicate = (!icmp_ln267)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i64 %inv_init_perm_res_0_s to i63" [desDecrypt.c:270]   --->   Operation 17 'trunc' 'trunc_ln270_1' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i64 %inv_init_perm_res_0_s" [desDecrypt.c:270]   --->   Operation 18 'ret' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 19 [1/2] (2.77ns)   --->   "%PI_load = load i7* %PI_addr, align 1" [desDecrypt.c:270]   --->   Operation 19 'load' 'PI_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "%sub_ln270 = sub i7 -64, %PI_load" [desDecrypt.c:270]   --->   Operation 20 'sub' 'sub_ln270' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i7 %sub_ln270 to i64" [desDecrypt.c:270]   --->   Operation 21 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.47ns)   --->   "%lshr_ln270 = lshr i64 %pre_output, %zext_ln270_1" [desDecrypt.c:270]   --->   Operation 22 'lshr' 'lshr_ln270' <Predicate = true> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i64 %lshr_ln270 to i1" [desDecrypt.c:270]   --->   Operation 23 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%inv_init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln270_1, i1 %trunc_ln270)" [desDecrypt.c:270]   --->   Operation 24 'bitconcatenate' 'inv_init_perm_res' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:267]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PI]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3              (read             ) [ 0000]
p_read_4              (read             ) [ 0000]
pre_output            (bitconcatenate   ) [ 0011]
br_ln0                (br               ) [ 0111]
i_4_i                 (phi              ) [ 0010]
inv_init_perm_res_0_s (phi              ) [ 0010]
icmp_ln267            (icmp             ) [ 0011]
empty                 (speclooptripcount) [ 0000]
i                     (add              ) [ 0111]
br_ln267              (br               ) [ 0000]
zext_ln270            (zext             ) [ 0000]
PI_addr               (getelementptr    ) [ 0001]
trunc_ln270_1         (trunc            ) [ 0001]
ret_ln270             (ret              ) [ 0000]
PI_load               (load             ) [ 0000]
sub_ln270             (sub              ) [ 0000]
zext_ln270_1          (zext             ) [ 0000]
lshr_ln270            (lshr             ) [ 0000]
trunc_ln270           (trunc            ) [ 0000]
inv_init_perm_res     (bitconcatenate   ) [ 0111]
br_ln267              (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="PI">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PI"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="p_read_3_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_read_4_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="PI_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PI_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PI_load/2 "/>
</bind>
</comp>

<comp id="49" class="1005" name="i_4_i_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="7" slack="1"/>
<pin id="51" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4_i (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="i_4_i_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="7" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4_i/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="inv_init_perm_res_0_s_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="1"/>
<pin id="62" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inv_init_perm_res_0_s (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="inv_init_perm_res_0_s_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="64" slack="1"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inv_init_perm_res_0_s/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="pre_output_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pre_output/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln267_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln270_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln270_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub_ln270_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln270/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln270_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lshr_ln270_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="2"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln270/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln270_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="inv_init_perm_res_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="63" slack="1"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="inv_init_perm_res/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="pre_output_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="2"/>
<pin id="128" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pre_output "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="139" class="1005" name="PI_addr_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PI_addr "/>
</bind>
</comp>

<comp id="144" class="1005" name="trunc_ln270_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="63" slack="1"/>
<pin id="146" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln270_1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="inv_init_perm_res_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inv_init_perm_res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="24" pin="2"/><net_sink comp="71" pin=2"/></net>

<net id="83"><net_src comp="53" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="53" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="53" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="99"><net_src comp="64" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="43" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="110" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="71" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="137"><net_src comp="85" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="142"><net_src comp="36" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="147"><net_src comp="96" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="152"><net_src comp="119" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_5_proc : p_read | {1 }
	Port: Loop_5_proc : p_read1 | {1 }
	Port: Loop_5_proc : PI | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln267 : 1
		i : 1
		br_ln267 : 2
		zext_ln270 : 1
		PI_addr : 2
		PI_load : 3
		trunc_ln270_1 : 1
		ret_ln270 : 1
	State 3
		sub_ln270 : 1
		zext_ln270_1 : 2
		lshr_ln270 : 3
		trunc_ln270 : 4
		inv_init_perm_res : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |     lshr_ln270_fu_110    |    0    |   182   |
|----------|--------------------------|---------|---------|
|    add   |          i_fu_85         |    0    |    15   |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln270_fu_100     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln267_fu_79     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |    p_read_3_read_fu_24   |    0    |    0    |
|          |    p_read_4_read_fu_30   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     pre_output_fu_71     |    0    |    0    |
|          | inv_init_perm_res_fu_119 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln270_fu_91     |    0    |    0    |
|          |    zext_ln270_1_fu_106   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln270_1_fu_96   |    0    |    0    |
|          |    trunc_ln270_fu_115    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   223   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       PI_addr_reg_139      |    6   |
|        i_4_i_reg_49        |    7   |
|          i_reg_134         |    7   |
|inv_init_perm_res_0_s_reg_60|   64   |
|  inv_init_perm_res_reg_149 |   64   |
|     pre_output_reg_126     |   64   |
|    trunc_ln270_1_reg_144   |   63   |
+----------------------------+--------+
|            Total           |   275  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   275  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   275  |   232  |
+-----------+--------+--------+--------+
