#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a1d770 .scope module, "ALU_4bit" "ALU_4bit" 2 91;
 .timescale 0 0;
L_0x1c6c4c0 .functor NOT 1, L_0x1c6c520, C4<0>, C4<0>, C4<0>;
L_0x1c6ee70/d .functor NOR 1, L_0x1c6ef10, C4<0>, C4<0>, C4<0>;
L_0x1c6ee70 .delay (80,80,80) L_0x1c6ee70/d;
v0x1b7c3e0_0 .net *"_s29", 0 0, L_0x1c6c520; 1 drivers
v0x1b7c480_0 .net *"_s41", 0 0, L_0x1c6ef10; 1 drivers
v0x1b7c520_0 .net "carryout", 0 0, L_0x1c67ec0; 1 drivers
v0x1b7c5a0_0 .net "carryout_s", 0 0, L_0x1c6d5c0; 1 drivers
v0x1b7c650_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7ff3b3dfe5a8 .resolv tri, L_0x1c5abc0, L_0x1c60850, L_0x1c663f0, C4<zzz>;
v0x1b7c700_0 .net8 "int_carryout", 2 0, RS_0x7ff3b3dfe5a8; 3 drivers
v0x1b7c780_0 .net "invertB", 0 0, v0x1b7c1d0_0; 1 drivers
v0x1b7c800_0 .net "muxIndex", 2 0, v0x1b7c250_0; 1 drivers
v0x1b7c880_0 .net "operandA", 3 0, C4<zzzz>; 0 drivers
v0x1b7c900_0 .net "operandB", 3 0, C4<zzzz>; 0 drivers
v0x1b7c980_0 .net "othercontrolsignal", 0 0, v0x1b7c360_0; 1 drivers
v0x1b7ca00_0 .net "overflow", 0 0, L_0x1c6dd10; 1 drivers
RS_0x7ff3b3dfe638 .resolv tri, L_0x1c5aa90, L_0x1c606e0, L_0x1c6bf80, L_0x1c6ec80;
v0x1b7ca80_0 .net8 "result", 3 0, RS_0x7ff3b3dfe638; 4 drivers
v0x1b7cb20_0 .net "resultFirst", 0 0, L_0x1c65f80; 1 drivers
v0x1b7ccb0_0 .net "sltValue", 0 0, L_0x1c6e3a0; 1 drivers
v0x1b7cd30_0 .net "sub_b", 0 0, L_0x1c6c4c0; 1 drivers
v0x1b7cba0_0 .net "sub_sumleft", 0 0, L_0x1c6cef0; 1 drivers
v0x1b7ce40_0 .net "zero", 0 0, L_0x1c6ee70; 1 drivers
L_0x1c5aa90 .part/pv L_0x1c5a550, 1, 1, 4;
L_0x1c5abc0 .part/pv L_0x1c56a60, 1, 1, 3;
L_0x1c5ac60 .part C4<zzzz>, 1, 1;
L_0x1c5ad00 .part C4<zzzz>, 1, 1;
L_0x1c5ada0 .part RS_0x7ff3b3dfe5a8, 0, 1;
L_0x1c606e0 .part/pv L_0x1c60270, 2, 1, 4;
L_0x1c60850 .part/pv L_0x1c5c780, 2, 1, 3;
L_0x1c608f0 .part C4<zzzz>, 2, 1;
L_0x1c60990 .part C4<zzzz>, 2, 1;
L_0x1c60a80 .part RS_0x7ff3b3dfe5a8, 1, 1;
L_0x1c663f0 .part/pv L_0x1c62470, 0, 1, 3;
L_0x1c66490 .part C4<zzzz>, 0, 1;
L_0x1c665a0 .part C4<zzzz>, 0, 1;
L_0x1c6bf80 .part/pv L_0x1c6b9e0, 3, 1, 4;
L_0x1c6c130 .part C4<zzzz>, 3, 1;
L_0x1c6c260 .part C4<zzzz>, 3, 1;
L_0x1c6c420 .part RS_0x7ff3b3dfe5a8, 2, 1;
L_0x1c6c520 .part C4<zzzz>, 3, 1;
L_0x1c6d780 .part C4<zzzz>, 3, 1;
L_0x1c6d820 .part RS_0x7ff3b3dfe5a8, 2, 1;
L_0x1c6de20 .part RS_0x7ff3b3dfe5a8, 2, 1;
L_0x1c6ec80 .part/pv L_0x1c6eb70, 0, 1, 4;
L_0x1c6d8c0 .part v0x1b7c250_0, 2, 1;
L_0x1c6ef10 .part RS_0x7ff3b3dfe638, 0, 1;
S_0x1b7c040 .scope module, "controlLUT" "ALUcontrolLUT" 2 105, 2 140, S_0x1a1d770;
 .timescale 0 0;
v0x1b7c130_0 .alias "ALUcommand", 2 0, v0x1b7c650_0;
v0x1b7c1d0_0 .var "invertB", 0 0;
v0x1b7c250_0 .var "muxindex", 2 0;
v0x1b7c360_0 .var "othercontrolsignal", 0 0;
E_0x1b72a30 .event edge, v0x1b7c130_0;
S_0x1b75740 .scope module, "aluFirst" "ALU_1bit" 2 110, 2 16, S_0x1a1d770;
 .timescale 0 0;
L_0x1c60c10/d .functor NOT 1, L_0x1c665a0, C4<0>, C4<0>, C4<0>;
L_0x1c60c10 .delay (10,10,10) L_0x1c60c10/d;
v0x1b74b60_0 .alias "carryin", 0 0, v0x1b7c780_0;
v0x1b7b630_0 .net "carryout", 0 0, L_0x1c62470; 1 drivers
v0x1b7b6b0_0 .alias "invertB", 0 0, v0x1b7c780_0;
v0x1b7b730_0 .alias "muxIndex", 2 0, v0x1b7c800_0;
v0x1b7b7b0_0 .net "notB", 0 0, L_0x1c60c10; 1 drivers
v0x1b7b830_0 .net "operandA", 0 0, L_0x1c66490; 1 drivers
v0x1b7b8b0_0 .net "operandB", 0 0, L_0x1c665a0; 1 drivers
v0x1b7b9c0_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b7ba40_0 .alias "result", 0 0, v0x1b7cb20_0;
v0x1b7bac0_0 .net "trueB", 0 0, L_0x1c612f0; 1 drivers
v0x1b7bba0_0 .net "wAddSub", 0 0, L_0x1c61dd0; 1 drivers
v0x1b7bcb0_0 .net "wNandAnd", 0 0, L_0x1c63530; 1 drivers
v0x1b7be30_0 .net "wNorOr", 0 0, L_0x1c640b0; 1 drivers
v0x1b7bf40_0 .net "wXor", 0 0, L_0x1c62ad0; 1 drivers
L_0x1c660b0 .part v0x1b7c250_0, 0, 1;
L_0x1c66150 .part v0x1b7c250_0, 1, 1;
L_0x1c66280 .part v0x1b7c250_0, 2, 1;
S_0x1b7ad80 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b75740;
 .timescale 0 0;
L_0x1c60cd0/d .functor NAND 1, L_0x1c60c10, v0x1b7c1d0_0, C4<1>, C4<1>;
L_0x1c60cd0 .delay (20,20,20) L_0x1c60cd0/d;
L_0x1c60db0/d .functor NOT 1, L_0x1c60cd0, C4<0>, C4<0>, C4<0>;
L_0x1c60db0 .delay (10,10,10) L_0x1c60db0/d;
L_0x1c60e90/d .functor NOT 1, v0x1b7c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60e90 .delay (10,10,10) L_0x1c60e90/d;
L_0x1c60f50/d .functor NAND 1, L_0x1c665a0, L_0x1c60e90, C4<1>, C4<1>;
L_0x1c60f50 .delay (20,20,20) L_0x1c60f50/d;
L_0x1c61060/d .functor NOT 1, L_0x1c60f50, C4<0>, C4<0>, C4<0>;
L_0x1c61060 .delay (10,10,10) L_0x1c61060/d;
L_0x1c61150/d .functor NOR 1, L_0x1c61060, L_0x1c60db0, C4<0>, C4<0>;
L_0x1c61150 .delay (20,20,20) L_0x1c61150/d;
L_0x1c612f0/d .functor NOT 1, L_0x1c61150, C4<0>, C4<0>, C4<0>;
L_0x1c612f0 .delay (10,10,10) L_0x1c612f0/d;
v0x1b7ae70_0 .net "and_in0ncom", 0 0, L_0x1c61060; 1 drivers
v0x1b7af30_0 .net "and_in1com", 0 0, L_0x1c60db0; 1 drivers
v0x1b7afd0_0 .alias "in0", 0 0, v0x1b7b8b0_0;
v0x1b7b050_0 .alias "in1", 0 0, v0x1b7b7b0_0;
v0x1b7b0d0_0 .net "nand_in0ncom", 0 0, L_0x1c60f50; 1 drivers
v0x1b7b170_0 .net "nand_in1com", 0 0, L_0x1c60cd0; 1 drivers
v0x1b7b210_0 .net "ncom", 0 0, L_0x1c60e90; 1 drivers
v0x1b7b2b0_0 .net "nor_wire", 0 0, L_0x1c61150; 1 drivers
v0x1b7b350_0 .alias "result", 0 0, v0x1b7bac0_0;
v0x1b7b420_0 .alias "sel0", 0 0, v0x1b7c780_0;
S_0x1b79a40 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b75740;
 .timescale 0 0;
L_0x1c61ee0/d .functor NAND 1, L_0x1c66490, L_0x1c612f0, C4<1>, C4<1>;
L_0x1c61ee0 .delay (20,20,20) L_0x1c61ee0/d;
L_0x1c62050/d .functor NOT 1, L_0x1c61ee0, C4<0>, C4<0>, C4<0>;
L_0x1c62050 .delay (10,10,10) L_0x1c62050/d;
L_0x1c62160/d .functor NAND 1, v0x1b7c1d0_0, L_0x1c61870, C4<1>, C4<1>;
L_0x1c62160 .delay (20,20,20) L_0x1c62160/d;
L_0x1c62220/d .functor NOT 1, L_0x1c62160, C4<0>, C4<0>, C4<0>;
L_0x1c62220 .delay (10,10,10) L_0x1c62220/d;
L_0x1c62330/d .functor NOR 1, L_0x1c62220, L_0x1c62050, C4<0>, C4<0>;
L_0x1c62330 .delay (20,20,20) L_0x1c62330/d;
L_0x1c62470/d .functor NOT 1, L_0x1c62330, C4<0>, C4<0>, C4<0>;
L_0x1c62470 .delay (10,10,10) L_0x1c62470/d;
v0x1b7a600_0 .net "And_AB", 0 0, L_0x1c62050; 1 drivers
v0x1b7a6a0_0 .net "And_XorAB_C", 0 0, L_0x1c62220; 1 drivers
v0x1b7a740_0 .net "Nand_AB", 0 0, L_0x1c61ee0; 1 drivers
v0x1b7a7e0_0 .net "Nand_XorAB_C", 0 0, L_0x1c62160; 1 drivers
v0x1b7a860_0 .net "Xor_AB", 0 0, L_0x1c61870; 1 drivers
v0x1b7a930_0 .alias "a", 0 0, v0x1b7b830_0;
v0x1b7aa80_0 .alias "b", 0 0, v0x1b7bac0_0;
v0x1b7ab00_0 .alias "carryin", 0 0, v0x1b7c780_0;
v0x1b7ab80_0 .alias "carryout", 0 0, v0x1b7b630_0;
v0x1b7ac00_0 .net "nco", 0 0, L_0x1c62330; 1 drivers
v0x1b7ad00_0 .alias "sum", 0 0, v0x1b7bba0_0;
S_0x1b7a0b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b79a40;
 .timescale 0 0;
L_0x1c61460/d .functor NAND 1, L_0x1c66490, L_0x1c612f0, C4<1>, C4<1>;
L_0x1c61460 .delay (20,20,20) L_0x1c61460/d;
L_0x1c61520/d .functor NOR 1, L_0x1c66490, L_0x1c612f0, C4<0>, C4<0>;
L_0x1c61520 .delay (20,20,20) L_0x1c61520/d;
L_0x1c61600/d .functor NOT 1, L_0x1c61520, C4<0>, C4<0>, C4<0>;
L_0x1c61600 .delay (10,10,10) L_0x1c61600/d;
L_0x1c61710/d .functor NAND 1, L_0x1c61600, L_0x1c61460, C4<1>, C4<1>;
L_0x1c61710 .delay (20,20,20) L_0x1c61710/d;
L_0x1c61870/d .functor NOT 1, L_0x1c61710, C4<0>, C4<0>, C4<0>;
L_0x1c61870 .delay (10,10,10) L_0x1c61870/d;
v0x1b7a1a0_0 .alias "a", 0 0, v0x1b7b830_0;
v0x1b7a240_0 .alias "b", 0 0, v0x1b7bac0_0;
v0x1b7a2e0_0 .net "nand_ab", 0 0, L_0x1c61460; 1 drivers
v0x1b7a380_0 .net "nor_ab", 0 0, L_0x1c61520; 1 drivers
v0x1b7a400_0 .net "nxor_ab", 0 0, L_0x1c61710; 1 drivers
v0x1b7a4a0_0 .net "or_ab", 0 0, L_0x1c61600; 1 drivers
v0x1b7a580_0 .alias "result", 0 0, v0x1b7a860_0;
S_0x1b79b30 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b79a40;
 .timescale 0 0;
L_0x1c61980/d .functor NAND 1, L_0x1c61870, v0x1b7c1d0_0, C4<1>, C4<1>;
L_0x1c61980 .delay (20,20,20) L_0x1c61980/d;
L_0x1c61ad0/d .functor NOR 1, L_0x1c61870, v0x1b7c1d0_0, C4<0>, C4<0>;
L_0x1c61ad0 .delay (20,20,20) L_0x1c61ad0/d;
L_0x1c61bb0/d .functor NOT 1, L_0x1c61ad0, C4<0>, C4<0>, C4<0>;
L_0x1c61bb0 .delay (10,10,10) L_0x1c61bb0/d;
L_0x1c61c70/d .functor NAND 1, L_0x1c61bb0, L_0x1c61980, C4<1>, C4<1>;
L_0x1c61c70 .delay (20,20,20) L_0x1c61c70/d;
L_0x1c61dd0/d .functor NOT 1, L_0x1c61c70, C4<0>, C4<0>, C4<0>;
L_0x1c61dd0 .delay (10,10,10) L_0x1c61dd0/d;
v0x1b79c20_0 .alias "a", 0 0, v0x1b7a860_0;
v0x1b79cc0_0 .alias "b", 0 0, v0x1b7c780_0;
v0x1b79d40_0 .net "nand_ab", 0 0, L_0x1c61980; 1 drivers
v0x1b79de0_0 .net "nor_ab", 0 0, L_0x1c61ad0; 1 drivers
v0x1b79e60_0 .net "nxor_ab", 0 0, L_0x1c61c70; 1 drivers
v0x1b79f00_0 .net "or_ab", 0 0, L_0x1c61bb0; 1 drivers
v0x1b79fe0_0 .alias "result", 0 0, v0x1b7bba0_0;
S_0x1b794f0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b75740;
 .timescale 0 0;
L_0x1c62630/d .functor NAND 1, L_0x1c66490, L_0x1c665a0, C4<1>, C4<1>;
L_0x1c62630 .delay (20,20,20) L_0x1c62630/d;
L_0x1c626f0/d .functor NOR 1, L_0x1c66490, L_0x1c665a0, C4<0>, C4<0>;
L_0x1c626f0 .delay (20,20,20) L_0x1c626f0/d;
L_0x1c62880/d .functor NOT 1, L_0x1c626f0, C4<0>, C4<0>, C4<0>;
L_0x1c62880 .delay (10,10,10) L_0x1c62880/d;
L_0x1c62970/d .functor NAND 1, L_0x1c62880, L_0x1c62630, C4<1>, C4<1>;
L_0x1c62970 .delay (20,20,20) L_0x1c62970/d;
L_0x1c62ad0/d .functor NOT 1, L_0x1c62970, C4<0>, C4<0>, C4<0>;
L_0x1c62ad0 .delay (10,10,10) L_0x1c62ad0/d;
v0x1b795e0_0 .alias "a", 0 0, v0x1b7b830_0;
v0x1b79660_0 .alias "b", 0 0, v0x1b7b8b0_0;
v0x1b79730_0 .net "nand_ab", 0 0, L_0x1c62630; 1 drivers
v0x1b797b0_0 .net "nor_ab", 0 0, L_0x1c626f0; 1 drivers
v0x1b79830_0 .net "nxor_ab", 0 0, L_0x1c62970; 1 drivers
v0x1b798b0_0 .net "or_ab", 0 0, L_0x1c62880; 1 drivers
v0x1b79970_0 .alias "result", 0 0, v0x1b7bf40_0;
S_0x1b789b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b75740;
 .timescale 0 0;
L_0x1c62c20/d .functor NAND 1, L_0x1c66490, L_0x1c665a0, C4<1>, C4<1>;
L_0x1c62c20 .delay (20,20,20) L_0x1c62c20/d;
L_0x1c62d50/d .functor NOT 1, L_0x1c62c20, C4<0>, C4<0>, C4<0>;
L_0x1c62d50 .delay (10,10,10) L_0x1c62d50/d;
v0x1b791a0_0 .alias "a", 0 0, v0x1b7b830_0;
v0x1b79240_0 .net "and_ab", 0 0, L_0x1c62d50; 1 drivers
v0x1b792c0_0 .alias "b", 0 0, v0x1b7b8b0_0;
v0x1b79340_0 .net "nand_ab", 0 0, L_0x1c62c20; 1 drivers
v0x1b793f0_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b79470_0 .alias "result", 0 0, v0x1b7bcb0_0;
S_0x1b78aa0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b789b0;
 .timescale 0 0;
L_0x1c62ea0/d .functor NAND 1, L_0x1c62d50, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c62ea0 .delay (20,20,20) L_0x1c62ea0/d;
L_0x1c62f60/d .functor NOT 1, L_0x1c62ea0, C4<0>, C4<0>, C4<0>;
L_0x1c62f60 .delay (10,10,10) L_0x1c62f60/d;
L_0x1c63090/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c63090 .delay (10,10,10) L_0x1c63090/d;
L_0x1c63150/d .functor NAND 1, L_0x1c62c20, L_0x1c63090, C4<1>, C4<1>;
L_0x1c63150 .delay (20,20,20) L_0x1c63150/d;
L_0x1c632a0/d .functor NOT 1, L_0x1c63150, C4<0>, C4<0>, C4<0>;
L_0x1c632a0 .delay (10,10,10) L_0x1c632a0/d;
L_0x1c63390/d .functor NOR 1, L_0x1c632a0, L_0x1c62f60, C4<0>, C4<0>;
L_0x1c63390 .delay (20,20,20) L_0x1c63390/d;
L_0x1c63530/d .functor NOT 1, L_0x1c63390, C4<0>, C4<0>, C4<0>;
L_0x1c63530 .delay (10,10,10) L_0x1c63530/d;
v0x1b69d30_0 .net "and_in0ncom", 0 0, L_0x1c632a0; 1 drivers
v0x1b78b90_0 .net "and_in1com", 0 0, L_0x1c62f60; 1 drivers
v0x1b78c10_0 .alias "in0", 0 0, v0x1b79340_0;
v0x1b78cb0_0 .alias "in1", 0 0, v0x1b79240_0;
v0x1b78d30_0 .net "nand_in0ncom", 0 0, L_0x1c63150; 1 drivers
v0x1b78dd0_0 .net "nand_in1com", 0 0, L_0x1c62ea0; 1 drivers
v0x1b78eb0_0 .net "ncom", 0 0, L_0x1c63090; 1 drivers
v0x1b78f50_0 .net "nor_wire", 0 0, L_0x1c63390; 1 drivers
v0x1b78ff0_0 .alias "result", 0 0, v0x1b7bcb0_0;
v0x1b790c0_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b77d60 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b75740;
 .timescale 0 0;
L_0x1c63660/d .functor NOR 1, L_0x1c66490, L_0x1c665a0, C4<0>, C4<0>;
L_0x1c63660 .delay (20,20,20) L_0x1c63660/d;
L_0x1c63790/d .functor NOT 1, L_0x1c63660, C4<0>, C4<0>, C4<0>;
L_0x1c63790 .delay (10,10,10) L_0x1c63790/d;
v0x1b784e0_0 .alias "a", 0 0, v0x1b7b830_0;
v0x1b78580_0 .alias "b", 0 0, v0x1b7b8b0_0;
v0x1b78620_0 .net "nor_ab", 0 0, L_0x1c63660; 1 drivers
v0x1b786a0_0 .net "or_ab", 0 0, L_0x1c63790; 1 drivers
v0x1b78720_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b69cb0_0 .alias "result", 0 0, v0x1b7be30_0;
S_0x1b77e50 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b77d60;
 .timescale 0 0;
L_0x1c638e0/d .functor NAND 1, L_0x1c63790, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c638e0 .delay (20,20,20) L_0x1c638e0/d;
L_0x1b787a0/d .functor NOT 1, L_0x1c638e0, C4<0>, C4<0>, C4<0>;
L_0x1b787a0 .delay (10,10,10) L_0x1b787a0/d;
L_0x1b788d0/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1b788d0 .delay (10,10,10) L_0x1b788d0/d;
L_0x1c63d50/d .functor NAND 1, L_0x1c63660, L_0x1b788d0, C4<1>, C4<1>;
L_0x1c63d50 .delay (20,20,20) L_0x1c63d50/d;
L_0x1c63e40/d .functor NOT 1, L_0x1c63d50, C4<0>, C4<0>, C4<0>;
L_0x1c63e40 .delay (10,10,10) L_0x1c63e40/d;
L_0x1c63f30/d .functor NOR 1, L_0x1c63e40, L_0x1b787a0, C4<0>, C4<0>;
L_0x1c63f30 .delay (20,20,20) L_0x1c63f30/d;
L_0x1c640b0/d .functor NOT 1, L_0x1c63f30, C4<0>, C4<0>, C4<0>;
L_0x1c640b0 .delay (10,10,10) L_0x1c640b0/d;
v0x1b77f40_0 .net "and_in0ncom", 0 0, L_0x1c63e40; 1 drivers
v0x1b77fc0_0 .net "and_in1com", 0 0, L_0x1b787a0; 1 drivers
v0x1b78040_0 .alias "in0", 0 0, v0x1b78620_0;
v0x1b780c0_0 .alias "in1", 0 0, v0x1b786a0_0;
v0x1b78140_0 .net "nand_in0ncom", 0 0, L_0x1c63d50; 1 drivers
v0x1b781c0_0 .net "nand_in1com", 0 0, L_0x1c638e0; 1 drivers
v0x1b78240_0 .net "ncom", 0 0, L_0x1b788d0; 1 drivers
v0x1b782c0_0 .net "nor_wire", 0 0, L_0x1c63f30; 1 drivers
v0x1b78390_0 .alias "result", 0 0, v0x1b7be30_0;
v0x1b78460_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b75830 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b75740;
 .timescale 0 0;
v0x1b775c0_0 .alias "in0", 0 0, v0x1b7bba0_0;
v0x1b77640_0 .alias "in1", 0 0, v0x1b7bf40_0;
v0x1b776f0_0 .alias "in2", 0 0, v0x1b7bcb0_0;
v0x1b777a0_0 .alias "in3", 0 0, v0x1b7be30_0;
v0x1b77880_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b77930_0 .alias "result", 0 0, v0x1b7cb20_0;
v0x1b779b0_0 .net "sel0", 0 0, L_0x1c660b0; 1 drivers
v0x1b77a30_0 .net "sel1", 0 0, L_0x1c66150; 1 drivers
v0x1b77ab0_0 .net "sel2", 0 0, L_0x1c66280; 1 drivers
v0x1b77b30_0 .net "w0", 0 0, L_0x1c64770; 1 drivers
v0x1b77c10_0 .net "w1", 0 0, L_0x1c64ed0; 1 drivers
v0x1b77c90_0 .net "w2", 0 0, L_0x1c65720; 1 drivers
S_0x1b76e70 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b75830;
 .timescale 0 0;
L_0x1c641a0/d .functor NAND 1, L_0x1c62ad0, L_0x1c660b0, C4<1>, C4<1>;
L_0x1c641a0 .delay (20,20,20) L_0x1c641a0/d;
L_0x1c64240/d .functor NOT 1, L_0x1c641a0, C4<0>, C4<0>, C4<0>;
L_0x1c64240 .delay (10,10,10) L_0x1c64240/d;
L_0x1c64330/d .functor NOT 1, L_0x1c660b0, C4<0>, C4<0>, C4<0>;
L_0x1c64330 .delay (10,10,10) L_0x1c64330/d;
L_0x1c64460/d .functor NAND 1, L_0x1c61dd0, L_0x1c64330, C4<1>, C4<1>;
L_0x1c64460 .delay (20,20,20) L_0x1c64460/d;
L_0x1c64500/d .functor NOT 1, L_0x1c64460, C4<0>, C4<0>, C4<0>;
L_0x1c64500 .delay (10,10,10) L_0x1c64500/d;
L_0x1c645f0/d .functor NOR 1, L_0x1c64500, L_0x1c64240, C4<0>, C4<0>;
L_0x1c645f0 .delay (20,20,20) L_0x1c645f0/d;
L_0x1c64770/d .functor NOT 1, L_0x1c645f0, C4<0>, C4<0>, C4<0>;
L_0x1c64770 .delay (10,10,10) L_0x1c64770/d;
v0x1b76f60_0 .net "and_in0ncom", 0 0, L_0x1c64500; 1 drivers
v0x1b77020_0 .net "and_in1com", 0 0, L_0x1c64240; 1 drivers
v0x1b770c0_0 .alias "in0", 0 0, v0x1b7bba0_0;
v0x1b77160_0 .alias "in1", 0 0, v0x1b7bf40_0;
v0x1b771e0_0 .net "nand_in0ncom", 0 0, L_0x1c64460; 1 drivers
v0x1b77280_0 .net "nand_in1com", 0 0, L_0x1c641a0; 1 drivers
v0x1b77320_0 .net "ncom", 0 0, L_0x1c64330; 1 drivers
v0x1b773c0_0 .net "nor_wire", 0 0, L_0x1c645f0; 1 drivers
v0x1b77460_0 .alias "result", 0 0, v0x1b77b30_0;
v0x1b774e0_0 .alias "sel0", 0 0, v0x1b779b0_0;
S_0x1b76720 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b75830;
 .timescale 0 0;
L_0x1c64860/d .functor NAND 1, L_0x1c640b0, L_0x1c660b0, C4<1>, C4<1>;
L_0x1c64860 .delay (20,20,20) L_0x1c64860/d;
L_0x1c64940/d .functor NOT 1, L_0x1c64860, C4<0>, C4<0>, C4<0>;
L_0x1c64940 .delay (10,10,10) L_0x1c64940/d;
L_0x1c64a70/d .functor NOT 1, L_0x1c660b0, C4<0>, C4<0>, C4<0>;
L_0x1c64a70 .delay (10,10,10) L_0x1c64a70/d;
L_0x1c64b30/d .functor NAND 1, L_0x1c63530, L_0x1c64a70, C4<1>, C4<1>;
L_0x1c64b30 .delay (20,20,20) L_0x1c64b30/d;
L_0x1c64c40/d .functor NOT 1, L_0x1c64b30, C4<0>, C4<0>, C4<0>;
L_0x1c64c40 .delay (10,10,10) L_0x1c64c40/d;
L_0x1c64d30/d .functor NOR 1, L_0x1c64c40, L_0x1c64940, C4<0>, C4<0>;
L_0x1c64d30 .delay (20,20,20) L_0x1c64d30/d;
L_0x1c64ed0/d .functor NOT 1, L_0x1c64d30, C4<0>, C4<0>, C4<0>;
L_0x1c64ed0 .delay (10,10,10) L_0x1c64ed0/d;
v0x1b76810_0 .net "and_in0ncom", 0 0, L_0x1c64c40; 1 drivers
v0x1b768d0_0 .net "and_in1com", 0 0, L_0x1c64940; 1 drivers
v0x1b76970_0 .alias "in0", 0 0, v0x1b7bcb0_0;
v0x1b76a10_0 .alias "in1", 0 0, v0x1b7be30_0;
v0x1b76a90_0 .net "nand_in0ncom", 0 0, L_0x1c64b30; 1 drivers
v0x1b76b30_0 .net "nand_in1com", 0 0, L_0x1c64860; 1 drivers
v0x1b76bd0_0 .net "ncom", 0 0, L_0x1c64a70; 1 drivers
v0x1b76c70_0 .net "nor_wire", 0 0, L_0x1c64d30; 1 drivers
v0x1b76d10_0 .alias "result", 0 0, v0x1b77c10_0;
v0x1b76d90_0 .alias "sel0", 0 0, v0x1b779b0_0;
S_0x1b75fd0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b75830;
 .timescale 0 0;
L_0x1c65000/d .functor NAND 1, L_0x1c64ed0, L_0x1c66150, C4<1>, C4<1>;
L_0x1c65000 .delay (20,20,20) L_0x1c65000/d;
L_0x1c65150/d .functor NOT 1, L_0x1c65000, C4<0>, C4<0>, C4<0>;
L_0x1c65150 .delay (10,10,10) L_0x1c65150/d;
L_0x1c65280/d .functor NOT 1, L_0x1c66150, C4<0>, C4<0>, C4<0>;
L_0x1c65280 .delay (10,10,10) L_0x1c65280/d;
L_0x1c65340/d .functor NAND 1, L_0x1c64770, L_0x1c65280, C4<1>, C4<1>;
L_0x1c65340 .delay (20,20,20) L_0x1c65340/d;
L_0x1c65490/d .functor NOT 1, L_0x1c65340, C4<0>, C4<0>, C4<0>;
L_0x1c65490 .delay (10,10,10) L_0x1c65490/d;
L_0x1c65580/d .functor NOR 1, L_0x1c65490, L_0x1c65150, C4<0>, C4<0>;
L_0x1c65580 .delay (20,20,20) L_0x1c65580/d;
L_0x1c65720/d .functor NOT 1, L_0x1c65580, C4<0>, C4<0>, C4<0>;
L_0x1c65720 .delay (10,10,10) L_0x1c65720/d;
v0x1b760c0_0 .net "and_in0ncom", 0 0, L_0x1c65490; 1 drivers
v0x1b76180_0 .net "and_in1com", 0 0, L_0x1c65150; 1 drivers
v0x1b76220_0 .alias "in0", 0 0, v0x1b77b30_0;
v0x1b762c0_0 .alias "in1", 0 0, v0x1b77c10_0;
v0x1b76340_0 .net "nand_in0ncom", 0 0, L_0x1c65340; 1 drivers
v0x1b763e0_0 .net "nand_in1com", 0 0, L_0x1c65000; 1 drivers
v0x1b76480_0 .net "ncom", 0 0, L_0x1c65280; 1 drivers
v0x1b76520_0 .net "nor_wire", 0 0, L_0x1c65580; 1 drivers
v0x1b765c0_0 .alias "result", 0 0, v0x1b77c90_0;
v0x1b76640_0 .alias "sel0", 0 0, v0x1b77a30_0;
S_0x1b75920 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b75830;
 .timescale 0 0;
L_0x1c65850/d .functor NAND 1, C4<0>, L_0x1c66280, C4<1>, C4<1>;
L_0x1c65850 .delay (20,20,20) L_0x1c65850/d;
L_0x1c659b0/d .functor NOT 1, L_0x1c65850, C4<0>, C4<0>, C4<0>;
L_0x1c659b0 .delay (10,10,10) L_0x1c659b0/d;
L_0x1c65ae0/d .functor NOT 1, L_0x1c66280, C4<0>, C4<0>, C4<0>;
L_0x1c65ae0 .delay (10,10,10) L_0x1c65ae0/d;
L_0x1c65ba0/d .functor NAND 1, L_0x1c65720, L_0x1c65ae0, C4<1>, C4<1>;
L_0x1c65ba0 .delay (20,20,20) L_0x1c65ba0/d;
L_0x1c65cf0/d .functor NOT 1, L_0x1c65ba0, C4<0>, C4<0>, C4<0>;
L_0x1c65cf0 .delay (10,10,10) L_0x1c65cf0/d;
L_0x1c65de0/d .functor NOR 1, L_0x1c65cf0, L_0x1c659b0, C4<0>, C4<0>;
L_0x1c65de0 .delay (20,20,20) L_0x1c65de0/d;
L_0x1c65f80/d .functor NOT 1, L_0x1c65de0, C4<0>, C4<0>, C4<0>;
L_0x1c65f80 .delay (10,10,10) L_0x1c65f80/d;
v0x1b75a10_0 .net "and_in0ncom", 0 0, L_0x1c65cf0; 1 drivers
v0x1b75a90_0 .net "and_in1com", 0 0, L_0x1c659b0; 1 drivers
v0x1b75b30_0 .alias "in0", 0 0, v0x1b77c90_0;
v0x1b75bd0_0 .alias "in1", 0 0, v0x1b77880_0;
v0x1b75c50_0 .net "nand_in0ncom", 0 0, L_0x1c65ba0; 1 drivers
v0x1b75cf0_0 .net "nand_in1com", 0 0, L_0x1c65850; 1 drivers
v0x1b75d90_0 .net "ncom", 0 0, L_0x1c65ae0; 1 drivers
v0x1b75e30_0 .net "nor_wire", 0 0, L_0x1c65de0; 1 drivers
v0x1b75ed0_0 .alias "result", 0 0, v0x1b7cb20_0;
v0x1b75f50_0 .alias "sel0", 0 0, v0x1b77ab0_0;
S_0x1b6ecc0 .scope module, "aluLast" "ALU_1bit" 2 122, 2 16, S_0x1a1d770;
 .timescale 0 0;
L_0x1c60bb0/d .functor NOT 1, L_0x1c6c260, C4<0>, C4<0>, C4<0>;
L_0x1c60bb0 .delay (10,10,10) L_0x1c60bb0/d;
v0x1b74bf0_0 .net "carryin", 0 0, L_0x1c6c420; 1 drivers
v0x1b74c90_0 .alias "carryout", 0 0, v0x1b7c520_0;
v0x1b74d10_0 .alias "invertB", 0 0, v0x1b7c780_0;
v0x1b74d90_0 .alias "muxIndex", 2 0, v0x1b7c800_0;
v0x1b74e60_0 .net "notB", 0 0, L_0x1c60bb0; 1 drivers
v0x1b74ee0_0 .net "operandA", 0 0, L_0x1c6c130; 1 drivers
v0x1b74f60_0 .net "operandB", 0 0, L_0x1c6c260; 1 drivers
v0x1b75070_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b750f0_0 .net "result", 0 0, L_0x1c6b9e0; 1 drivers
v0x1b751c0_0 .net "trueB", 0 0, L_0x1c66d00; 1 drivers
v0x1b752a0_0 .net "wAddSub", 0 0, L_0x1c67820; 1 drivers
v0x1b753b0_0 .net "wNandAnd", 0 0, L_0x1c68f70; 1 drivers
v0x1b75530_0 .net "wNorOr", 0 0, L_0x1c699b0; 1 drivers
v0x1b75640_0 .net "wXor", 0 0, L_0x1c68510; 1 drivers
L_0x1c6bb10 .part v0x1b7c250_0, 0, 1;
L_0x1c6bbb0 .part v0x1b7c250_0, 1, 1;
L_0x1c5a980 .part v0x1b7c250_0, 2, 1;
S_0x1b74420 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b6ecc0;
 .timescale 0 0;
L_0x1c666e0/d .functor NAND 1, L_0x1c60bb0, v0x1b7c1d0_0, C4<1>, C4<1>;
L_0x1c666e0 .delay (20,20,20) L_0x1c666e0/d;
L_0x1c667c0/d .functor NOT 1, L_0x1c666e0, C4<0>, C4<0>, C4<0>;
L_0x1c667c0 .delay (10,10,10) L_0x1c667c0/d;
L_0x1c668a0/d .functor NOT 1, v0x1b7c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c668a0 .delay (10,10,10) L_0x1c668a0/d;
L_0x1c66960/d .functor NAND 1, L_0x1c6c260, L_0x1c668a0, C4<1>, C4<1>;
L_0x1c66960 .delay (20,20,20) L_0x1c66960/d;
L_0x1c66a70/d .functor NOT 1, L_0x1c66960, C4<0>, C4<0>, C4<0>;
L_0x1c66a70 .delay (10,10,10) L_0x1c66a70/d;
L_0x1c66b60/d .functor NOR 1, L_0x1c66a70, L_0x1c667c0, C4<0>, C4<0>;
L_0x1c66b60 .delay (20,20,20) L_0x1c66b60/d;
L_0x1c66d00/d .functor NOT 1, L_0x1c66b60, C4<0>, C4<0>, C4<0>;
L_0x1c66d00 .delay (10,10,10) L_0x1c66d00/d;
v0x1b74510_0 .net "and_in0ncom", 0 0, L_0x1c66a70; 1 drivers
v0x1b74590_0 .net "and_in1com", 0 0, L_0x1c667c0; 1 drivers
v0x1b74630_0 .alias "in0", 0 0, v0x1b74f60_0;
v0x1b746b0_0 .alias "in1", 0 0, v0x1b74e60_0;
v0x1b74730_0 .net "nand_in0ncom", 0 0, L_0x1c66960; 1 drivers
v0x1b747d0_0 .net "nand_in1com", 0 0, L_0x1c666e0; 1 drivers
v0x1b74870_0 .net "ncom", 0 0, L_0x1c668a0; 1 drivers
v0x1b74910_0 .net "nor_wire", 0 0, L_0x1c66b60; 1 drivers
v0x1b749b0_0 .alias "result", 0 0, v0x1b751c0_0;
v0x1b74a80_0 .alias "sel0", 0 0, v0x1b7c780_0;
S_0x1b730e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b6ecc0;
 .timescale 0 0;
L_0x1c67930/d .functor NAND 1, L_0x1c6c130, L_0x1c66d00, C4<1>, C4<1>;
L_0x1c67930 .delay (20,20,20) L_0x1c67930/d;
L_0x1c67aa0/d .functor NOT 1, L_0x1c67930, C4<0>, C4<0>, C4<0>;
L_0x1c67aa0 .delay (10,10,10) L_0x1c67aa0/d;
L_0x1c67bb0/d .functor NAND 1, L_0x1c6c420, L_0x1c67280, C4<1>, C4<1>;
L_0x1c67bb0 .delay (20,20,20) L_0x1c67bb0/d;
L_0x1c67c70/d .functor NOT 1, L_0x1c67bb0, C4<0>, C4<0>, C4<0>;
L_0x1c67c70 .delay (10,10,10) L_0x1c67c70/d;
L_0x1c67d80/d .functor NOR 1, L_0x1c67c70, L_0x1c67aa0, C4<0>, C4<0>;
L_0x1c67d80 .delay (20,20,20) L_0x1c67d80/d;
L_0x1c67ec0/d .functor NOT 1, L_0x1c67d80, C4<0>, C4<0>, C4<0>;
L_0x1c67ec0 .delay (10,10,10) L_0x1c67ec0/d;
v0x1b73cc0_0 .net "And_AB", 0 0, L_0x1c67aa0; 1 drivers
v0x1b73d60_0 .net "And_XorAB_C", 0 0, L_0x1c67c70; 1 drivers
v0x1b73e00_0 .net "Nand_AB", 0 0, L_0x1c67930; 1 drivers
v0x1b73ea0_0 .net "Nand_XorAB_C", 0 0, L_0x1c67bb0; 1 drivers
v0x1b73f20_0 .net "Xor_AB", 0 0, L_0x1c67280; 1 drivers
v0x1b73ff0_0 .alias "a", 0 0, v0x1b74ee0_0;
v0x1b74140_0 .alias "b", 0 0, v0x1b751c0_0;
v0x1b741c0_0 .alias "carryin", 0 0, v0x1b74bf0_0;
v0x1b74240_0 .alias "carryout", 0 0, v0x1b7c520_0;
v0x1b742c0_0 .net "nco", 0 0, L_0x1c67d80; 1 drivers
v0x1b743a0_0 .alias "sum", 0 0, v0x1b752a0_0;
S_0x1b73770 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b730e0;
 .timescale 0 0;
L_0x1c66e70/d .functor NAND 1, L_0x1c6c130, L_0x1c66d00, C4<1>, C4<1>;
L_0x1c66e70 .delay (20,20,20) L_0x1c66e70/d;
L_0x1c66f30/d .functor NOR 1, L_0x1c6c130, L_0x1c66d00, C4<0>, C4<0>;
L_0x1c66f30 .delay (20,20,20) L_0x1c66f30/d;
L_0x1c67010/d .functor NOT 1, L_0x1c66f30, C4<0>, C4<0>, C4<0>;
L_0x1c67010 .delay (10,10,10) L_0x1c67010/d;
L_0x1c67120/d .functor NAND 1, L_0x1c67010, L_0x1c66e70, C4<1>, C4<1>;
L_0x1c67120 .delay (20,20,20) L_0x1c67120/d;
L_0x1c67280/d .functor NOT 1, L_0x1c67120, C4<0>, C4<0>, C4<0>;
L_0x1c67280 .delay (10,10,10) L_0x1c67280/d;
v0x1b73860_0 .alias "a", 0 0, v0x1b74ee0_0;
v0x1b73900_0 .alias "b", 0 0, v0x1b751c0_0;
v0x1b739a0_0 .net "nand_ab", 0 0, L_0x1c66e70; 1 drivers
v0x1b73a40_0 .net "nor_ab", 0 0, L_0x1c66f30; 1 drivers
v0x1b73ac0_0 .net "nxor_ab", 0 0, L_0x1c67120; 1 drivers
v0x1b73b60_0 .net "or_ab", 0 0, L_0x1c67010; 1 drivers
v0x1b73c40_0 .alias "result", 0 0, v0x1b73f20_0;
S_0x1b731d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b730e0;
 .timescale 0 0;
L_0x1c67390/d .functor NAND 1, L_0x1c67280, L_0x1c6c420, C4<1>, C4<1>;
L_0x1c67390 .delay (20,20,20) L_0x1c67390/d;
L_0x1c674e0/d .functor NOR 1, L_0x1c67280, L_0x1c6c420, C4<0>, C4<0>;
L_0x1c674e0 .delay (20,20,20) L_0x1c674e0/d;
L_0x1c67650/d .functor NOT 1, L_0x1c674e0, C4<0>, C4<0>, C4<0>;
L_0x1c67650 .delay (10,10,10) L_0x1c67650/d;
L_0x1c67710/d .functor NAND 1, L_0x1c67650, L_0x1c67390, C4<1>, C4<1>;
L_0x1c67710 .delay (20,20,20) L_0x1c67710/d;
L_0x1c67820/d .functor NOT 1, L_0x1c67710, C4<0>, C4<0>, C4<0>;
L_0x1c67820 .delay (10,10,10) L_0x1c67820/d;
v0x1b732c0_0 .alias "a", 0 0, v0x1b73f20_0;
v0x1b73360_0 .alias "b", 0 0, v0x1b74bf0_0;
v0x1b73400_0 .net "nand_ab", 0 0, L_0x1c67390; 1 drivers
v0x1b734a0_0 .net "nor_ab", 0 0, L_0x1c674e0; 1 drivers
v0x1b73520_0 .net "nxor_ab", 0 0, L_0x1c67710; 1 drivers
v0x1b735c0_0 .net "or_ab", 0 0, L_0x1c67650; 1 drivers
v0x1b736a0_0 .alias "result", 0 0, v0x1b752a0_0;
S_0x1b72b90 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b6ecc0;
 .timescale 0 0;
L_0x1c68070/d .functor NAND 1, L_0x1c6c130, L_0x1c6c260, C4<1>, C4<1>;
L_0x1c68070 .delay (20,20,20) L_0x1c68070/d;
L_0x1c68130/d .functor NOR 1, L_0x1c6c130, L_0x1c6c260, C4<0>, C4<0>;
L_0x1c68130 .delay (20,20,20) L_0x1c68130/d;
L_0x1c682c0/d .functor NOT 1, L_0x1c68130, C4<0>, C4<0>, C4<0>;
L_0x1c682c0 .delay (10,10,10) L_0x1c682c0/d;
L_0x1c683b0/d .functor NAND 1, L_0x1c682c0, L_0x1c68070, C4<1>, C4<1>;
L_0x1c683b0 .delay (20,20,20) L_0x1c683b0/d;
L_0x1c68510/d .functor NOT 1, L_0x1c683b0, C4<0>, C4<0>, C4<0>;
L_0x1c68510 .delay (10,10,10) L_0x1c68510/d;
v0x1b72c80_0 .alias "a", 0 0, v0x1b74ee0_0;
v0x1b72d00_0 .alias "b", 0 0, v0x1b74f60_0;
v0x1b72dd0_0 .net "nand_ab", 0 0, L_0x1c68070; 1 drivers
v0x1b72e50_0 .net "nor_ab", 0 0, L_0x1c68130; 1 drivers
v0x1b72ed0_0 .net "nxor_ab", 0 0, L_0x1c683b0; 1 drivers
v0x1b72f50_0 .net "or_ab", 0 0, L_0x1c682c0; 1 drivers
v0x1b73010_0 .alias "result", 0 0, v0x1b75640_0;
S_0x1b71fa0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b6ecc0;
 .timescale 0 0;
L_0x1c68660/d .functor NAND 1, L_0x1c6c130, L_0x1c6c260, C4<1>, C4<1>;
L_0x1c68660 .delay (20,20,20) L_0x1c68660/d;
L_0x1c68790/d .functor NOT 1, L_0x1c68660, C4<0>, C4<0>, C4<0>;
L_0x1c68790 .delay (10,10,10) L_0x1c68790/d;
v0x1b72810_0 .alias "a", 0 0, v0x1b74ee0_0;
v0x1b728b0_0 .net "and_ab", 0 0, L_0x1c68790; 1 drivers
v0x1b72930_0 .alias "b", 0 0, v0x1b74f60_0;
v0x1b729b0_0 .net "nand_ab", 0 0, L_0x1c68660; 1 drivers
v0x1b72a90_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b72b10_0 .alias "result", 0 0, v0x1b753b0_0;
S_0x1b72090 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b71fa0;
 .timescale 0 0;
L_0x1c688e0/d .functor NAND 1, L_0x1c68790, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c688e0 .delay (20,20,20) L_0x1c688e0/d;
L_0x1c689a0/d .functor NOT 1, L_0x1c688e0, C4<0>, C4<0>, C4<0>;
L_0x1c689a0 .delay (10,10,10) L_0x1c689a0/d;
L_0x1c68ad0/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c68ad0 .delay (10,10,10) L_0x1c68ad0/d;
L_0x1c68b90/d .functor NAND 1, L_0x1c68660, L_0x1c68ad0, C4<1>, C4<1>;
L_0x1c68b90 .delay (20,20,20) L_0x1c68b90/d;
L_0x1c68ce0/d .functor NOT 1, L_0x1c68b90, C4<0>, C4<0>, C4<0>;
L_0x1c68ce0 .delay (10,10,10) L_0x1c68ce0/d;
L_0x1c68dd0/d .functor NOR 1, L_0x1c68ce0, L_0x1c689a0, C4<0>, C4<0>;
L_0x1c68dd0 .delay (20,20,20) L_0x1c68dd0/d;
L_0x1c68f70/d .functor NOT 1, L_0x1c68dd0, C4<0>, C4<0>, C4<0>;
L_0x1c68f70 .delay (10,10,10) L_0x1c68f70/d;
v0x1b72180_0 .net "and_in0ncom", 0 0, L_0x1c68ce0; 1 drivers
v0x1b72200_0 .net "and_in1com", 0 0, L_0x1c689a0; 1 drivers
v0x1b72280_0 .alias "in0", 0 0, v0x1b729b0_0;
v0x1b72320_0 .alias "in1", 0 0, v0x1b728b0_0;
v0x1b723a0_0 .net "nand_in0ncom", 0 0, L_0x1c68b90; 1 drivers
v0x1b72440_0 .net "nand_in1com", 0 0, L_0x1c688e0; 1 drivers
v0x1b72520_0 .net "ncom", 0 0, L_0x1c68ad0; 1 drivers
v0x1b725c0_0 .net "nor_wire", 0 0, L_0x1c68dd0; 1 drivers
v0x1b72660_0 .alias "result", 0 0, v0x1b753b0_0;
v0x1b72730_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b71500 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b6ecc0;
 .timescale 0 0;
L_0x1c690a0/d .functor NOR 1, L_0x1c6c130, L_0x1c6c260, C4<0>, C4<0>;
L_0x1c690a0 .delay (20,20,20) L_0x1c690a0/d;
L_0x1c691d0/d .functor NOT 1, L_0x1c690a0, C4<0>, C4<0>, C4<0>;
L_0x1c691d0 .delay (10,10,10) L_0x1c691d0/d;
v0x1b71c80_0 .alias "a", 0 0, v0x1b74ee0_0;
v0x1b71d00_0 .alias "b", 0 0, v0x1b74f60_0;
v0x1b71da0_0 .net "nor_ab", 0 0, L_0x1c690a0; 1 drivers
v0x1b71e20_0 .net "or_ab", 0 0, L_0x1c691d0; 1 drivers
v0x1b71ea0_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b71f20_0 .alias "result", 0 0, v0x1b75530_0;
S_0x1b715f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b71500;
 .timescale 0 0;
L_0x1c69320/d .functor NAND 1, L_0x1c691d0, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c69320 .delay (20,20,20) L_0x1c69320/d;
L_0x1c693e0/d .functor NOT 1, L_0x1c69320, C4<0>, C4<0>, C4<0>;
L_0x1c693e0 .delay (10,10,10) L_0x1c693e0/d;
L_0x1c69510/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c69510 .delay (10,10,10) L_0x1c69510/d;
L_0x1c695d0/d .functor NAND 1, L_0x1c690a0, L_0x1c69510, C4<1>, C4<1>;
L_0x1c695d0 .delay (20,20,20) L_0x1c695d0/d;
L_0x1c69720/d .functor NOT 1, L_0x1c695d0, C4<0>, C4<0>, C4<0>;
L_0x1c69720 .delay (10,10,10) L_0x1c69720/d;
L_0x1c69810/d .functor NOR 1, L_0x1c69720, L_0x1c693e0, C4<0>, C4<0>;
L_0x1c69810 .delay (20,20,20) L_0x1c69810/d;
L_0x1c699b0/d .functor NOT 1, L_0x1c69810, C4<0>, C4<0>, C4<0>;
L_0x1c699b0 .delay (10,10,10) L_0x1c699b0/d;
v0x1b716e0_0 .net "and_in0ncom", 0 0, L_0x1c69720; 1 drivers
v0x1b71760_0 .net "and_in1com", 0 0, L_0x1c693e0; 1 drivers
v0x1b717e0_0 .alias "in0", 0 0, v0x1b71da0_0;
v0x1b71860_0 .alias "in1", 0 0, v0x1b71e20_0;
v0x1b718e0_0 .net "nand_in0ncom", 0 0, L_0x1c695d0; 1 drivers
v0x1b71960_0 .net "nand_in1com", 0 0, L_0x1c69320; 1 drivers
v0x1b719e0_0 .net "ncom", 0 0, L_0x1c69510; 1 drivers
v0x1b71a60_0 .net "nor_wire", 0 0, L_0x1c69810; 1 drivers
v0x1b71b30_0 .alias "result", 0 0, v0x1b75530_0;
v0x1b71c00_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b6edb0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b6ecc0;
 .timescale 0 0;
v0x1b70bf0_0 .alias "in0", 0 0, v0x1b752a0_0;
v0x1b70ca0_0 .alias "in1", 0 0, v0x1b75640_0;
v0x1b70d50_0 .alias "in2", 0 0, v0x1b753b0_0;
v0x1b70e00_0 .alias "in3", 0 0, v0x1b75530_0;
v0x1b70ee0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b70f90_0 .alias "result", 0 0, v0x1b750f0_0;
v0x1b71010_0 .net "sel0", 0 0, L_0x1c6bb10; 1 drivers
v0x1b71090_0 .net "sel1", 0 0, L_0x1c6bbb0; 1 drivers
v0x1b71160_0 .net "sel2", 0 0, L_0x1c5a980; 1 drivers
v0x1b71210_0 .net "w0", 0 0, L_0x1c6a170; 1 drivers
v0x1b712f0_0 .net "w1", 0 0, L_0x1c6a8f0; 1 drivers
v0x1b713c0_0 .net "w2", 0 0, L_0x1c6b140; 1 drivers
S_0x1b70440 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b6edb0;
 .timescale 0 0;
L_0x1c69ae0/d .functor NAND 1, L_0x1c68510, L_0x1c6bb10, C4<1>, C4<1>;
L_0x1c69ae0 .delay (20,20,20) L_0x1c69ae0/d;
L_0x1c69ba0/d .functor NOT 1, L_0x1c69ae0, C4<0>, C4<0>, C4<0>;
L_0x1c69ba0 .delay (10,10,10) L_0x1c69ba0/d;
L_0x1c69cd0/d .functor NOT 1, L_0x1c6bb10, C4<0>, C4<0>, C4<0>;
L_0x1c69cd0 .delay (10,10,10) L_0x1c69cd0/d;
L_0x1c69e20/d .functor NAND 1, L_0x1c67820, L_0x1c69cd0, C4<1>, C4<1>;
L_0x1c69e20 .delay (20,20,20) L_0x1c69e20/d;
L_0x1c69ee0/d .functor NOT 1, L_0x1c69e20, C4<0>, C4<0>, C4<0>;
L_0x1c69ee0 .delay (10,10,10) L_0x1c69ee0/d;
L_0x1c69fd0/d .functor NOR 1, L_0x1c69ee0, L_0x1c69ba0, C4<0>, C4<0>;
L_0x1c69fd0 .delay (20,20,20) L_0x1c69fd0/d;
L_0x1c6a170/d .functor NOT 1, L_0x1c69fd0, C4<0>, C4<0>, C4<0>;
L_0x1c6a170 .delay (10,10,10) L_0x1c6a170/d;
v0x1b70530_0 .net "and_in0ncom", 0 0, L_0x1c69ee0; 1 drivers
v0x1b705f0_0 .net "and_in1com", 0 0, L_0x1c69ba0; 1 drivers
v0x1b70690_0 .alias "in0", 0 0, v0x1b752a0_0;
v0x1b70730_0 .alias "in1", 0 0, v0x1b75640_0;
v0x1b707e0_0 .net "nand_in0ncom", 0 0, L_0x1c69e20; 1 drivers
v0x1b70880_0 .net "nand_in1com", 0 0, L_0x1c69ae0; 1 drivers
v0x1b70920_0 .net "ncom", 0 0, L_0x1c69cd0; 1 drivers
v0x1b709c0_0 .net "nor_wire", 0 0, L_0x1c69fd0; 1 drivers
v0x1b70a60_0 .alias "result", 0 0, v0x1b71210_0;
v0x1b70ae0_0 .alias "sel0", 0 0, v0x1b71010_0;
S_0x1b6fcc0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b6edb0;
 .timescale 0 0;
L_0x1c6a2a0/d .functor NAND 1, L_0x1c699b0, L_0x1c6bb10, C4<1>, C4<1>;
L_0x1c6a2a0 .delay (20,20,20) L_0x1c6a2a0/d;
L_0x1c6a360/d .functor NOT 1, L_0x1c6a2a0, C4<0>, C4<0>, C4<0>;
L_0x1c6a360 .delay (10,10,10) L_0x1c6a360/d;
L_0x1c6a490/d .functor NOT 1, L_0x1c6bb10, C4<0>, C4<0>, C4<0>;
L_0x1c6a490 .delay (10,10,10) L_0x1c6a490/d;
L_0x1c6a550/d .functor NAND 1, L_0x1c68f70, L_0x1c6a490, C4<1>, C4<1>;
L_0x1c6a550 .delay (20,20,20) L_0x1c6a550/d;
L_0x1c6a660/d .functor NOT 1, L_0x1c6a550, C4<0>, C4<0>, C4<0>;
L_0x1c6a660 .delay (10,10,10) L_0x1c6a660/d;
L_0x1c6a750/d .functor NOR 1, L_0x1c6a660, L_0x1c6a360, C4<0>, C4<0>;
L_0x1c6a750 .delay (20,20,20) L_0x1c6a750/d;
L_0x1c6a8f0/d .functor NOT 1, L_0x1c6a750, C4<0>, C4<0>, C4<0>;
L_0x1c6a8f0 .delay (10,10,10) L_0x1c6a8f0/d;
v0x1b6fdb0_0 .net "and_in0ncom", 0 0, L_0x1c6a660; 1 drivers
v0x1b6fe70_0 .net "and_in1com", 0 0, L_0x1c6a360; 1 drivers
v0x1b6ff10_0 .alias "in0", 0 0, v0x1b753b0_0;
v0x1b6ffb0_0 .alias "in1", 0 0, v0x1b75530_0;
v0x1b70060_0 .net "nand_in0ncom", 0 0, L_0x1c6a550; 1 drivers
v0x1b70100_0 .net "nand_in1com", 0 0, L_0x1c6a2a0; 1 drivers
v0x1b701a0_0 .net "ncom", 0 0, L_0x1c6a490; 1 drivers
v0x1b70240_0 .net "nor_wire", 0 0, L_0x1c6a750; 1 drivers
v0x1b702e0_0 .alias "result", 0 0, v0x1b712f0_0;
v0x1b70360_0 .alias "sel0", 0 0, v0x1b71010_0;
S_0x1b6f530 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b6edb0;
 .timescale 0 0;
L_0x1c6aa20/d .functor NAND 1, L_0x1c6a8f0, L_0x1c6bbb0, C4<1>, C4<1>;
L_0x1c6aa20 .delay (20,20,20) L_0x1c6aa20/d;
L_0x1c6ab70/d .functor NOT 1, L_0x1c6aa20, C4<0>, C4<0>, C4<0>;
L_0x1c6ab70 .delay (10,10,10) L_0x1c6ab70/d;
L_0x1c6aca0/d .functor NOT 1, L_0x1c6bbb0, C4<0>, C4<0>, C4<0>;
L_0x1c6aca0 .delay (10,10,10) L_0x1c6aca0/d;
L_0x1c6ad60/d .functor NAND 1, L_0x1c6a170, L_0x1c6aca0, C4<1>, C4<1>;
L_0x1c6ad60 .delay (20,20,20) L_0x1c6ad60/d;
L_0x1c6aeb0/d .functor NOT 1, L_0x1c6ad60, C4<0>, C4<0>, C4<0>;
L_0x1c6aeb0 .delay (10,10,10) L_0x1c6aeb0/d;
L_0x1c6afa0/d .functor NOR 1, L_0x1c6aeb0, L_0x1c6ab70, C4<0>, C4<0>;
L_0x1c6afa0 .delay (20,20,20) L_0x1c6afa0/d;
L_0x1c6b140/d .functor NOT 1, L_0x1c6afa0, C4<0>, C4<0>, C4<0>;
L_0x1c6b140 .delay (10,10,10) L_0x1c6b140/d;
v0x1b6f620_0 .net "and_in0ncom", 0 0, L_0x1c6aeb0; 1 drivers
v0x1b6f6e0_0 .net "and_in1com", 0 0, L_0x1c6ab70; 1 drivers
v0x1b6f780_0 .alias "in0", 0 0, v0x1b71210_0;
v0x1b6f820_0 .alias "in1", 0 0, v0x1b712f0_0;
v0x1b6f8a0_0 .net "nand_in0ncom", 0 0, L_0x1c6ad60; 1 drivers
v0x1b6f940_0 .net "nand_in1com", 0 0, L_0x1c6aa20; 1 drivers
v0x1b6fa20_0 .net "ncom", 0 0, L_0x1c6aca0; 1 drivers
v0x1b6fac0_0 .net "nor_wire", 0 0, L_0x1c6afa0; 1 drivers
v0x1b6fb60_0 .alias "result", 0 0, v0x1b713c0_0;
v0x1b6fbe0_0 .alias "sel0", 0 0, v0x1b71090_0;
S_0x1b6eea0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b6edb0;
 .timescale 0 0;
L_0x1c6b270/d .functor NAND 1, C4<0>, L_0x1c5a980, C4<1>, C4<1>;
L_0x1c6b270 .delay (20,20,20) L_0x1c6b270/d;
L_0x1c6b3d0/d .functor NOT 1, L_0x1c6b270, C4<0>, C4<0>, C4<0>;
L_0x1c6b3d0 .delay (10,10,10) L_0x1c6b3d0/d;
L_0x1c6b500/d .functor NOT 1, L_0x1c5a980, C4<0>, C4<0>, C4<0>;
L_0x1c6b500 .delay (10,10,10) L_0x1c6b500/d;
L_0x1c6b5c0/d .functor NAND 1, L_0x1c6b140, L_0x1c6b500, C4<1>, C4<1>;
L_0x1c6b5c0 .delay (20,20,20) L_0x1c6b5c0/d;
L_0x1c6b710/d .functor NOT 1, L_0x1c6b5c0, C4<0>, C4<0>, C4<0>;
L_0x1c6b710 .delay (10,10,10) L_0x1c6b710/d;
L_0x1c6b820/d .functor NOR 1, L_0x1c6b710, L_0x1c6b3d0, C4<0>, C4<0>;
L_0x1c6b820 .delay (20,20,20) L_0x1c6b820/d;
L_0x1c6b9e0/d .functor NOT 1, L_0x1c6b820, C4<0>, C4<0>, C4<0>;
L_0x1c6b9e0 .delay (10,10,10) L_0x1c6b9e0/d;
v0x1b6ef90_0 .net "and_in0ncom", 0 0, L_0x1c6b710; 1 drivers
v0x1b6f010_0 .net "and_in1com", 0 0, L_0x1c6b3d0; 1 drivers
v0x1b6f090_0 .alias "in0", 0 0, v0x1b713c0_0;
v0x1b6f110_0 .alias "in1", 0 0, v0x1b70ee0_0;
v0x1b6f190_0 .net "nand_in0ncom", 0 0, L_0x1c6b5c0; 1 drivers
v0x1b6f210_0 .net "nand_in1com", 0 0, L_0x1c6b270; 1 drivers
v0x1b6f290_0 .net "ncom", 0 0, L_0x1c6b500; 1 drivers
v0x1b6f310_0 .net "nor_wire", 0 0, L_0x1c6b820; 1 drivers
v0x1b6f390_0 .alias "result", 0 0, v0x1b750f0_0;
v0x1b6f430_0 .alias "sel0", 0 0, v0x1b71160_0;
S_0x1b6da50 .scope module, "aluSub" "adder_1bit" 2 126, 4 2, S_0x1a1d770;
 .timescale 0 0;
L_0x1c6d040/d .functor NAND 1, L_0x1c6d780, L_0x1c6c4c0, C4<1>, C4<1>;
L_0x1c6d040 .delay (20,20,20) L_0x1c6d040/d;
L_0x1c6d190/d .functor NOT 1, L_0x1c6d040, C4<0>, C4<0>, C4<0>;
L_0x1c6d190 .delay (10,10,10) L_0x1c6d190/d;
L_0x1c6d270/d .functor NAND 1, L_0x1c6d820, L_0x1c6c990, C4<1>, C4<1>;
L_0x1c6d270 .delay (20,20,20) L_0x1c6d270/d;
L_0x1c6d3c0/d .functor NOT 1, L_0x1c6d270, C4<0>, C4<0>, C4<0>;
L_0x1c6d3c0 .delay (10,10,10) L_0x1c6d3c0/d;
L_0x1c6d480/d .functor NOR 1, L_0x1c6d3c0, L_0x1c6d190, C4<0>, C4<0>;
L_0x1c6d480 .delay (20,20,20) L_0x1c6d480/d;
L_0x1c6d5c0/d .functor NOT 1, L_0x1c6d480, C4<0>, C4<0>, C4<0>;
L_0x1c6d5c0 .delay (10,10,10) L_0x1c6d5c0/d;
v0x1b6e5e0_0 .net "And_AB", 0 0, L_0x1c6d190; 1 drivers
v0x1b6e680_0 .net "And_XorAB_C", 0 0, L_0x1c6d3c0; 1 drivers
v0x1b6e720_0 .net "Nand_AB", 0 0, L_0x1c6d040; 1 drivers
v0x1b6e7c0_0 .net "Nand_XorAB_C", 0 0, L_0x1c6d270; 1 drivers
v0x1b6e870_0 .net "Xor_AB", 0 0, L_0x1c6c990; 1 drivers
v0x1b6e8f0_0 .net "a", 0 0, L_0x1c6d780; 1 drivers
v0x1b6e9b0_0 .alias "b", 0 0, v0x1b7cd30_0;
v0x1b6ea30_0 .net "carryin", 0 0, L_0x1c6d820; 1 drivers
v0x1b6eae0_0 .alias "carryout", 0 0, v0x1b7c5a0_0;
v0x1b6eb60_0 .net "nco", 0 0, L_0x1c6d480; 1 drivers
v0x1b6ec40_0 .alias "sum", 0 0, v0x1b7cba0_0;
S_0x1b6e090 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b6da50;
 .timescale 0 0;
L_0x1c6c390/d .functor NAND 1, L_0x1c6d780, L_0x1c6c4c0, C4<1>, C4<1>;
L_0x1c6c390 .delay (20,20,20) L_0x1c6c390/d;
L_0x1c6c730/d .functor NOR 1, L_0x1c6d780, L_0x1c6c4c0, C4<0>, C4<0>;
L_0x1c6c730 .delay (20,20,20) L_0x1c6c730/d;
L_0x1c6c810/d .functor NOT 1, L_0x1c6c730, C4<0>, C4<0>, C4<0>;
L_0x1c6c810 .delay (10,10,10) L_0x1c6c810/d;
L_0x1c6c8d0/d .functor NAND 1, L_0x1c6c810, L_0x1c6c390, C4<1>, C4<1>;
L_0x1c6c8d0 .delay (20,20,20) L_0x1c6c8d0/d;
L_0x1c6c990/d .functor NOT 1, L_0x1c6c8d0, C4<0>, C4<0>, C4<0>;
L_0x1c6c990 .delay (10,10,10) L_0x1c6c990/d;
v0x1b6e180_0 .alias "a", 0 0, v0x1b6e8f0_0;
v0x1b6e220_0 .alias "b", 0 0, v0x1b7cd30_0;
v0x1b6e2c0_0 .net "nand_ab", 0 0, L_0x1c6c390; 1 drivers
v0x1b6e360_0 .net "nor_ab", 0 0, L_0x1c6c730; 1 drivers
v0x1b6e3e0_0 .net "nxor_ab", 0 0, L_0x1c6c8d0; 1 drivers
v0x1b6e480_0 .net "or_ab", 0 0, L_0x1c6c810; 1 drivers
v0x1b6e560_0 .alias "result", 0 0, v0x1b6e870_0;
S_0x1b6db40 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b6da50;
 .timescale 0 0;
L_0x1c6ca50/d .functor NAND 1, L_0x1c6c990, L_0x1c6d820, C4<1>, C4<1>;
L_0x1c6ca50 .delay (20,20,20) L_0x1c6ca50/d;
L_0x1c6cba0/d .functor NOR 1, L_0x1c6c990, L_0x1c6d820, C4<0>, C4<0>;
L_0x1c6cba0 .delay (20,20,20) L_0x1c6cba0/d;
L_0x1c6cc80/d .functor NOT 1, L_0x1c6cba0, C4<0>, C4<0>, C4<0>;
L_0x1c6cc80 .delay (10,10,10) L_0x1c6cc80/d;
L_0x1c6cd90/d .functor NAND 1, L_0x1c6cc80, L_0x1c6ca50, C4<1>, C4<1>;
L_0x1c6cd90 .delay (20,20,20) L_0x1c6cd90/d;
L_0x1c6cef0/d .functor NOT 1, L_0x1c6cd90, C4<0>, C4<0>, C4<0>;
L_0x1c6cef0 .delay (10,10,10) L_0x1c6cef0/d;
v0x1b6dc30_0 .alias "a", 0 0, v0x1b6e870_0;
v0x1b6dcd0_0 .alias "b", 0 0, v0x1b6ea30_0;
v0x1b6dd70_0 .net "nand_ab", 0 0, L_0x1c6ca50; 1 drivers
v0x1b6de10_0 .net "nor_ab", 0 0, L_0x1c6cba0; 1 drivers
v0x1b6de90_0 .net "nxor_ab", 0 0, L_0x1c6cd90; 1 drivers
v0x1b6df30_0 .net "or_ab", 0 0, L_0x1c6cc80; 1 drivers
v0x1b6e010_0 .alias "result", 0 0, v0x1b7cba0_0;
S_0x1b6d500 .scope module, "xor_overflow" "xor_1bit" 2 129, 5 34, S_0x1a1d770;
 .timescale 0 0;
L_0x1c6c5c0/d .functor NAND 1, L_0x1c6de20, L_0x1c67ec0, C4<1>, C4<1>;
L_0x1c6c5c0 .delay (20,20,20) L_0x1c6c5c0/d;
L_0x1c6d970/d .functor NOR 1, L_0x1c6de20, L_0x1c67ec0, C4<0>, C4<0>;
L_0x1c6d970 .delay (20,20,20) L_0x1c6d970/d;
L_0x1c6daa0/d .functor NOT 1, L_0x1c6d970, C4<0>, C4<0>, C4<0>;
L_0x1c6daa0 .delay (10,10,10) L_0x1c6daa0/d;
L_0x1c6dbb0/d .functor NAND 1, L_0x1c6daa0, L_0x1c6c5c0, C4<1>, C4<1>;
L_0x1c6dbb0 .delay (20,20,20) L_0x1c6dbb0/d;
L_0x1c6dd10/d .functor NOT 1, L_0x1c6dbb0, C4<0>, C4<0>, C4<0>;
L_0x1c6dd10 .delay (10,10,10) L_0x1c6dd10/d;
v0x1b6d5f0_0 .net "a", 0 0, L_0x1c6de20; 1 drivers
v0x1b6d690_0 .alias "b", 0 0, v0x1b7c520_0;
v0x1b6d730_0 .net "nand_ab", 0 0, L_0x1c6c5c0; 1 drivers
v0x1b6d7d0_0 .net "nor_ab", 0 0, L_0x1c6d970; 1 drivers
v0x1b6d850_0 .net "nxor_ab", 0 0, L_0x1c6dbb0; 1 drivers
v0x1b6d8f0_0 .net "or_ab", 0 0, L_0x1c6daa0; 1 drivers
v0x1b6d9d0_0 .alias "result", 0 0, v0x1b7ca00_0;
S_0x1b6cfd0 .scope module, "xor_slt" "xor_1bit" 2 133, 5 34, S_0x1a1d770;
 .timescale 0 0;
L_0x1c60b20/d .functor NAND 1, L_0x1c6cef0, L_0x1c6dd10, C4<1>, C4<1>;
L_0x1c60b20 .delay (20,20,20) L_0x1c60b20/d;
L_0x1c6e0a0/d .functor NOR 1, L_0x1c6cef0, L_0x1c6dd10, C4<0>, C4<0>;
L_0x1c6e0a0 .delay (20,20,20) L_0x1c6e0a0/d;
L_0x1c6e180/d .functor NOT 1, L_0x1c6e0a0, C4<0>, C4<0>, C4<0>;
L_0x1c6e180 .delay (10,10,10) L_0x1c6e180/d;
L_0x1c6e240/d .functor NAND 1, L_0x1c6e180, L_0x1c60b20, C4<1>, C4<1>;
L_0x1c6e240 .delay (20,20,20) L_0x1c6e240/d;
L_0x1c6e3a0/d .functor NOT 1, L_0x1c6e240, C4<0>, C4<0>, C4<0>;
L_0x1c6e3a0 .delay (10,10,10) L_0x1c6e3a0/d;
v0x1b6d0c0_0 .alias "a", 0 0, v0x1b7cba0_0;
v0x1b6d180_0 .alias "b", 0 0, v0x1b7ca00_0;
v0x1b6d220_0 .net "nand_ab", 0 0, L_0x1c60b20; 1 drivers
v0x1b6d2c0_0 .net "nor_ab", 0 0, L_0x1c6e0a0; 1 drivers
v0x1b6d340_0 .net "nxor_ab", 0 0, L_0x1c6e240; 1 drivers
v0x1b6d3e0_0 .net "or_ab", 0 0, L_0x1c6e180; 1 drivers
v0x1b6d480_0 .alias "result", 0 0, v0x1b7ccb0_0;
S_0x1b6c920 .scope module, "sltOut" "mux_1bit" 2 134, 3 2, S_0x1a1d770;
 .timescale 0 0;
L_0x1c6e4b0/d .functor NAND 1, L_0x1c6e3a0, L_0x1c6d8c0, C4<1>, C4<1>;
L_0x1c6e4b0 .delay (20,20,20) L_0x1c6e4b0/d;
L_0x1c6e5e0/d .functor NOT 1, L_0x1c6e4b0, C4<0>, C4<0>, C4<0>;
L_0x1c6e5e0 .delay (10,10,10) L_0x1c6e5e0/d;
L_0x1c6e6c0/d .functor NOT 1, L_0x1c6d8c0, C4<0>, C4<0>, C4<0>;
L_0x1c6e6c0 .delay (10,10,10) L_0x1c6e6c0/d;
L_0x1c6e7d0/d .functor NAND 1, L_0x1c65f80, L_0x1c6e6c0, C4<1>, C4<1>;
L_0x1c6e7d0 .delay (20,20,20) L_0x1c6e7d0/d;
L_0x1c6e8e0/d .functor NOT 1, L_0x1c6e7d0, C4<0>, C4<0>, C4<0>;
L_0x1c6e8e0 .delay (10,10,10) L_0x1c6e8e0/d;
L_0x1c6e9d0/d .functor NOR 1, L_0x1c6e8e0, L_0x1c6e5e0, C4<0>, C4<0>;
L_0x1c6e9d0 .delay (20,20,20) L_0x1c6e9d0/d;
L_0x1c6eb70/d .functor NOT 1, L_0x1c6e9d0, C4<0>, C4<0>, C4<0>;
L_0x1c6eb70 .delay (10,10,10) L_0x1c6eb70/d;
v0x1b6ca10_0 .net "and_in0ncom", 0 0, L_0x1c6e8e0; 1 drivers
v0x1b6ca90_0 .net "and_in1com", 0 0, L_0x1c6e5e0; 1 drivers
v0x1b6cb10_0 .alias "in0", 0 0, v0x1b7cb20_0;
v0x1b6cb90_0 .alias "in1", 0 0, v0x1b7ccb0_0;
v0x1b6cc10_0 .net "nand_in0ncom", 0 0, L_0x1c6e7d0; 1 drivers
v0x1b6ccb0_0 .net "nand_in1com", 0 0, L_0x1c6e4b0; 1 drivers
v0x1b6cd50_0 .net "ncom", 0 0, L_0x1c6e6c0; 1 drivers
v0x1b6cdf0_0 .net "nor_wire", 0 0, L_0x1c6e9d0; 1 drivers
v0x1b6ce90_0 .net "result", 0 0, L_0x1c6eb70; 1 drivers
v0x1b6cf30_0 .net "sel0", 0 0, L_0x1c6d8c0; 1 drivers
S_0x1b65e90 .scope generate, "ALU4[1]" "ALU4[1]" 2 114, 2 114, S_0x1a1d770;
 .timescale 0 0;
P_0x1b64808 .param/l "i" 2 114, +C4<01>;
S_0x1b65fc0 .scope module, "_alu" "ALU_1bit" 2 115, 2 16, S_0x1b65e90;
 .timescale 0 0;
L_0x1c55150/d .functor NOT 1, L_0x1c5ad00, C4<0>, C4<0>, C4<0>;
L_0x1c55150 .delay (10,10,10) L_0x1c55150/d;
v0x1b6bdd0_0 .net "carryin", 0 0, L_0x1c5ada0; 1 drivers
v0x1b6bec0_0 .net "carryout", 0 0, L_0x1c56a60; 1 drivers
v0x1b6bf40_0 .alias "invertB", 0 0, v0x1b7c780_0;
v0x1b6bfc0_0 .alias "muxIndex", 2 0, v0x1b7c800_0;
v0x1b6c040_0 .net "notB", 0 0, L_0x1c55150; 1 drivers
v0x1b6c0c0_0 .net "operandA", 0 0, L_0x1c5ac60; 1 drivers
v0x1b6c140_0 .net "operandB", 0 0, L_0x1c5ad00; 1 drivers
v0x1b6c250_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b6c2d0_0 .net "result", 0 0, L_0x1c5a550; 1 drivers
v0x1b6c3a0_0 .net "trueB", 0 0, L_0x1c55870; 1 drivers
v0x1b6c480_0 .net "wAddSub", 0 0, L_0x1c56360; 1 drivers
v0x1b6c590_0 .net "wNandAnd", 0 0, L_0x1c57b20; 1 drivers
v0x1b6c710_0 .net "wNorOr", 0 0, L_0x1c58560; 1 drivers
v0x1b6c820_0 .net "wXor", 0 0, L_0x1c570c0; 1 drivers
L_0x1c5a680 .part v0x1b7c250_0, 0, 1;
L_0x1c5a720 .part v0x1b7c250_0, 1, 1;
L_0x1c5a850 .part v0x1b7c250_0, 2, 1;
S_0x1b6b650 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b65fc0;
 .timescale 0 0;
L_0x1c551f0/d .functor NAND 1, L_0x1c55150, v0x1b7c1d0_0, C4<1>, C4<1>;
L_0x1c551f0 .delay (20,20,20) L_0x1c551f0/d;
L_0x1c552b0/d .functor NOT 1, L_0x1c551f0, C4<0>, C4<0>, C4<0>;
L_0x1c552b0 .delay (10,10,10) L_0x1c552b0/d;
L_0x1c553e0/d .functor NOT 1, v0x1b7c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c553e0 .delay (10,10,10) L_0x1c553e0/d;
L_0x1c554a0/d .functor NAND 1, L_0x1c5ad00, L_0x1c553e0, C4<1>, C4<1>;
L_0x1c554a0 .delay (20,20,20) L_0x1c554a0/d;
L_0x1c555b0/d .functor NOT 1, L_0x1c554a0, C4<0>, C4<0>, C4<0>;
L_0x1c555b0 .delay (10,10,10) L_0x1c555b0/d;
L_0x1c556d0/d .functor NOR 1, L_0x1c555b0, L_0x1c552b0, C4<0>, C4<0>;
L_0x1c556d0 .delay (20,20,20) L_0x1c556d0/d;
L_0x1c55870/d .functor NOT 1, L_0x1c556d0, C4<0>, C4<0>, C4<0>;
L_0x1c55870 .delay (10,10,10) L_0x1c55870/d;
v0x1b6b740_0 .net "and_in0ncom", 0 0, L_0x1c555b0; 1 drivers
v0x1b6b800_0 .net "and_in1com", 0 0, L_0x1c552b0; 1 drivers
v0x1b6b8a0_0 .alias "in0", 0 0, v0x1b6c140_0;
v0x1b6b920_0 .alias "in1", 0 0, v0x1b6c040_0;
v0x1b6b9a0_0 .net "nand_in0ncom", 0 0, L_0x1c554a0; 1 drivers
v0x1b6ba40_0 .net "nand_in1com", 0 0, L_0x1c551f0; 1 drivers
v0x1b6bae0_0 .net "ncom", 0 0, L_0x1c553e0; 1 drivers
v0x1b6bb80_0 .net "nor_wire", 0 0, L_0x1c556d0; 1 drivers
v0x1b6bc20_0 .alias "result", 0 0, v0x1b6c3a0_0;
v0x1b6bcf0_0 .alias "sel0", 0 0, v0x1b7c780_0;
S_0x1b6a310 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b65fc0;
 .timescale 0 0;
L_0x1c56470/d .functor NAND 1, L_0x1c5ac60, L_0x1c55870, C4<1>, C4<1>;
L_0x1c56470 .delay (20,20,20) L_0x1c56470/d;
L_0x1c565e0/d .functor NOT 1, L_0x1c56470, C4<0>, C4<0>, C4<0>;
L_0x1c565e0 .delay (10,10,10) L_0x1c565e0/d;
L_0x1c566f0/d .functor NAND 1, L_0x1c5ada0, L_0x1c55df0, C4<1>, C4<1>;
L_0x1c566f0 .delay (20,20,20) L_0x1c566f0/d;
L_0x1c567b0/d .functor NOT 1, L_0x1c566f0, C4<0>, C4<0>, C4<0>;
L_0x1c567b0 .delay (10,10,10) L_0x1c567b0/d;
L_0x1c568f0/d .functor NOR 1, L_0x1c567b0, L_0x1c565e0, C4<0>, C4<0>;
L_0x1c568f0 .delay (20,20,20) L_0x1c568f0/d;
L_0x1c56a60/d .functor NOT 1, L_0x1c568f0, C4<0>, C4<0>, C4<0>;
L_0x1c56a60 .delay (10,10,10) L_0x1c56a60/d;
v0x1b6aef0_0 .net "And_AB", 0 0, L_0x1c565e0; 1 drivers
v0x1b6af90_0 .net "And_XorAB_C", 0 0, L_0x1c567b0; 1 drivers
v0x1b6b030_0 .net "Nand_AB", 0 0, L_0x1c56470; 1 drivers
v0x1b6b0d0_0 .net "Nand_XorAB_C", 0 0, L_0x1c566f0; 1 drivers
v0x1b6b150_0 .net "Xor_AB", 0 0, L_0x1c55df0; 1 drivers
v0x1b6b220_0 .alias "a", 0 0, v0x1b6c0c0_0;
v0x1b6b370_0 .alias "b", 0 0, v0x1b6c3a0_0;
v0x1b6b3f0_0 .alias "carryin", 0 0, v0x1b6bdd0_0;
v0x1b6b470_0 .alias "carryout", 0 0, v0x1b6bec0_0;
v0x1b6b4f0_0 .net "nco", 0 0, L_0x1c568f0; 1 drivers
v0x1b6b5d0_0 .alias "sum", 0 0, v0x1b6c480_0;
S_0x1b6a9a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b6a310;
 .timescale 0 0;
L_0x1c559e0/d .functor NAND 1, L_0x1c5ac60, L_0x1c55870, C4<1>, C4<1>;
L_0x1c559e0 .delay (20,20,20) L_0x1c559e0/d;
L_0x1c55aa0/d .functor NOR 1, L_0x1c5ac60, L_0x1c55870, C4<0>, C4<0>;
L_0x1c55aa0 .delay (20,20,20) L_0x1c55aa0/d;
L_0x1c55b80/d .functor NOT 1, L_0x1c55aa0, C4<0>, C4<0>, C4<0>;
L_0x1c55b80 .delay (10,10,10) L_0x1c55b80/d;
L_0x1c55c90/d .functor NAND 1, L_0x1c55b80, L_0x1c559e0, C4<1>, C4<1>;
L_0x1c55c90 .delay (20,20,20) L_0x1c55c90/d;
L_0x1c55df0/d .functor NOT 1, L_0x1c55c90, C4<0>, C4<0>, C4<0>;
L_0x1c55df0 .delay (10,10,10) L_0x1c55df0/d;
v0x1b6aa90_0 .alias "a", 0 0, v0x1b6c0c0_0;
v0x1b6ab30_0 .alias "b", 0 0, v0x1b6c3a0_0;
v0x1b6abd0_0 .net "nand_ab", 0 0, L_0x1c559e0; 1 drivers
v0x1b6ac70_0 .net "nor_ab", 0 0, L_0x1c55aa0; 1 drivers
v0x1b6acf0_0 .net "nxor_ab", 0 0, L_0x1c55c90; 1 drivers
v0x1b6ad90_0 .net "or_ab", 0 0, L_0x1c55b80; 1 drivers
v0x1b6ae70_0 .alias "result", 0 0, v0x1b6b150_0;
S_0x1b6a400 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b6a310;
 .timescale 0 0;
L_0x1c55f00/d .functor NAND 1, L_0x1c55df0, L_0x1c5ada0, C4<1>, C4<1>;
L_0x1c55f00 .delay (20,20,20) L_0x1c55f00/d;
L_0x1bed640/d .functor NOR 1, L_0x1c55df0, L_0x1c5ada0, C4<0>, C4<0>;
L_0x1bed640 .delay (20,20,20) L_0x1bed640/d;
L_0x1c56110/d .functor NOT 1, L_0x1bed640, C4<0>, C4<0>, C4<0>;
L_0x1c56110 .delay (10,10,10) L_0x1c56110/d;
L_0x1c56200/d .functor NAND 1, L_0x1c56110, L_0x1c55f00, C4<1>, C4<1>;
L_0x1c56200 .delay (20,20,20) L_0x1c56200/d;
L_0x1c56360/d .functor NOT 1, L_0x1c56200, C4<0>, C4<0>, C4<0>;
L_0x1c56360 .delay (10,10,10) L_0x1c56360/d;
v0x1b6a4f0_0 .alias "a", 0 0, v0x1b6b150_0;
v0x1b6a590_0 .alias "b", 0 0, v0x1b6bdd0_0;
v0x1b6a630_0 .net "nand_ab", 0 0, L_0x1c55f00; 1 drivers
v0x1b6a6d0_0 .net "nor_ab", 0 0, L_0x1bed640; 1 drivers
v0x1b6a750_0 .net "nxor_ab", 0 0, L_0x1c56200; 1 drivers
v0x1b6a7f0_0 .net "or_ab", 0 0, L_0x1c56110; 1 drivers
v0x1b6a8d0_0 .alias "result", 0 0, v0x1b6c480_0;
S_0x1b69dc0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b65fc0;
 .timescale 0 0;
L_0x1c56c20/d .functor NAND 1, L_0x1c5ac60, L_0x1c5ad00, C4<1>, C4<1>;
L_0x1c56c20 .delay (20,20,20) L_0x1c56c20/d;
L_0x1c56ce0/d .functor NOR 1, L_0x1c5ac60, L_0x1c5ad00, C4<0>, C4<0>;
L_0x1c56ce0 .delay (20,20,20) L_0x1c56ce0/d;
L_0x1c56e70/d .functor NOT 1, L_0x1c56ce0, C4<0>, C4<0>, C4<0>;
L_0x1c56e70 .delay (10,10,10) L_0x1c56e70/d;
L_0x1c56f60/d .functor NAND 1, L_0x1c56e70, L_0x1c56c20, C4<1>, C4<1>;
L_0x1c56f60 .delay (20,20,20) L_0x1c56f60/d;
L_0x1c570c0/d .functor NOT 1, L_0x1c56f60, C4<0>, C4<0>, C4<0>;
L_0x1c570c0 .delay (10,10,10) L_0x1c570c0/d;
v0x1b69eb0_0 .alias "a", 0 0, v0x1b6c0c0_0;
v0x1b69f30_0 .alias "b", 0 0, v0x1b6c140_0;
v0x1b6a000_0 .net "nand_ab", 0 0, L_0x1c56c20; 1 drivers
v0x1b6a080_0 .net "nor_ab", 0 0, L_0x1c56ce0; 1 drivers
v0x1b6a100_0 .net "nxor_ab", 0 0, L_0x1c56f60; 1 drivers
v0x1b6a180_0 .net "or_ab", 0 0, L_0x1c56e70; 1 drivers
v0x1b6a240_0 .alias "result", 0 0, v0x1b6c820_0;
S_0x1b69140 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b65fc0;
 .timescale 0 0;
L_0x1c57210/d .functor NAND 1, L_0x1c5ac60, L_0x1c5ad00, C4<1>, C4<1>;
L_0x1c57210 .delay (20,20,20) L_0x1c57210/d;
L_0x1c57340/d .functor NOT 1, L_0x1c57210, C4<0>, C4<0>, C4<0>;
L_0x1c57340 .delay (10,10,10) L_0x1c57340/d;
v0x1b699b0_0 .alias "a", 0 0, v0x1b6c0c0_0;
v0x1b69a50_0 .net "and_ab", 0 0, L_0x1c57340; 1 drivers
v0x1b69ad0_0 .alias "b", 0 0, v0x1b6c140_0;
v0x1b69b50_0 .net "nand_ab", 0 0, L_0x1c57210; 1 drivers
v0x1b69c30_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b65800_0 .alias "result", 0 0, v0x1b6c590_0;
S_0x1b69230 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b69140;
 .timescale 0 0;
L_0x1c57490/d .functor NAND 1, L_0x1c57340, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c57490 .delay (20,20,20) L_0x1c57490/d;
L_0x1c57550/d .functor NOT 1, L_0x1c57490, C4<0>, C4<0>, C4<0>;
L_0x1c57550 .delay (10,10,10) L_0x1c57550/d;
L_0x1c57680/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c57680 .delay (10,10,10) L_0x1c57680/d;
L_0x1c57740/d .functor NAND 1, L_0x1c57210, L_0x1c57680, C4<1>, C4<1>;
L_0x1c57740 .delay (20,20,20) L_0x1c57740/d;
L_0x1c57890/d .functor NOT 1, L_0x1c57740, C4<0>, C4<0>, C4<0>;
L_0x1c57890 .delay (10,10,10) L_0x1c57890/d;
L_0x1c57980/d .functor NOR 1, L_0x1c57890, L_0x1c57550, C4<0>, C4<0>;
L_0x1c57980 .delay (20,20,20) L_0x1c57980/d;
L_0x1c57b20/d .functor NOT 1, L_0x1c57980, C4<0>, C4<0>, C4<0>;
L_0x1c57b20 .delay (10,10,10) L_0x1c57b20/d;
v0x1b69320_0 .net "and_in0ncom", 0 0, L_0x1c57890; 1 drivers
v0x1b693a0_0 .net "and_in1com", 0 0, L_0x1c57550; 1 drivers
v0x1b69420_0 .alias "in0", 0 0, v0x1b69b50_0;
v0x1b694c0_0 .alias "in1", 0 0, v0x1b69a50_0;
v0x1b69540_0 .net "nand_in0ncom", 0 0, L_0x1c57740; 1 drivers
v0x1b695e0_0 .net "nand_in1com", 0 0, L_0x1c57490; 1 drivers
v0x1b696c0_0 .net "ncom", 0 0, L_0x1c57680; 1 drivers
v0x1b69760_0 .net "nor_wire", 0 0, L_0x1c57980; 1 drivers
v0x1b69800_0 .alias "result", 0 0, v0x1b6c590_0;
v0x1b698d0_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b686a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b65fc0;
 .timescale 0 0;
L_0x1c57c50/d .functor NOR 1, L_0x1c5ac60, L_0x1c5ad00, C4<0>, C4<0>;
L_0x1c57c50 .delay (20,20,20) L_0x1c57c50/d;
L_0x1c57d80/d .functor NOT 1, L_0x1c57c50, C4<0>, C4<0>, C4<0>;
L_0x1c57d80 .delay (10,10,10) L_0x1c57d80/d;
v0x1b68e20_0 .alias "a", 0 0, v0x1b6c0c0_0;
v0x1b68ea0_0 .alias "b", 0 0, v0x1b6c140_0;
v0x1b68f40_0 .net "nor_ab", 0 0, L_0x1c57c50; 1 drivers
v0x1b68fc0_0 .net "or_ab", 0 0, L_0x1c57d80; 1 drivers
v0x1b69040_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b690c0_0 .alias "result", 0 0, v0x1b6c710_0;
S_0x1b68790 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b686a0;
 .timescale 0 0;
L_0x1c57ed0/d .functor NAND 1, L_0x1c57d80, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c57ed0 .delay (20,20,20) L_0x1c57ed0/d;
L_0x1c57f90/d .functor NOT 1, L_0x1c57ed0, C4<0>, C4<0>, C4<0>;
L_0x1c57f90 .delay (10,10,10) L_0x1c57f90/d;
L_0x1c580c0/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c580c0 .delay (10,10,10) L_0x1c580c0/d;
L_0x1c58180/d .functor NAND 1, L_0x1c57c50, L_0x1c580c0, C4<1>, C4<1>;
L_0x1c58180 .delay (20,20,20) L_0x1c58180/d;
L_0x1c582d0/d .functor NOT 1, L_0x1c58180, C4<0>, C4<0>, C4<0>;
L_0x1c582d0 .delay (10,10,10) L_0x1c582d0/d;
L_0x1c583c0/d .functor NOR 1, L_0x1c582d0, L_0x1c57f90, C4<0>, C4<0>;
L_0x1c583c0 .delay (20,20,20) L_0x1c583c0/d;
L_0x1c58560/d .functor NOT 1, L_0x1c583c0, C4<0>, C4<0>, C4<0>;
L_0x1c58560 .delay (10,10,10) L_0x1c58560/d;
v0x1b68880_0 .net "and_in0ncom", 0 0, L_0x1c582d0; 1 drivers
v0x1b68900_0 .net "and_in1com", 0 0, L_0x1c57f90; 1 drivers
v0x1b68980_0 .alias "in0", 0 0, v0x1b68f40_0;
v0x1b68a00_0 .alias "in1", 0 0, v0x1b68fc0_0;
v0x1b68a80_0 .net "nand_in0ncom", 0 0, L_0x1c58180; 1 drivers
v0x1b68b00_0 .net "nand_in1com", 0 0, L_0x1c57ed0; 1 drivers
v0x1b68b80_0 .net "ncom", 0 0, L_0x1c580c0; 1 drivers
v0x1b68c00_0 .net "nor_wire", 0 0, L_0x1c583c0; 1 drivers
v0x1b68cd0_0 .alias "result", 0 0, v0x1b6c710_0;
v0x1b68da0_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b660b0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b65fc0;
 .timescale 0 0;
v0x1b67ef0_0 .alias "in0", 0 0, v0x1b6c480_0;
v0x1b67fa0_0 .alias "in1", 0 0, v0x1b6c820_0;
v0x1b68050_0 .alias "in2", 0 0, v0x1b6c590_0;
v0x1b68100_0 .alias "in3", 0 0, v0x1b6c710_0;
v0x1b681e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b68290_0 .alias "result", 0 0, v0x1b6c2d0_0;
v0x1b68310_0 .net "sel0", 0 0, L_0x1c5a680; 1 drivers
v0x1b68390_0 .net "sel1", 0 0, L_0x1c5a720; 1 drivers
v0x1b68410_0 .net "sel2", 0 0, L_0x1c5a850; 1 drivers
v0x1b684c0_0 .net "w0", 0 0, L_0x1c58d20; 1 drivers
v0x1b685a0_0 .net "w1", 0 0, L_0x1c594a0; 1 drivers
v0x1b68620_0 .net "w2", 0 0, L_0x1c59cf0; 1 drivers
S_0x1b67770 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b660b0;
 .timescale 0 0;
L_0x1c58690/d .functor NAND 1, L_0x1c570c0, L_0x1c5a680, C4<1>, C4<1>;
L_0x1c58690 .delay (20,20,20) L_0x1c58690/d;
L_0x1c58750/d .functor NOT 1, L_0x1c58690, C4<0>, C4<0>, C4<0>;
L_0x1c58750 .delay (10,10,10) L_0x1c58750/d;
L_0x1c58880/d .functor NOT 1, L_0x1c5a680, C4<0>, C4<0>, C4<0>;
L_0x1c58880 .delay (10,10,10) L_0x1c58880/d;
L_0x1c589d0/d .functor NAND 1, L_0x1c56360, L_0x1c58880, C4<1>, C4<1>;
L_0x1c589d0 .delay (20,20,20) L_0x1c589d0/d;
L_0x1c58a90/d .functor NOT 1, L_0x1c589d0, C4<0>, C4<0>, C4<0>;
L_0x1c58a90 .delay (10,10,10) L_0x1c58a90/d;
L_0x1c58b80/d .functor NOR 1, L_0x1c58a90, L_0x1c58750, C4<0>, C4<0>;
L_0x1c58b80 .delay (20,20,20) L_0x1c58b80/d;
L_0x1c58d20/d .functor NOT 1, L_0x1c58b80, C4<0>, C4<0>, C4<0>;
L_0x1c58d20 .delay (10,10,10) L_0x1c58d20/d;
v0x1b67860_0 .net "and_in0ncom", 0 0, L_0x1c58a90; 1 drivers
v0x1b67920_0 .net "and_in1com", 0 0, L_0x1c58750; 1 drivers
v0x1b679c0_0 .alias "in0", 0 0, v0x1b6c480_0;
v0x1b67a60_0 .alias "in1", 0 0, v0x1b6c820_0;
v0x1b67ae0_0 .net "nand_in0ncom", 0 0, L_0x1c589d0; 1 drivers
v0x1b67b80_0 .net "nand_in1com", 0 0, L_0x1c58690; 1 drivers
v0x1b67c20_0 .net "ncom", 0 0, L_0x1c58880; 1 drivers
v0x1b67cc0_0 .net "nor_wire", 0 0, L_0x1c58b80; 1 drivers
v0x1b67d60_0 .alias "result", 0 0, v0x1b684c0_0;
v0x1b67de0_0 .alias "sel0", 0 0, v0x1b68310_0;
S_0x1b67020 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b660b0;
 .timescale 0 0;
L_0x1c58e50/d .functor NAND 1, L_0x1c58560, L_0x1c5a680, C4<1>, C4<1>;
L_0x1c58e50 .delay (20,20,20) L_0x1c58e50/d;
L_0x1c58f10/d .functor NOT 1, L_0x1c58e50, C4<0>, C4<0>, C4<0>;
L_0x1c58f10 .delay (10,10,10) L_0x1c58f10/d;
L_0x1c59040/d .functor NOT 1, L_0x1c5a680, C4<0>, C4<0>, C4<0>;
L_0x1c59040 .delay (10,10,10) L_0x1c59040/d;
L_0x1c59100/d .functor NAND 1, L_0x1c57b20, L_0x1c59040, C4<1>, C4<1>;
L_0x1c59100 .delay (20,20,20) L_0x1c59100/d;
L_0x1c59210/d .functor NOT 1, L_0x1c59100, C4<0>, C4<0>, C4<0>;
L_0x1c59210 .delay (10,10,10) L_0x1c59210/d;
L_0x1c59300/d .functor NOR 1, L_0x1c59210, L_0x1c58f10, C4<0>, C4<0>;
L_0x1c59300 .delay (20,20,20) L_0x1c59300/d;
L_0x1c594a0/d .functor NOT 1, L_0x1c59300, C4<0>, C4<0>, C4<0>;
L_0x1c594a0 .delay (10,10,10) L_0x1c594a0/d;
v0x1b67110_0 .net "and_in0ncom", 0 0, L_0x1c59210; 1 drivers
v0x1b671d0_0 .net "and_in1com", 0 0, L_0x1c58f10; 1 drivers
v0x1b67270_0 .alias "in0", 0 0, v0x1b6c590_0;
v0x1b67310_0 .alias "in1", 0 0, v0x1b6c710_0;
v0x1b67390_0 .net "nand_in0ncom", 0 0, L_0x1c59100; 1 drivers
v0x1b67430_0 .net "nand_in1com", 0 0, L_0x1c58e50; 1 drivers
v0x1b674d0_0 .net "ncom", 0 0, L_0x1c59040; 1 drivers
v0x1b67570_0 .net "nor_wire", 0 0, L_0x1c59300; 1 drivers
v0x1b67610_0 .alias "result", 0 0, v0x1b685a0_0;
v0x1b67690_0 .alias "sel0", 0 0, v0x1b68310_0;
S_0x1b668d0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b660b0;
 .timescale 0 0;
L_0x1c595d0/d .functor NAND 1, L_0x1c594a0, L_0x1c5a720, C4<1>, C4<1>;
L_0x1c595d0 .delay (20,20,20) L_0x1c595d0/d;
L_0x1c59720/d .functor NOT 1, L_0x1c595d0, C4<0>, C4<0>, C4<0>;
L_0x1c59720 .delay (10,10,10) L_0x1c59720/d;
L_0x1c59850/d .functor NOT 1, L_0x1c5a720, C4<0>, C4<0>, C4<0>;
L_0x1c59850 .delay (10,10,10) L_0x1c59850/d;
L_0x1c59910/d .functor NAND 1, L_0x1c58d20, L_0x1c59850, C4<1>, C4<1>;
L_0x1c59910 .delay (20,20,20) L_0x1c59910/d;
L_0x1c59a60/d .functor NOT 1, L_0x1c59910, C4<0>, C4<0>, C4<0>;
L_0x1c59a60 .delay (10,10,10) L_0x1c59a60/d;
L_0x1c59b50/d .functor NOR 1, L_0x1c59a60, L_0x1c59720, C4<0>, C4<0>;
L_0x1c59b50 .delay (20,20,20) L_0x1c59b50/d;
L_0x1c59cf0/d .functor NOT 1, L_0x1c59b50, C4<0>, C4<0>, C4<0>;
L_0x1c59cf0 .delay (10,10,10) L_0x1c59cf0/d;
v0x1b669c0_0 .net "and_in0ncom", 0 0, L_0x1c59a60; 1 drivers
v0x1b66a80_0 .net "and_in1com", 0 0, L_0x1c59720; 1 drivers
v0x1b66b20_0 .alias "in0", 0 0, v0x1b684c0_0;
v0x1b66bc0_0 .alias "in1", 0 0, v0x1b685a0_0;
v0x1b66c40_0 .net "nand_in0ncom", 0 0, L_0x1c59910; 1 drivers
v0x1b66ce0_0 .net "nand_in1com", 0 0, L_0x1c595d0; 1 drivers
v0x1b66d80_0 .net "ncom", 0 0, L_0x1c59850; 1 drivers
v0x1b66e20_0 .net "nor_wire", 0 0, L_0x1c59b50; 1 drivers
v0x1b66ec0_0 .alias "result", 0 0, v0x1b68620_0;
v0x1b66f40_0 .alias "sel0", 0 0, v0x1b68390_0;
S_0x1b661a0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b660b0;
 .timescale 0 0;
L_0x1c59e20/d .functor NAND 1, C4<0>, L_0x1c5a850, C4<1>, C4<1>;
L_0x1c59e20 .delay (20,20,20) L_0x1c59e20/d;
L_0x1c59f80/d .functor NOT 1, L_0x1c59e20, C4<0>, C4<0>, C4<0>;
L_0x1c59f80 .delay (10,10,10) L_0x1c59f80/d;
L_0x1c5a0b0/d .functor NOT 1, L_0x1c5a850, C4<0>, C4<0>, C4<0>;
L_0x1c5a0b0 .delay (10,10,10) L_0x1c5a0b0/d;
L_0x1c5a170/d .functor NAND 1, L_0x1c59cf0, L_0x1c5a0b0, C4<1>, C4<1>;
L_0x1c5a170 .delay (20,20,20) L_0x1c5a170/d;
L_0x1c5a2c0/d .functor NOT 1, L_0x1c5a170, C4<0>, C4<0>, C4<0>;
L_0x1c5a2c0 .delay (10,10,10) L_0x1c5a2c0/d;
L_0x1c5a3b0/d .functor NOR 1, L_0x1c5a2c0, L_0x1c59f80, C4<0>, C4<0>;
L_0x1c5a3b0 .delay (20,20,20) L_0x1c5a3b0/d;
L_0x1c5a550/d .functor NOT 1, L_0x1c5a3b0, C4<0>, C4<0>, C4<0>;
L_0x1c5a550 .delay (10,10,10) L_0x1c5a550/d;
v0x1b66290_0 .net "and_in0ncom", 0 0, L_0x1c5a2c0; 1 drivers
v0x1b66310_0 .net "and_in1com", 0 0, L_0x1c59f80; 1 drivers
v0x1b663b0_0 .alias "in0", 0 0, v0x1b68620_0;
v0x1b66450_0 .alias "in1", 0 0, v0x1b681e0_0;
v0x1b664d0_0 .net "nand_in0ncom", 0 0, L_0x1c5a170; 1 drivers
v0x1b66570_0 .net "nand_in1com", 0 0, L_0x1c59e20; 1 drivers
v0x1b66650_0 .net "ncom", 0 0, L_0x1c5a0b0; 1 drivers
v0x1b666f0_0 .net "nor_wire", 0 0, L_0x1c5a3b0; 1 drivers
v0x1b66790_0 .alias "result", 0 0, v0x1b6c2d0_0;
v0x1b66830_0 .alias "sel0", 0 0, v0x1b68410_0;
S_0x188fcd0 .scope generate, "ALU4[2]" "ALU4[2]" 2 114, 2 114, S_0x1a1d770;
 .timescale 0 0;
P_0x17ec078 .param/l "i" 2 114, +C4<010>;
S_0x1b4b600 .scope module, "_alu" "ALU_1bit" 2 115, 2 16, S_0x188fcd0;
 .timescale 0 0;
L_0x1c5ae40/d .functor NOT 1, L_0x1c60990, C4<0>, C4<0>, C4<0>;
L_0x1c5ae40 .delay (10,10,10) L_0x1c5ae40/d;
v0x1b65350_0 .net "carryin", 0 0, L_0x1c60a80; 1 drivers
v0x1b653f0_0 .net "carryout", 0 0, L_0x1c5c780; 1 drivers
v0x1b65470_0 .alias "invertB", 0 0, v0x1b7c780_0;
v0x1b654f0_0 .alias "muxIndex", 2 0, v0x1b7c800_0;
v0x1b65570_0 .net "notB", 0 0, L_0x1c5ae40; 1 drivers
v0x1b655f0_0 .net "operandA", 0 0, L_0x1c608f0; 1 drivers
v0x1b65670_0 .net "operandB", 0 0, L_0x1c60990; 1 drivers
v0x1b65780_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b65890_0 .net "result", 0 0, L_0x1c60270; 1 drivers
v0x1b65910_0 .net "trueB", 0 0, L_0x1c5b5c0; 1 drivers
v0x1b659f0_0 .net "wAddSub", 0 0, L_0x1c5c0e0; 1 drivers
v0x1b65b00_0 .net "wNandAnd", 0 0, L_0x1c5d840; 1 drivers
v0x1b65c80_0 .net "wNorOr", 0 0, L_0x1c5e280; 1 drivers
v0x1b65d90_0 .net "wXor", 0 0, L_0x1c5cde0; 1 drivers
L_0x1c603a0 .part v0x1b7c250_0, 0, 1;
L_0x1c60440 .part v0x1b7c250_0, 1, 1;
L_0x1c60570 .part v0x1b7c250_0, 2, 1;
S_0x1b64bb0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b4b600;
 .timescale 0 0;
L_0x1c5aee0/d .functor NAND 1, L_0x1c5ae40, v0x1b7c1d0_0, C4<1>, C4<1>;
L_0x1c5aee0 .delay (20,20,20) L_0x1c5aee0/d;
L_0x1c5af80/d .functor NOT 1, L_0x1c5aee0, C4<0>, C4<0>, C4<0>;
L_0x1c5af80 .delay (10,10,10) L_0x1c5af80/d;
L_0x1c5b060/d .functor NOT 1, v0x1b7c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b060 .delay (10,10,10) L_0x1c5b060/d;
L_0x1b7b560/d .functor NAND 1, L_0x1c60990, L_0x1c5b060, C4<1>, C4<1>;
L_0x1b7b560 .delay (20,20,20) L_0x1b7b560/d;
L_0x1c5b330/d .functor NOT 1, L_0x1b7b560, C4<0>, C4<0>, C4<0>;
L_0x1c5b330 .delay (10,10,10) L_0x1c5b330/d;
L_0x1c5b420/d .functor NOR 1, L_0x1c5b330, L_0x1c5af80, C4<0>, C4<0>;
L_0x1c5b420 .delay (20,20,20) L_0x1c5b420/d;
L_0x1c5b5c0/d .functor NOT 1, L_0x1c5b420, C4<0>, C4<0>, C4<0>;
L_0x1c5b5c0 .delay (10,10,10) L_0x1c5b5c0/d;
v0x1b64ca0_0 .net "and_in0ncom", 0 0, L_0x1c5b330; 1 drivers
v0x1b64d60_0 .net "and_in1com", 0 0, L_0x1c5af80; 1 drivers
v0x1b64e00_0 .alias "in0", 0 0, v0x1b65670_0;
v0x1b64e80_0 .alias "in1", 0 0, v0x1b65570_0;
v0x1b64f00_0 .net "nand_in0ncom", 0 0, L_0x1b7b560; 1 drivers
v0x1b64fa0_0 .net "nand_in1com", 0 0, L_0x1c5aee0; 1 drivers
v0x1b65040_0 .net "ncom", 0 0, L_0x1c5b060; 1 drivers
v0x1b650e0_0 .net "nor_wire", 0 0, L_0x1c5b420; 1 drivers
v0x1b65180_0 .alias "result", 0 0, v0x1b65910_0;
v0x1b65250_0 .alias "sel0", 0 0, v0x1b7c780_0;
S_0x1b63870 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b4b600;
 .timescale 0 0;
L_0x1c5c1f0/d .functor NAND 1, L_0x1c608f0, L_0x1c5b5c0, C4<1>, C4<1>;
L_0x1c5c1f0 .delay (20,20,20) L_0x1c5c1f0/d;
L_0x1c5c360/d .functor NOT 1, L_0x1c5c1f0, C4<0>, C4<0>, C4<0>;
L_0x1c5c360 .delay (10,10,10) L_0x1c5c360/d;
L_0x1c5c470/d .functor NAND 1, L_0x1c60a80, L_0x1c5bb40, C4<1>, C4<1>;
L_0x1c5c470 .delay (20,20,20) L_0x1c5c470/d;
L_0x1c5c530/d .functor NOT 1, L_0x1c5c470, C4<0>, C4<0>, C4<0>;
L_0x1c5c530 .delay (10,10,10) L_0x1c5c530/d;
L_0x1c5c640/d .functor NOR 1, L_0x1c5c530, L_0x1c5c360, C4<0>, C4<0>;
L_0x1c5c640 .delay (20,20,20) L_0x1c5c640/d;
L_0x1c5c780/d .functor NOT 1, L_0x1c5c640, C4<0>, C4<0>, C4<0>;
L_0x1c5c780 .delay (10,10,10) L_0x1c5c780/d;
v0x1b64450_0 .net "And_AB", 0 0, L_0x1c5c360; 1 drivers
v0x1b644f0_0 .net "And_XorAB_C", 0 0, L_0x1c5c530; 1 drivers
v0x1b64590_0 .net "Nand_AB", 0 0, L_0x1c5c1f0; 1 drivers
v0x1b64630_0 .net "Nand_XorAB_C", 0 0, L_0x1c5c470; 1 drivers
v0x1b646b0_0 .net "Xor_AB", 0 0, L_0x1c5bb40; 1 drivers
v0x1b64780_0 .alias "a", 0 0, v0x1b655f0_0;
v0x1b648d0_0 .alias "b", 0 0, v0x1b65910_0;
v0x1b64950_0 .alias "carryin", 0 0, v0x1b65350_0;
v0x1b649d0_0 .alias "carryout", 0 0, v0x1b653f0_0;
v0x1b64a50_0 .net "nco", 0 0, L_0x1c5c640; 1 drivers
v0x1b64b30_0 .alias "sum", 0 0, v0x1b659f0_0;
S_0x1b63f00 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b63870;
 .timescale 0 0;
L_0x1c5b730/d .functor NAND 1, L_0x1c608f0, L_0x1c5b5c0, C4<1>, C4<1>;
L_0x1c5b730 .delay (20,20,20) L_0x1c5b730/d;
L_0x1c5b7f0/d .functor NOR 1, L_0x1c608f0, L_0x1c5b5c0, C4<0>, C4<0>;
L_0x1c5b7f0 .delay (20,20,20) L_0x1c5b7f0/d;
L_0x1c5b8d0/d .functor NOT 1, L_0x1c5b7f0, C4<0>, C4<0>, C4<0>;
L_0x1c5b8d0 .delay (10,10,10) L_0x1c5b8d0/d;
L_0x1c5b9e0/d .functor NAND 1, L_0x1c5b8d0, L_0x1c5b730, C4<1>, C4<1>;
L_0x1c5b9e0 .delay (20,20,20) L_0x1c5b9e0/d;
L_0x1c5bb40/d .functor NOT 1, L_0x1c5b9e0, C4<0>, C4<0>, C4<0>;
L_0x1c5bb40 .delay (10,10,10) L_0x1c5bb40/d;
v0x1b63ff0_0 .alias "a", 0 0, v0x1b655f0_0;
v0x1b64090_0 .alias "b", 0 0, v0x1b65910_0;
v0x1b64130_0 .net "nand_ab", 0 0, L_0x1c5b730; 1 drivers
v0x1b641d0_0 .net "nor_ab", 0 0, L_0x1c5b7f0; 1 drivers
v0x1b64250_0 .net "nxor_ab", 0 0, L_0x1c5b9e0; 1 drivers
v0x1b642f0_0 .net "or_ab", 0 0, L_0x1c5b8d0; 1 drivers
v0x1b643d0_0 .alias "result", 0 0, v0x1b646b0_0;
S_0x1b63960 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b63870;
 .timescale 0 0;
L_0x1c5bc50/d .functor NAND 1, L_0x1c5bb40, L_0x1c60a80, C4<1>, C4<1>;
L_0x1c5bc50 .delay (20,20,20) L_0x1c5bc50/d;
L_0x1c5bda0/d .functor NOR 1, L_0x1c5bb40, L_0x1c60a80, C4<0>, C4<0>;
L_0x1c5bda0 .delay (20,20,20) L_0x1c5bda0/d;
L_0x1c5bf10/d .functor NOT 1, L_0x1c5bda0, C4<0>, C4<0>, C4<0>;
L_0x1c5bf10 .delay (10,10,10) L_0x1c5bf10/d;
L_0x1c5bfd0/d .functor NAND 1, L_0x1c5bf10, L_0x1c5bc50, C4<1>, C4<1>;
L_0x1c5bfd0 .delay (20,20,20) L_0x1c5bfd0/d;
L_0x1c5c0e0/d .functor NOT 1, L_0x1c5bfd0, C4<0>, C4<0>, C4<0>;
L_0x1c5c0e0 .delay (10,10,10) L_0x1c5c0e0/d;
v0x1b63a50_0 .alias "a", 0 0, v0x1b646b0_0;
v0x1b63af0_0 .alias "b", 0 0, v0x1b65350_0;
v0x1b63b90_0 .net "nand_ab", 0 0, L_0x1c5bc50; 1 drivers
v0x1b63c30_0 .net "nor_ab", 0 0, L_0x1c5bda0; 1 drivers
v0x1b63cb0_0 .net "nxor_ab", 0 0, L_0x1c5bfd0; 1 drivers
v0x1b63d50_0 .net "or_ab", 0 0, L_0x1c5bf10; 1 drivers
v0x1b63e30_0 .alias "result", 0 0, v0x1b659f0_0;
S_0x1b632d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b4b600;
 .timescale 0 0;
L_0x1c5c940/d .functor NAND 1, L_0x1c608f0, L_0x1c60990, C4<1>, C4<1>;
L_0x1c5c940 .delay (20,20,20) L_0x1c5c940/d;
L_0x1c5ca00/d .functor NOR 1, L_0x1c608f0, L_0x1c60990, C4<0>, C4<0>;
L_0x1c5ca00 .delay (20,20,20) L_0x1c5ca00/d;
L_0x1c5cb90/d .functor NOT 1, L_0x1c5ca00, C4<0>, C4<0>, C4<0>;
L_0x1c5cb90 .delay (10,10,10) L_0x1c5cb90/d;
L_0x1c5cc80/d .functor NAND 1, L_0x1c5cb90, L_0x1c5c940, C4<1>, C4<1>;
L_0x1c5cc80 .delay (20,20,20) L_0x1c5cc80/d;
L_0x1c5cde0/d .functor NOT 1, L_0x1c5cc80, C4<0>, C4<0>, C4<0>;
L_0x1c5cde0 .delay (10,10,10) L_0x1c5cde0/d;
v0x1b633c0_0 .alias "a", 0 0, v0x1b655f0_0;
v0x1b63490_0 .alias "b", 0 0, v0x1b65670_0;
v0x1b63560_0 .net "nand_ab", 0 0, L_0x1c5c940; 1 drivers
v0x1b635e0_0 .net "nor_ab", 0 0, L_0x1c5ca00; 1 drivers
v0x1b63660_0 .net "nxor_ab", 0 0, L_0x1c5cc80; 1 drivers
v0x1b636e0_0 .net "or_ab", 0 0, L_0x1c5cb90; 1 drivers
v0x1b637a0_0 .alias "result", 0 0, v0x1b65d90_0;
S_0x1b62700 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b4b600;
 .timescale 0 0;
L_0x1c5cf30/d .functor NAND 1, L_0x1c608f0, L_0x1c60990, C4<1>, C4<1>;
L_0x1c5cf30 .delay (20,20,20) L_0x1c5cf30/d;
L_0x1c5d060/d .functor NOT 1, L_0x1c5cf30, C4<0>, C4<0>, C4<0>;
L_0x1c5d060 .delay (10,10,10) L_0x1c5d060/d;
v0x1b62f50_0 .alias "a", 0 0, v0x1b655f0_0;
v0x1b62ff0_0 .net "and_ab", 0 0, L_0x1c5d060; 1 drivers
v0x1b63070_0 .alias "b", 0 0, v0x1b65670_0;
v0x1b630f0_0 .net "nand_ab", 0 0, L_0x1c5cf30; 1 drivers
v0x1b631d0_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b63250_0 .alias "result", 0 0, v0x1b65b00_0;
S_0x1b627f0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b62700;
 .timescale 0 0;
L_0x1c5d1b0/d .functor NAND 1, L_0x1c5d060, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c5d1b0 .delay (20,20,20) L_0x1c5d1b0/d;
L_0x1c5d270/d .functor NOT 1, L_0x1c5d1b0, C4<0>, C4<0>, C4<0>;
L_0x1c5d270 .delay (10,10,10) L_0x1c5d270/d;
L_0x1c5d3a0/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5d3a0 .delay (10,10,10) L_0x1c5d3a0/d;
L_0x1c5d460/d .functor NAND 1, L_0x1c5cf30, L_0x1c5d3a0, C4<1>, C4<1>;
L_0x1c5d460 .delay (20,20,20) L_0x1c5d460/d;
L_0x1c5d5b0/d .functor NOT 1, L_0x1c5d460, C4<0>, C4<0>, C4<0>;
L_0x1c5d5b0 .delay (10,10,10) L_0x1c5d5b0/d;
L_0x1c5d6a0/d .functor NOR 1, L_0x1c5d5b0, L_0x1c5d270, C4<0>, C4<0>;
L_0x1c5d6a0 .delay (20,20,20) L_0x1c5d6a0/d;
L_0x1c5d840/d .functor NOT 1, L_0x1c5d6a0, C4<0>, C4<0>, C4<0>;
L_0x1c5d840 .delay (10,10,10) L_0x1c5d840/d;
v0x1b628e0_0 .net "and_in0ncom", 0 0, L_0x1c5d5b0; 1 drivers
v0x1b62960_0 .net "and_in1com", 0 0, L_0x1c5d270; 1 drivers
v0x1b629e0_0 .alias "in0", 0 0, v0x1b630f0_0;
v0x1b62a60_0 .alias "in1", 0 0, v0x1b62ff0_0;
v0x1b62ae0_0 .net "nand_in0ncom", 0 0, L_0x1c5d460; 1 drivers
v0x1b62b80_0 .net "nand_in1com", 0 0, L_0x1c5d1b0; 1 drivers
v0x1b62c60_0 .net "ncom", 0 0, L_0x1c5d3a0; 1 drivers
v0x1b62d00_0 .net "nor_wire", 0 0, L_0x1c5d6a0; 1 drivers
v0x1b62da0_0 .alias "result", 0 0, v0x1b65b00_0;
v0x1b62e70_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b61c40 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b4b600;
 .timescale 0 0;
L_0x1c5d970/d .functor NOR 1, L_0x1c608f0, L_0x1c60990, C4<0>, C4<0>;
L_0x1c5d970 .delay (20,20,20) L_0x1c5d970/d;
L_0x1c5daa0/d .functor NOT 1, L_0x1c5d970, C4<0>, C4<0>, C4<0>;
L_0x1c5daa0 .delay (10,10,10) L_0x1c5daa0/d;
v0x1b623c0_0 .alias "a", 0 0, v0x1b655f0_0;
v0x1b62460_0 .alias "b", 0 0, v0x1b65670_0;
v0x1b62500_0 .net "nor_ab", 0 0, L_0x1c5d970; 1 drivers
v0x1b62580_0 .net "or_ab", 0 0, L_0x1c5daa0; 1 drivers
v0x1b62600_0 .alias "othercontrolsignal", 0 0, v0x1b7c980_0;
v0x1b62680_0 .alias "result", 0 0, v0x1b65c80_0;
S_0x1b61d30 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b61c40;
 .timescale 0 0;
L_0x1c5dbf0/d .functor NAND 1, L_0x1c5daa0, v0x1b7c360_0, C4<1>, C4<1>;
L_0x1c5dbf0 .delay (20,20,20) L_0x1c5dbf0/d;
L_0x1c5dcb0/d .functor NOT 1, L_0x1c5dbf0, C4<0>, C4<0>, C4<0>;
L_0x1c5dcb0 .delay (10,10,10) L_0x1c5dcb0/d;
L_0x1c5dde0/d .functor NOT 1, v0x1b7c360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5dde0 .delay (10,10,10) L_0x1c5dde0/d;
L_0x1c5dea0/d .functor NAND 1, L_0x1c5d970, L_0x1c5dde0, C4<1>, C4<1>;
L_0x1c5dea0 .delay (20,20,20) L_0x1c5dea0/d;
L_0x1c5dff0/d .functor NOT 1, L_0x1c5dea0, C4<0>, C4<0>, C4<0>;
L_0x1c5dff0 .delay (10,10,10) L_0x1c5dff0/d;
L_0x1c5e0e0/d .functor NOR 1, L_0x1c5dff0, L_0x1c5dcb0, C4<0>, C4<0>;
L_0x1c5e0e0 .delay (20,20,20) L_0x1c5e0e0/d;
L_0x1c5e280/d .functor NOT 1, L_0x1c5e0e0, C4<0>, C4<0>, C4<0>;
L_0x1c5e280 .delay (10,10,10) L_0x1c5e280/d;
v0x1b61e20_0 .net "and_in0ncom", 0 0, L_0x1c5dff0; 1 drivers
v0x1b61ea0_0 .net "and_in1com", 0 0, L_0x1c5dcb0; 1 drivers
v0x1b61f20_0 .alias "in0", 0 0, v0x1b62500_0;
v0x1b61fa0_0 .alias "in1", 0 0, v0x1b62580_0;
v0x1b62020_0 .net "nand_in0ncom", 0 0, L_0x1c5dea0; 1 drivers
v0x1b620a0_0 .net "nand_in1com", 0 0, L_0x1c5dbf0; 1 drivers
v0x1b62120_0 .net "ncom", 0 0, L_0x1c5dde0; 1 drivers
v0x1b621a0_0 .net "nor_wire", 0 0, L_0x1c5e0e0; 1 drivers
v0x1b62270_0 .alias "result", 0 0, v0x1b65c80_0;
v0x1b62340_0 .alias "sel0", 0 0, v0x1b7c980_0;
S_0x1b492e0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b4b600;
 .timescale 0 0;
v0x1b61330_0 .alias "in0", 0 0, v0x1b659f0_0;
v0x1b613e0_0 .alias "in1", 0 0, v0x1b65d90_0;
v0x1b61490_0 .alias "in2", 0 0, v0x1b65b00_0;
v0x1b61540_0 .alias "in3", 0 0, v0x1b65c80_0;
v0x1b61620_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b616d0_0 .alias "result", 0 0, v0x1b65890_0;
v0x1b61750_0 .net "sel0", 0 0, L_0x1c603a0; 1 drivers
v0x1b617d0_0 .net "sel1", 0 0, L_0x1c60440; 1 drivers
v0x1b618a0_0 .net "sel2", 0 0, L_0x1c60570; 1 drivers
v0x1b61950_0 .net "w0", 0 0, L_0x1c5ea40; 1 drivers
v0x1b61a30_0 .net "w1", 0 0, L_0x1c5f1c0; 1 drivers
v0x1b61b00_0 .net "w2", 0 0, L_0x1c5fa10; 1 drivers
S_0x1b60b80 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b492e0;
 .timescale 0 0;
L_0x1c5e3b0/d .functor NAND 1, L_0x1c5cde0, L_0x1c603a0, C4<1>, C4<1>;
L_0x1c5e3b0 .delay (20,20,20) L_0x1c5e3b0/d;
L_0x1c5e470/d .functor NOT 1, L_0x1c5e3b0, C4<0>, C4<0>, C4<0>;
L_0x1c5e470 .delay (10,10,10) L_0x1c5e470/d;
L_0x1c5e5a0/d .functor NOT 1, L_0x1c603a0, C4<0>, C4<0>, C4<0>;
L_0x1c5e5a0 .delay (10,10,10) L_0x1c5e5a0/d;
L_0x1c5e6f0/d .functor NAND 1, L_0x1c5c0e0, L_0x1c5e5a0, C4<1>, C4<1>;
L_0x1c5e6f0 .delay (20,20,20) L_0x1c5e6f0/d;
L_0x1c5e7b0/d .functor NOT 1, L_0x1c5e6f0, C4<0>, C4<0>, C4<0>;
L_0x1c5e7b0 .delay (10,10,10) L_0x1c5e7b0/d;
L_0x1c5e8a0/d .functor NOR 1, L_0x1c5e7b0, L_0x1c5e470, C4<0>, C4<0>;
L_0x1c5e8a0 .delay (20,20,20) L_0x1c5e8a0/d;
L_0x1c5ea40/d .functor NOT 1, L_0x1c5e8a0, C4<0>, C4<0>, C4<0>;
L_0x1c5ea40 .delay (10,10,10) L_0x1c5ea40/d;
v0x1b60c70_0 .net "and_in0ncom", 0 0, L_0x1c5e7b0; 1 drivers
v0x1b60d30_0 .net "and_in1com", 0 0, L_0x1c5e470; 1 drivers
v0x1b60dd0_0 .alias "in0", 0 0, v0x1b659f0_0;
v0x1b60e70_0 .alias "in1", 0 0, v0x1b65d90_0;
v0x1b60f20_0 .net "nand_in0ncom", 0 0, L_0x1c5e6f0; 1 drivers
v0x1b60fc0_0 .net "nand_in1com", 0 0, L_0x1c5e3b0; 1 drivers
v0x1b61060_0 .net "ncom", 0 0, L_0x1c5e5a0; 1 drivers
v0x1b61100_0 .net "nor_wire", 0 0, L_0x1c5e8a0; 1 drivers
v0x1b611a0_0 .alias "result", 0 0, v0x1b61950_0;
v0x1b61220_0 .alias "sel0", 0 0, v0x1b61750_0;
S_0x1b60400 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b492e0;
 .timescale 0 0;
L_0x1c5eb70/d .functor NAND 1, L_0x1c5e280, L_0x1c603a0, C4<1>, C4<1>;
L_0x1c5eb70 .delay (20,20,20) L_0x1c5eb70/d;
L_0x1c5ec30/d .functor NOT 1, L_0x1c5eb70, C4<0>, C4<0>, C4<0>;
L_0x1c5ec30 .delay (10,10,10) L_0x1c5ec30/d;
L_0x1c5ed60/d .functor NOT 1, L_0x1c603a0, C4<0>, C4<0>, C4<0>;
L_0x1c5ed60 .delay (10,10,10) L_0x1c5ed60/d;
L_0x1c5ee20/d .functor NAND 1, L_0x1c5d840, L_0x1c5ed60, C4<1>, C4<1>;
L_0x1c5ee20 .delay (20,20,20) L_0x1c5ee20/d;
L_0x1c5ef30/d .functor NOT 1, L_0x1c5ee20, C4<0>, C4<0>, C4<0>;
L_0x1c5ef30 .delay (10,10,10) L_0x1c5ef30/d;
L_0x1c5f020/d .functor NOR 1, L_0x1c5ef30, L_0x1c5ec30, C4<0>, C4<0>;
L_0x1c5f020 .delay (20,20,20) L_0x1c5f020/d;
L_0x1c5f1c0/d .functor NOT 1, L_0x1c5f020, C4<0>, C4<0>, C4<0>;
L_0x1c5f1c0 .delay (10,10,10) L_0x1c5f1c0/d;
v0x1b604f0_0 .net "and_in0ncom", 0 0, L_0x1c5ef30; 1 drivers
v0x1b605b0_0 .net "and_in1com", 0 0, L_0x1c5ec30; 1 drivers
v0x1b60650_0 .alias "in0", 0 0, v0x1b65b00_0;
v0x1b606f0_0 .alias "in1", 0 0, v0x1b65c80_0;
v0x1b607a0_0 .net "nand_in0ncom", 0 0, L_0x1c5ee20; 1 drivers
v0x1b60840_0 .net "nand_in1com", 0 0, L_0x1c5eb70; 1 drivers
v0x1b608e0_0 .net "ncom", 0 0, L_0x1c5ed60; 1 drivers
v0x1b60980_0 .net "nor_wire", 0 0, L_0x1c5f020; 1 drivers
v0x1b60a20_0 .alias "result", 0 0, v0x1b61a30_0;
v0x1b60aa0_0 .alias "sel0", 0 0, v0x1b61750_0;
S_0x1b5fcb0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b492e0;
 .timescale 0 0;
L_0x1c5f2f0/d .functor NAND 1, L_0x1c5f1c0, L_0x1c60440, C4<1>, C4<1>;
L_0x1c5f2f0 .delay (20,20,20) L_0x1c5f2f0/d;
L_0x1c5f440/d .functor NOT 1, L_0x1c5f2f0, C4<0>, C4<0>, C4<0>;
L_0x1c5f440 .delay (10,10,10) L_0x1c5f440/d;
L_0x1c5f570/d .functor NOT 1, L_0x1c60440, C4<0>, C4<0>, C4<0>;
L_0x1c5f570 .delay (10,10,10) L_0x1c5f570/d;
L_0x1c5f630/d .functor NAND 1, L_0x1c5ea40, L_0x1c5f570, C4<1>, C4<1>;
L_0x1c5f630 .delay (20,20,20) L_0x1c5f630/d;
L_0x1c5f780/d .functor NOT 1, L_0x1c5f630, C4<0>, C4<0>, C4<0>;
L_0x1c5f780 .delay (10,10,10) L_0x1c5f780/d;
L_0x1c5f870/d .functor NOR 1, L_0x1c5f780, L_0x1c5f440, C4<0>, C4<0>;
L_0x1c5f870 .delay (20,20,20) L_0x1c5f870/d;
L_0x1c5fa10/d .functor NOT 1, L_0x1c5f870, C4<0>, C4<0>, C4<0>;
L_0x1c5fa10 .delay (10,10,10) L_0x1c5fa10/d;
v0x1b5fda0_0 .net "and_in0ncom", 0 0, L_0x1c5f780; 1 drivers
v0x1b5fe60_0 .net "and_in1com", 0 0, L_0x1c5f440; 1 drivers
v0x1b5ff00_0 .alias "in0", 0 0, v0x1b61950_0;
v0x1b5ffa0_0 .alias "in1", 0 0, v0x1b61a30_0;
v0x1b60020_0 .net "nand_in0ncom", 0 0, L_0x1c5f630; 1 drivers
v0x1b600c0_0 .net "nand_in1com", 0 0, L_0x1c5f2f0; 1 drivers
v0x1b60160_0 .net "ncom", 0 0, L_0x1c5f570; 1 drivers
v0x1b60200_0 .net "nor_wire", 0 0, L_0x1c5f870; 1 drivers
v0x1b602a0_0 .alias "result", 0 0, v0x1b61b00_0;
v0x1b60320_0 .alias "sel0", 0 0, v0x1b617d0_0;
S_0x1b49070 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b492e0;
 .timescale 0 0;
L_0x1c5fb40/d .functor NAND 1, C4<0>, L_0x1c60570, C4<1>, C4<1>;
L_0x1c5fb40 .delay (20,20,20) L_0x1c5fb40/d;
L_0x1c5fca0/d .functor NOT 1, L_0x1c5fb40, C4<0>, C4<0>, C4<0>;
L_0x1c5fca0 .delay (10,10,10) L_0x1c5fca0/d;
L_0x1c5fdd0/d .functor NOT 1, L_0x1c60570, C4<0>, C4<0>, C4<0>;
L_0x1c5fdd0 .delay (10,10,10) L_0x1c5fdd0/d;
L_0x1c5fe90/d .functor NAND 1, L_0x1c5fa10, L_0x1c5fdd0, C4<1>, C4<1>;
L_0x1c5fe90 .delay (20,20,20) L_0x1c5fe90/d;
L_0x1c5ffe0/d .functor NOT 1, L_0x1c5fe90, C4<0>, C4<0>, C4<0>;
L_0x1c5ffe0 .delay (10,10,10) L_0x1c5ffe0/d;
L_0x1c600d0/d .functor NOR 1, L_0x1c5ffe0, L_0x1c5fca0, C4<0>, C4<0>;
L_0x1c600d0 .delay (20,20,20) L_0x1c600d0/d;
L_0x1c60270/d .functor NOT 1, L_0x1c600d0, C4<0>, C4<0>, C4<0>;
L_0x1c60270 .delay (10,10,10) L_0x1c60270/d;
v0x17f3210_0 .net "and_in0ncom", 0 0, L_0x1c5ffe0; 1 drivers
v0x1b5f610_0 .net "and_in1com", 0 0, L_0x1c5fca0; 1 drivers
v0x1b5f6b0_0 .alias "in0", 0 0, v0x1b61b00_0;
v0x1b5f750_0 .alias "in1", 0 0, v0x1b61620_0;
v0x1b5f800_0 .net "nand_in0ncom", 0 0, L_0x1c5fe90; 1 drivers
v0x1b5f8a0_0 .net "nand_in1com", 0 0, L_0x1c5fb40; 1 drivers
v0x1b5f980_0 .net "ncom", 0 0, L_0x1c5fdd0; 1 drivers
v0x1b5fa20_0 .net "nor_wire", 0 0, L_0x1c600d0; 1 drivers
v0x1b5fb10_0 .alias "result", 0 0, v0x1b65890_0;
v0x1b5fbb0_0 .alias "sel0", 0 0, v0x1b618a0_0;
S_0x1a255f0 .scope module, "test_alu_32bit" "test_alu_32bit" 6 7;
 .timescale 0 0;
v0x1c54c10_0 .net "carryout", 0 0, L_0x1d236a0; 1 drivers
v0x1c54e50_0 .var "command", 2 0;
v0x1c54ed0_0 .var "operandA", 31 0;
v0x1c54f50_0 .var "operandB", 31 0;
v0x1c54fd0_0 .net "overflow", 0 0, L_0x1d28890; 1 drivers
RS_0x7ff3b3e1db38/0/0 .resolv tri, L_0x1c748e0, L_0x1c7a300, L_0x1c7ff80, L_0x1c85c70;
RS_0x7ff3b3e1db38/0/4 .resolv tri, L_0x1c8b970, L_0x1c915a0, L_0x1c97140, L_0x1c9c930;
RS_0x7ff3b3e1db38/0/8 .resolv tri, L_0x1ca25c0, L_0x1ca8210, L_0x1c54290, L_0x1cb39a0;
RS_0x7ff3b3e1db38/0/12 .resolv tri, L_0x1cb94e0, L_0x1cbeff0, L_0x1cc4b50, L_0x1cbef50;
RS_0x7ff3b3e1db38/0/16 .resolv tri, L_0x1cd05c0, L_0x1ccaa30, L_0x1cdbb90, L_0x1cd61f0;
RS_0x7ff3b3e1db38/0/20 .resolv tri, L_0x1ce7330, L_0x1ce1750, L_0x1cf2b60, L_0x1cecf00;
RS_0x7ff3b3e1db38/0/24 .resolv tri, L_0x1cfedc0, L_0x1cf92e0, L_0x1d0a400, L_0x1d04990;
RS_0x7ff3b3e1db38/0/28 .resolv tri, L_0x1d15a40, L_0x1d0ff20, L_0x1cade00, L_0x1d2aeb0;
RS_0x7ff3b3e1db38/1/0 .resolv tri, RS_0x7ff3b3e1db38/0/0, RS_0x7ff3b3e1db38/0/4, RS_0x7ff3b3e1db38/0/8, RS_0x7ff3b3e1db38/0/12;
RS_0x7ff3b3e1db38/1/4 .resolv tri, RS_0x7ff3b3e1db38/0/16, RS_0x7ff3b3e1db38/0/20, RS_0x7ff3b3e1db38/0/24, RS_0x7ff3b3e1db38/0/28;
RS_0x7ff3b3e1db38 .resolv tri, RS_0x7ff3b3e1db38/1/0, RS_0x7ff3b3e1db38/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1c55050_0 .net8 "result", 31 0, RS_0x7ff3b3e1db38; 32 drivers
v0x1c550d0_0 .net "zero", 0 0, L_0x1d297e0; 1 drivers
S_0x1b7cf60 .scope module, "test" "ALU" 6 13, 2 42, S_0x1a255f0;
 .timescale 0 0;
L_0x1cc4d30 .functor NOT 1, L_0x1d21dd0, C4<0>, C4<0>, C4<0>;
L_0x1d297e0/d .functor NOR 1, L_0x1d298d0, C4<0>, C4<0>, C4<0>;
L_0x1d297e0 .delay (320,320,320) L_0x1d297e0/d;
v0x1bed7b0_0 .net *"_s225", 0 0, L_0x1d21dd0; 1 drivers
v0x1bed850_0 .net *"_s237", 0 0, L_0x1d298d0; 1 drivers
v0x1c54400_0 .alias "carryout", 0 0, v0x1c54c10_0;
v0x1c54480_0 .net "carryout_s", 0 0, L_0x1d29440; 1 drivers
v0x1c54500_0 .net "command", 2 0, v0x1c54e50_0; 1 drivers
RS_0x7ff3b3e1daa8/0/0 .resolv tri, L_0x1c74a30, L_0x1c7a470, L_0x1c80140, L_0x1c85e30;
RS_0x7ff3b3e1daa8/0/4 .resolv tri, L_0x1c8baa0, L_0x1c8bca0, L_0x1c972f0, L_0x1c97760;
RS_0x7ff3b3e1daa8/0/8 .resolv tri, L_0x1ca26f0, L_0x1ca2790, L_0x1cae370, L_0x1cae410;
RS_0x7ff3b3e1daa8/0/12 .resolv tri, L_0x1cb9610, L_0x1cb96b0, L_0x1cc4e00, L_0x1cc5510;
RS_0x7ff3b3e1daa8/0/16 .resolv tri, L_0x1cd06f0, L_0x1cd0790, L_0x1cdbcc0, L_0x1cdbd60;
RS_0x7ff3b3e1daa8/0/20 .resolv tri, L_0x1ce7460, L_0x1ce7500, L_0x1cf2c90, L_0x1cf2d30;
RS_0x7ff3b3e1daa8/0/24 .resolv tri, L_0x1cfeef0, L_0x1cfef90, L_0x1d0a530, L_0x1d0a5d0;
RS_0x7ff3b3e1daa8/0/28 .resolv tri, L_0x1d15b70, L_0x1d15c10, L_0x1d21880, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7ff3b3e1daa8/1/0 .resolv tri, RS_0x7ff3b3e1daa8/0/0, RS_0x7ff3b3e1daa8/0/4, RS_0x7ff3b3e1daa8/0/8, RS_0x7ff3b3e1daa8/0/12;
RS_0x7ff3b3e1daa8/1/4 .resolv tri, RS_0x7ff3b3e1daa8/0/16, RS_0x7ff3b3e1daa8/0/20, RS_0x7ff3b3e1daa8/0/24, RS_0x7ff3b3e1daa8/0/28;
RS_0x7ff3b3e1daa8 .resolv tri, RS_0x7ff3b3e1daa8/1/0, RS_0x7ff3b3e1daa8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1c54580_0 .net8 "int_carryout", 30 0, RS_0x7ff3b3e1daa8; 31 drivers
v0x1c54600_0 .net "invertB", 0 0, v0x1c53ef0_0; 1 drivers
v0x1c54680_0 .net "muxIndex", 2 0, v0x1c53f70_0; 1 drivers
v0x1c54700_0 .net "operandA", 31 0, v0x1c54ed0_0; 1 drivers
v0x1c54780_0 .net "operandB", 31 0, v0x1c54f50_0; 1 drivers
v0x1c54800_0 .net "othercontrolsignal", 0 0, v0x1bed730_0; 1 drivers
v0x1c54880_0 .alias "overflow", 0 0, v0x1c54fd0_0;
v0x1c54900_0 .alias "result", 31 0, v0x1c55050_0;
v0x1c54980_0 .net "resultFirst", 0 0, L_0x1d21410; 1 drivers
v0x1c54b10_0 .net "sltValue", 0 0, L_0x1d2a590; 1 drivers
v0x1c54b90_0 .net "sub_b", 0 0, L_0x1cc4d30; 1 drivers
v0x1c54a00_0 .net "sub_sumleft", 0 0, L_0x1d28d90; 1 drivers
v0x1c54ca0_0 .alias "zero", 0 0, v0x1c550d0_0;
L_0x1c748e0 .part/pv L_0x1c74470, 1, 1, 32;
L_0x1c74a30 .part/pv L_0x1c70980, 1, 1, 31;
L_0x1c74ad0 .part v0x1c54ed0_0, 1, 1;
L_0x1c74b70 .part v0x1c54f50_0, 1, 1;
L_0x1c74c10 .part RS_0x7ff3b3e1daa8, 0, 1;
L_0x1c7a300 .part/pv L_0x1c79e50, 2, 1, 32;
L_0x1c7a470 .part/pv L_0x1c76640, 2, 1, 31;
L_0x1c7a510 .part v0x1c54ed0_0, 2, 1;
L_0x1c7a5b0 .part v0x1c54f50_0, 2, 1;
L_0x1c7a650 .part RS_0x7ff3b3e1daa8, 1, 1;
L_0x1c7ff80 .part/pv L_0x1c7fb10, 3, 1, 32;
L_0x1c80140 .part/pv L_0x1c7c020, 3, 1, 31;
L_0x1c80250 .part v0x1c54ed0_0, 3, 1;
L_0x1c80380 .part v0x1c54f50_0, 3, 1;
L_0x1c80530 .part RS_0x7ff3b3e1daa8, 2, 1;
L_0x1c85c70 .part/pv L_0x1c85800, 4, 1, 32;
L_0x1c85e30 .part/pv L_0x1c81d10, 4, 1, 31;
L_0x1c85ed0 .part v0x1c54ed0_0, 4, 1;
L_0x1c86010 .part v0x1c54f50_0, 4, 1;
L_0x1c860b0 .part RS_0x7ff3b3e1daa8, 3, 1;
L_0x1c8b970 .part/pv L_0x1c8b500, 5, 1, 32;
L_0x1c8baa0 .part/pv L_0x1c87a10, 5, 1, 31;
L_0x1c86260 .part v0x1c54ed0_0, 5, 1;
L_0x1c8bc00 .part v0x1c54f50_0, 5, 1;
L_0x1c8bb40 .part RS_0x7ff3b3e1daa8, 4, 1;
L_0x1c915a0 .part/pv L_0x1c910d0, 6, 1, 32;
L_0x1c8bca0 .part/pv L_0x1c8d5e0, 6, 1, 31;
L_0x1c917b0 .part v0x1c54ed0_0, 6, 1;
L_0x1c916d0 .part v0x1c54f50_0, 6, 1;
L_0x1c91940 .part RS_0x7ff3b3e1daa8, 5, 1;
L_0x1c97140 .part/pv L_0x1c96cd0, 7, 1, 32;
L_0x1c972f0 .part/pv L_0x1c931e0, 7, 1, 31;
L_0x1c919e0 .part v0x1c54ed0_0, 7, 1;
L_0x1c975b0 .part v0x1c54f50_0, 7, 1;
L_0x1c97390 .part RS_0x7ff3b3e1daa8, 6, 1;
L_0x1c9c930 .part/pv L_0x1c9c450, 8, 1, 32;
L_0x1c97760 .part/pv L_0x1c98ac0, 8, 1, 31;
L_0x1c9cb90 .part v0x1c54ed0_0, 8, 1;
L_0x1c9ca60 .part v0x1c54f50_0, 8, 1;
L_0x1c9cd70 .part RS_0x7ff3b3e1daa8, 7, 1;
L_0x1ca25c0 .part/pv L_0x1ca2150, 9, 1, 32;
L_0x1ca26f0 .part/pv L_0x1c9e660, 9, 1, 31;
L_0x1c9d020 .part v0x1c54ed0_0, 9, 1;
L_0x1c9d0c0 .part v0x1c54f50_0, 9, 1;
L_0x1ca2900 .part RS_0x7ff3b3e1daa8, 8, 1;
L_0x1ca8210 .part/pv L_0x1ca7d20, 10, 1, 32;
L_0x1ca2790 .part/pv L_0x1ca4230, 10, 1, 31;
L_0x1ca2830 .part v0x1c54ed0_0, 10, 1;
L_0x1ca84d0 .part v0x1c54f50_0, 10, 1;
L_0x1ca8570 .part RS_0x7ff3b3e1daa8, 9, 1;
L_0x1c54290 .part/pv L_0x1cad990, 11, 1, 32;
L_0x1cae370 .part/pv L_0x1ca9ea0, 11, 1, 31;
L_0x1ca8610 .part v0x1c54ed0_0, 11, 1;
L_0x1ca86b0 .part v0x1c54f50_0, 11, 1;
L_0x1cae5d0 .part RS_0x7ff3b3e1daa8, 10, 1;
L_0x1cb39a0 .part/pv L_0x1cb34a0, 12, 1, 32;
L_0x1cae410 .part/pv L_0x1caf9b0, 12, 1, 31;
L_0x1cae4b0 .part v0x1c54ed0_0, 12, 1;
L_0x1cb3cb0 .part v0x1c54f50_0, 12, 1;
L_0x1cb3d50 .part RS_0x7ff3b3e1daa8, 11, 1;
L_0x1cb94e0 .part/pv L_0x1cb90b0, 13, 1, 32;
L_0x1cb9610 .part/pv L_0x1cb5670, 13, 1, 31;
L_0x1cb3df0 .part v0x1c54ed0_0, 13, 1;
L_0x1cb3e90 .part v0x1c54f50_0, 13, 1;
L_0x1cb3f30 .part RS_0x7ff3b3e1daa8, 12, 1;
L_0x1cbeff0 .part/pv L_0x1cbeae0, 14, 1, 32;
L_0x1cb96b0 .part/pv L_0x1cbaff0, 14, 1, 31;
L_0x1cb9750 .part v0x1c54ed0_0, 14, 1;
L_0x1cb97f0 .part v0x1c54f50_0, 14, 1;
L_0x1cbf2c0 .part RS_0x7ff3b3e1daa8, 13, 1;
L_0x1cc4b50 .part/pv L_0x1cc46e0, 15, 1, 32;
L_0x1cc4e00 .part/pv L_0x1cc0bf0, 15, 1, 31;
L_0x1cbf360 .part v0x1c54ed0_0, 15, 1;
L_0x1c974a0 .part v0x1c54f50_0, 15, 1;
L_0x1c97650 .part RS_0x7ff3b3e1daa8, 14, 1;
L_0x1cbef50 .part/pv L_0x1cca5c0, 16, 1, 32;
L_0x1cc5510 .part/pv L_0x1cc6ad0, 16, 1, 31;
L_0x1cc55b0 .part v0x1c54ed0_0, 16, 1;
L_0x1cc5650 .part v0x1c54f50_0, 16, 1;
L_0x1ccadf0 .part RS_0x7ff3b3e1daa8, 15, 1;
L_0x1cd05c0 .part/pv L_0x1cd0150, 17, 1, 32;
L_0x1cd06f0 .part/pv L_0x1ccc640, 17, 1, 31;
L_0x1ccb2a0 .part v0x1c54ed0_0, 17, 1;
L_0x1ccb340 .part v0x1c54f50_0, 17, 1;
L_0x1ccb3e0 .part RS_0x7ff3b3e1daa8, 16, 1;
L_0x1ccaa30 .part/pv L_0x1cd5d80, 18, 1, 32;
L_0x1cd0790 .part/pv L_0x1cd2290, 18, 1, 31;
L_0x1cd0830 .part v0x1c54ed0_0, 18, 1;
L_0x1cd08d0 .part v0x1c54f50_0, 18, 1;
L_0x1cd0970 .part RS_0x7ff3b3e1daa8, 17, 1;
L_0x1cdbb90 .part/pv L_0x1cdb720, 19, 1, 32;
L_0x1cdbcc0 .part/pv L_0x1cd7e90, 19, 1, 31;
L_0x1cd6340 .part v0x1c54ed0_0, 19, 1;
L_0x1cd63e0 .part v0x1c54f50_0, 19, 1;
L_0x1cd6480 .part RS_0x7ff3b3e1daa8, 18, 1;
L_0x1cd61f0 .part/pv L_0x1ce12e0, 20, 1, 32;
L_0x1cdbd60 .part/pv L_0x1cdd7f0, 20, 1, 31;
L_0x1cdbe00 .part v0x1c54ed0_0, 20, 1;
L_0x1cdbea0 .part v0x1c54f50_0, 20, 1;
L_0x1cdbf40 .part RS_0x7ff3b3e1daa8, 19, 1;
L_0x1ce7330 .part/pv L_0x1ce6ec0, 21, 1, 32;
L_0x1ce7460 .part/pv L_0x1ce33d0, 21, 1, 31;
L_0x1ce18b0 .part v0x1c54ed0_0, 21, 1;
L_0x1ce1950 .part v0x1c54f50_0, 21, 1;
L_0x1ce19f0 .part RS_0x7ff3b3e1daa8, 20, 1;
L_0x1ce1750 .part/pv L_0x1ceca90, 22, 1, 32;
L_0x1ce7500 .part/pv L_0x1ce8fa0, 22, 1, 31;
L_0x1ce75a0 .part v0x1c54ed0_0, 22, 1;
L_0x1ce7640 .part v0x1c54f50_0, 22, 1;
L_0x1ce76e0 .part RS_0x7ff3b3e1daa8, 21, 1;
L_0x1cf2b60 .part/pv L_0x1cf26f0, 23, 1, 32;
L_0x1cf2c90 .part/pv L_0x1ceec00, 23, 1, 31;
L_0x1ced070 .part v0x1c54ed0_0, 23, 1;
L_0x1ced110 .part v0x1c54f50_0, 23, 1;
L_0x1ced1b0 .part RS_0x7ff3b3e1daa8, 22, 1;
L_0x1cecf00 .part/pv L_0x1cf8eb0, 24, 1, 32;
L_0x1cf2d30 .part/pv L_0x1cf47c0, 24, 1, 31;
L_0x1cf2dd0 .part v0x1c54ed0_0, 24, 1;
L_0x1cf2e70 .part v0x1c54f50_0, 24, 1;
L_0x1cf2f10 .part RS_0x7ff3b3e1daa8, 23, 1;
L_0x1cfedc0 .part/pv L_0x1cfe950, 25, 1, 32;
L_0x1cfeef0 .part/pv L_0x1cfaf20, 25, 1, 31;
L_0x1cf9460 .part v0x1c54ed0_0, 25, 1;
L_0x1cf9500 .part v0x1c54f50_0, 25, 1;
L_0x1cf95a0 .part RS_0x7ff3b3e1daa8, 24, 1;
L_0x1cf92e0 .part/pv L_0x1d04520, 26, 1, 32;
L_0x1cfef90 .part/pv L_0x1d00a30, 26, 1, 31;
L_0x1cff030 .part v0x1c54ed0_0, 26, 1;
L_0x1cff0d0 .part v0x1c54f50_0, 26, 1;
L_0x1cff170 .part RS_0x7ff3b3e1daa8, 25, 1;
L_0x1d0a400 .part/pv L_0x1d09f90, 27, 1, 32;
L_0x1d0a530 .part/pv L_0x1d064a0, 27, 1, 31;
L_0x1d04b20 .part v0x1c54ed0_0, 27, 1;
L_0x1d04bc0 .part v0x1c54f50_0, 27, 1;
L_0x1d04c60 .part RS_0x7ff3b3e1daa8, 26, 1;
L_0x1d04990 .part/pv L_0x1d0fab0, 28, 1, 32;
L_0x1d0a5d0 .part/pv L_0x1d0bfc0, 28, 1, 31;
L_0x1d0a670 .part v0x1c54ed0_0, 28, 1;
L_0x1d0a710 .part v0x1c54f50_0, 28, 1;
L_0x1d0a7b0 .part RS_0x7ff3b3e1daa8, 27, 1;
L_0x1d15a40 .part/pv L_0x1d155d0, 29, 1, 32;
L_0x1d15b70 .part/pv L_0x1d11ae0, 29, 1, 31;
L_0x1d100c0 .part v0x1c54ed0_0, 29, 1;
L_0x1d10160 .part v0x1c54f50_0, 29, 1;
L_0x1d10200 .part RS_0x7ff3b3e1daa8, 28, 1;
L_0x1d0ff20 .part/pv L_0x1d1b8f0, 30, 1, 32;
L_0x1d15c10 .part/pv L_0x1d17e00, 30, 1, 31;
L_0x1d15cb0 .part v0x1c54ed0_0, 30, 1;
L_0x1d15d50 .part v0x1c54f50_0, 30, 1;
L_0x1d15df0 .part RS_0x7ff3b3e1daa8, 29, 1;
L_0x1d21880 .part/pv L_0x1d1d920, 0, 1, 31;
L_0x1d21920 .part v0x1c54ed0_0, 0, 1;
L_0x1cc50f0 .part v0x1c54f50_0, 0, 1;
L_0x1cade00 .part/pv L_0x1d27140, 31, 1, 32;
L_0x1d1bd60 .part v0x1c54ed0_0, 31, 1;
L_0x1cc4bf0 .part v0x1c54f50_0, 31, 1;
L_0x1cc4c90 .part RS_0x7ff3b3e1daa8, 30, 1;
L_0x1d21dd0 .part v0x1c54f50_0, 31, 1;
L_0x1d29600 .part v0x1c54ed0_0, 31, 1;
L_0x1d296a0 .part RS_0x7ff3b3e1daa8, 30, 1;
L_0x1d29ce0 .part RS_0x7ff3b3e1daa8, 30, 1;
L_0x1d2aeb0 .part/pv L_0x1d2ada0, 0, 1, 32;
L_0x1d29740 .part v0x1c53f70_0, 2, 1;
L_0x1d298d0 .part RS_0x7ff3b3e1db38, 0, 1;
S_0x1c53d80 .scope module, "controlLUT" "ALUcontrolLUT" 2 56, 2 140, S_0x1b7cf60;
 .timescale 0 0;
v0x1c53e70_0 .alias "ALUcommand", 2 0, v0x1c54500_0;
v0x1c53ef0_0 .var "invertB", 0 0;
v0x1c53f70_0 .var "muxindex", 2 0;
v0x1bed730_0 .var "othercontrolsignal", 0 0;
E_0x1c4f150 .event edge, v0x1c53e70_0;
S_0x1c4d250 .scope module, "aluFirst" "ALU_1bit" 2 61, 2 16, S_0x1b7cf60;
 .timescale 0 0;
L_0x1d15e90/d .functor NOT 1, L_0x1cc50f0, C4<0>, C4<0>, C4<0>;
L_0x1d15e90 .delay (10,10,10) L_0x1d15e90/d;
v0x1bed2a0_0 .alias "carryin", 0 0, v0x1c54600_0;
v0x1bed340_0 .net "carryout", 0 0, L_0x1d1d920; 1 drivers
v0x1bed3c0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bed440_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bed4c0_0 .net "notB", 0 0, L_0x1d15e90; 1 drivers
v0x1bed540_0 .net "operandA", 0 0, L_0x1d21920; 1 drivers
v0x1bed5c0_0 .net "operandB", 0 0, L_0x1cc50f0; 1 drivers
v0x1c537d0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c53850_0 .alias "result", 0 0, v0x1c54980_0;
v0x1c538d0_0 .net "trueB", 0 0, L_0x1d1c7d0; 1 drivers
v0x1c53950_0 .net "wAddSub", 0 0, L_0x1d1d250; 1 drivers
v0x1c53a60_0 .net "wNandAnd", 0 0, L_0x1d1e9e0; 1 drivers
v0x1c53b70_0 .net "wNorOr", 0 0, L_0x1d1f420; 1 drivers
v0x1c53c80_0 .net "wXor", 0 0, L_0x1d1df80; 1 drivers
L_0x1d21540 .part v0x1c53f70_0, 0, 1;
L_0x1d215e0 .part v0x1c53f70_0, 1, 1;
L_0x1d21710 .part v0x1c53f70_0, 2, 1;
S_0x1c527b0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c4d250;
 .timescale 0 0;
L_0x1d15f90/d .functor NAND 1, L_0x1d15e90, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1d15f90 .delay (20,20,20) L_0x1d15f90/d;
L_0x1d0ffc0/d .functor NOT 1, L_0x1d15f90, C4<0>, C4<0>, C4<0>;
L_0x1d0ffc0 .delay (10,10,10) L_0x1d0ffc0/d;
L_0x1d1c3d0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1c3d0 .delay (10,10,10) L_0x1d1c3d0/d;
L_0x1d1c470/d .functor NAND 1, L_0x1cc50f0, L_0x1d1c3d0, C4<1>, C4<1>;
L_0x1d1c470 .delay (20,20,20) L_0x1d1c470/d;
L_0x1d1c560/d .functor NOT 1, L_0x1d1c470, C4<0>, C4<0>, C4<0>;
L_0x1d1c560 .delay (10,10,10) L_0x1d1c560/d;
L_0x1d1c650/d .functor NOR 1, L_0x1d1c560, L_0x1d0ffc0, C4<0>, C4<0>;
L_0x1d1c650 .delay (20,20,20) L_0x1d1c650/d;
L_0x1d1c7d0/d .functor NOT 1, L_0x1d1c650, C4<0>, C4<0>, C4<0>;
L_0x1d1c7d0 .delay (10,10,10) L_0x1d1c7d0/d;
v0x1c528a0_0 .net "and_in0ncom", 0 0, L_0x1d1c560; 1 drivers
v0x1c52960_0 .net "and_in1com", 0 0, L_0x1d0ffc0; 1 drivers
v0x1c52a00_0 .alias "in0", 0 0, v0x1bed5c0_0;
v0x1c52a80_0 .alias "in1", 0 0, v0x1bed4c0_0;
v0x1c52b00_0 .net "nand_in0ncom", 0 0, L_0x1d1c470; 1 drivers
v0x1c52ba0_0 .net "nand_in1com", 0 0, L_0x1d15f90; 1 drivers
v0x1c52c40_0 .net "ncom", 0 0, L_0x1d1c3d0; 1 drivers
v0x1c52ce0_0 .net "nor_wire", 0 0, L_0x1d1c650; 1 drivers
v0x1c52d80_0 .alias "result", 0 0, v0x1c538d0_0;
v0x1c52e50_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c51470 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c4d250;
 .timescale 0 0;
L_0x1d1d360/d .functor NAND 1, L_0x1d21920, L_0x1d1c7d0, C4<1>, C4<1>;
L_0x1d1d360 .delay (20,20,20) L_0x1d1d360/d;
L_0x1d1d4d0/d .functor NOT 1, L_0x1d1d360, C4<0>, C4<0>, C4<0>;
L_0x1d1d4d0 .delay (10,10,10) L_0x1d1d4d0/d;
L_0x1d1d5e0/d .functor NAND 1, v0x1c53ef0_0, L_0x1d1ccf0, C4<1>, C4<1>;
L_0x1d1d5e0 .delay (20,20,20) L_0x1d1d5e0/d;
L_0x1d1d6a0/d .functor NOT 1, L_0x1d1d5e0, C4<0>, C4<0>, C4<0>;
L_0x1d1d6a0 .delay (10,10,10) L_0x1d1d6a0/d;
L_0x1d1d7b0/d .functor NOR 1, L_0x1d1d6a0, L_0x1d1d4d0, C4<0>, C4<0>;
L_0x1d1d7b0 .delay (20,20,20) L_0x1d1d7b0/d;
L_0x1d1d920/d .functor NOT 1, L_0x1d1d7b0, C4<0>, C4<0>, C4<0>;
L_0x1d1d920 .delay (10,10,10) L_0x1d1d920/d;
v0x1c52030_0 .net "And_AB", 0 0, L_0x1d1d4d0; 1 drivers
v0x1c520d0_0 .net "And_XorAB_C", 0 0, L_0x1d1d6a0; 1 drivers
v0x1c52170_0 .net "Nand_AB", 0 0, L_0x1d1d360; 1 drivers
v0x1c52210_0 .net "Nand_XorAB_C", 0 0, L_0x1d1d5e0; 1 drivers
v0x1c52290_0 .net "Xor_AB", 0 0, L_0x1d1ccf0; 1 drivers
v0x1c52360_0 .alias "a", 0 0, v0x1bed540_0;
v0x1c524b0_0 .alias "b", 0 0, v0x1c538d0_0;
v0x1c52530_0 .alias "carryin", 0 0, v0x1c54600_0;
v0x1c525b0_0 .alias "carryout", 0 0, v0x1bed340_0;
v0x1c52630_0 .net "nco", 0 0, L_0x1d1d7b0; 1 drivers
v0x1c52730_0 .alias "sum", 0 0, v0x1c53950_0;
S_0x1c51ae0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c51470;
 .timescale 0 0;
L_0x1d1c900/d .functor NAND 1, L_0x1d21920, L_0x1d1c7d0, C4<1>, C4<1>;
L_0x1d1c900 .delay (20,20,20) L_0x1d1c900/d;
L_0x1d1c9a0/d .functor NOR 1, L_0x1d21920, L_0x1d1c7d0, C4<0>, C4<0>;
L_0x1d1c9a0 .delay (20,20,20) L_0x1d1c9a0/d;
L_0x1d1ca80/d .functor NOT 1, L_0x1d1c9a0, C4<0>, C4<0>, C4<0>;
L_0x1d1ca80 .delay (10,10,10) L_0x1d1ca80/d;
L_0x1d1cb90/d .functor NAND 1, L_0x1d1ca80, L_0x1d1c900, C4<1>, C4<1>;
L_0x1d1cb90 .delay (20,20,20) L_0x1d1cb90/d;
L_0x1d1ccf0/d .functor NOT 1, L_0x1d1cb90, C4<0>, C4<0>, C4<0>;
L_0x1d1ccf0 .delay (10,10,10) L_0x1d1ccf0/d;
v0x1c51bd0_0 .alias "a", 0 0, v0x1bed540_0;
v0x1c51c70_0 .alias "b", 0 0, v0x1c538d0_0;
v0x1c51d10_0 .net "nand_ab", 0 0, L_0x1d1c900; 1 drivers
v0x1c51db0_0 .net "nor_ab", 0 0, L_0x1d1c9a0; 1 drivers
v0x1c51e30_0 .net "nxor_ab", 0 0, L_0x1d1cb90; 1 drivers
v0x1c51ed0_0 .net "or_ab", 0 0, L_0x1d1ca80; 1 drivers
v0x1c51fb0_0 .alias "result", 0 0, v0x1c52290_0;
S_0x1c51560 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c51470;
 .timescale 0 0;
L_0x1d1ce00/d .functor NAND 1, L_0x1d1ccf0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1d1ce00 .delay (20,20,20) L_0x1d1ce00/d;
L_0x1d1cf50/d .functor NOR 1, L_0x1d1ccf0, v0x1c53ef0_0, C4<0>, C4<0>;
L_0x1d1cf50 .delay (20,20,20) L_0x1d1cf50/d;
L_0x1d1d030/d .functor NOT 1, L_0x1d1cf50, C4<0>, C4<0>, C4<0>;
L_0x1d1d030 .delay (10,10,10) L_0x1d1d030/d;
L_0x1d1d0f0/d .functor NAND 1, L_0x1d1d030, L_0x1d1ce00, C4<1>, C4<1>;
L_0x1d1d0f0 .delay (20,20,20) L_0x1d1d0f0/d;
L_0x1d1d250/d .functor NOT 1, L_0x1d1d0f0, C4<0>, C4<0>, C4<0>;
L_0x1d1d250 .delay (10,10,10) L_0x1d1d250/d;
v0x1c51650_0 .alias "a", 0 0, v0x1c52290_0;
v0x1c516f0_0 .alias "b", 0 0, v0x1c54600_0;
v0x1c51770_0 .net "nand_ab", 0 0, L_0x1d1ce00; 1 drivers
v0x1c51810_0 .net "nor_ab", 0 0, L_0x1d1cf50; 1 drivers
v0x1c51890_0 .net "nxor_ab", 0 0, L_0x1d1d0f0; 1 drivers
v0x1c51930_0 .net "or_ab", 0 0, L_0x1d1d030; 1 drivers
v0x1c51a10_0 .alias "result", 0 0, v0x1c53950_0;
S_0x1c50f20 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c4d250;
 .timescale 0 0;
L_0x1d1dae0/d .functor NAND 1, L_0x1d21920, L_0x1cc50f0, C4<1>, C4<1>;
L_0x1d1dae0 .delay (20,20,20) L_0x1d1dae0/d;
L_0x1d1dba0/d .functor NOR 1, L_0x1d21920, L_0x1cc50f0, C4<0>, C4<0>;
L_0x1d1dba0 .delay (20,20,20) L_0x1d1dba0/d;
L_0x1d1dd30/d .functor NOT 1, L_0x1d1dba0, C4<0>, C4<0>, C4<0>;
L_0x1d1dd30 .delay (10,10,10) L_0x1d1dd30/d;
L_0x1d1de20/d .functor NAND 1, L_0x1d1dd30, L_0x1d1dae0, C4<1>, C4<1>;
L_0x1d1de20 .delay (20,20,20) L_0x1d1de20/d;
L_0x1d1df80/d .functor NOT 1, L_0x1d1de20, C4<0>, C4<0>, C4<0>;
L_0x1d1df80 .delay (10,10,10) L_0x1d1df80/d;
v0x1c51010_0 .alias "a", 0 0, v0x1bed540_0;
v0x1c51090_0 .alias "b", 0 0, v0x1bed5c0_0;
v0x1c51160_0 .net "nand_ab", 0 0, L_0x1d1dae0; 1 drivers
v0x1c511e0_0 .net "nor_ab", 0 0, L_0x1d1dba0; 1 drivers
v0x1c51260_0 .net "nxor_ab", 0 0, L_0x1d1de20; 1 drivers
v0x1c512e0_0 .net "or_ab", 0 0, L_0x1d1dd30; 1 drivers
v0x1c513a0_0 .alias "result", 0 0, v0x1c53c80_0;
S_0x1c50360 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c4d250;
 .timescale 0 0;
L_0x1d1e0d0/d .functor NAND 1, L_0x1d21920, L_0x1cc50f0, C4<1>, C4<1>;
L_0x1d1e0d0 .delay (20,20,20) L_0x1d1e0d0/d;
L_0x1d1e200/d .functor NOT 1, L_0x1d1e0d0, C4<0>, C4<0>, C4<0>;
L_0x1d1e200 .delay (10,10,10) L_0x1d1e200/d;
v0x1c50bd0_0 .alias "a", 0 0, v0x1bed540_0;
v0x1c50c70_0 .net "and_ab", 0 0, L_0x1d1e200; 1 drivers
v0x1c50cf0_0 .alias "b", 0 0, v0x1bed5c0_0;
v0x1c50d70_0 .net "nand_ab", 0 0, L_0x1d1e0d0; 1 drivers
v0x1c50e20_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c50ea0_0 .alias "result", 0 0, v0x1c53a60_0;
S_0x1c50450 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c50360;
 .timescale 0 0;
L_0x1d1e350/d .functor NAND 1, L_0x1d1e200, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d1e350 .delay (20,20,20) L_0x1d1e350/d;
L_0x1d1e410/d .functor NOT 1, L_0x1d1e350, C4<0>, C4<0>, C4<0>;
L_0x1d1e410 .delay (10,10,10) L_0x1d1e410/d;
L_0x1d1e540/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e540 .delay (10,10,10) L_0x1d1e540/d;
L_0x1d1e600/d .functor NAND 1, L_0x1d1e0d0, L_0x1d1e540, C4<1>, C4<1>;
L_0x1d1e600 .delay (20,20,20) L_0x1d1e600/d;
L_0x1d1e750/d .functor NOT 1, L_0x1d1e600, C4<0>, C4<0>, C4<0>;
L_0x1d1e750 .delay (10,10,10) L_0x1d1e750/d;
L_0x1d1e840/d .functor NOR 1, L_0x1d1e750, L_0x1d1e410, C4<0>, C4<0>;
L_0x1d1e840 .delay (20,20,20) L_0x1d1e840/d;
L_0x1d1e9e0/d .functor NOT 1, L_0x1d1e840, C4<0>, C4<0>, C4<0>;
L_0x1d1e9e0 .delay (10,10,10) L_0x1d1e9e0/d;
v0x1c50540_0 .net "and_in0ncom", 0 0, L_0x1d1e750; 1 drivers
v0x1c505c0_0 .net "and_in1com", 0 0, L_0x1d1e410; 1 drivers
v0x1c50640_0 .alias "in0", 0 0, v0x1c50d70_0;
v0x1c506e0_0 .alias "in1", 0 0, v0x1c50c70_0;
v0x1c50760_0 .net "nand_in0ncom", 0 0, L_0x1d1e600; 1 drivers
v0x1c50800_0 .net "nand_in1com", 0 0, L_0x1d1e350; 1 drivers
v0x1c508e0_0 .net "ncom", 0 0, L_0x1d1e540; 1 drivers
v0x1c50980_0 .net "nor_wire", 0 0, L_0x1d1e840; 1 drivers
v0x1c50a20_0 .alias "result", 0 0, v0x1c53a60_0;
v0x1c50af0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c4f8a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c4d250;
 .timescale 0 0;
L_0x1d1eb10/d .functor NOR 1, L_0x1d21920, L_0x1cc50f0, C4<0>, C4<0>;
L_0x1d1eb10 .delay (20,20,20) L_0x1d1eb10/d;
L_0x1d1ec40/d .functor NOT 1, L_0x1d1eb10, C4<0>, C4<0>, C4<0>;
L_0x1d1ec40 .delay (10,10,10) L_0x1d1ec40/d;
v0x1c50020_0 .alias "a", 0 0, v0x1bed540_0;
v0x1c500c0_0 .alias "b", 0 0, v0x1bed5c0_0;
v0x1c50160_0 .net "nor_ab", 0 0, L_0x1d1eb10; 1 drivers
v0x1c501e0_0 .net "or_ab", 0 0, L_0x1d1ec40; 1 drivers
v0x1c50260_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c502e0_0 .alias "result", 0 0, v0x1c53b70_0;
S_0x1c4f990 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c4f8a0;
 .timescale 0 0;
L_0x1d1ed90/d .functor NAND 1, L_0x1d1ec40, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d1ed90 .delay (20,20,20) L_0x1d1ed90/d;
L_0x1d1ee50/d .functor NOT 1, L_0x1d1ed90, C4<0>, C4<0>, C4<0>;
L_0x1d1ee50 .delay (10,10,10) L_0x1d1ee50/d;
L_0x1d1ef80/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d1ef80 .delay (10,10,10) L_0x1d1ef80/d;
L_0x1d1f040/d .functor NAND 1, L_0x1d1eb10, L_0x1d1ef80, C4<1>, C4<1>;
L_0x1d1f040 .delay (20,20,20) L_0x1d1f040/d;
L_0x1d1f190/d .functor NOT 1, L_0x1d1f040, C4<0>, C4<0>, C4<0>;
L_0x1d1f190 .delay (10,10,10) L_0x1d1f190/d;
L_0x1d1f280/d .functor NOR 1, L_0x1d1f190, L_0x1d1ee50, C4<0>, C4<0>;
L_0x1d1f280 .delay (20,20,20) L_0x1d1f280/d;
L_0x1d1f420/d .functor NOT 1, L_0x1d1f280, C4<0>, C4<0>, C4<0>;
L_0x1d1f420 .delay (10,10,10) L_0x1d1f420/d;
v0x1c4fa80_0 .net "and_in0ncom", 0 0, L_0x1d1f190; 1 drivers
v0x1c4fb00_0 .net "and_in1com", 0 0, L_0x1d1ee50; 1 drivers
v0x1c4fb80_0 .alias "in0", 0 0, v0x1c50160_0;
v0x1c4fc00_0 .alias "in1", 0 0, v0x1c501e0_0;
v0x1c4fc80_0 .net "nand_in0ncom", 0 0, L_0x1d1f040; 1 drivers
v0x1c4fd00_0 .net "nand_in1com", 0 0, L_0x1d1ed90; 1 drivers
v0x1c4fd80_0 .net "ncom", 0 0, L_0x1d1ef80; 1 drivers
v0x1c4fe00_0 .net "nor_wire", 0 0, L_0x1d1f280; 1 drivers
v0x1c4fed0_0 .alias "result", 0 0, v0x1c53b70_0;
v0x1c4ffa0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c4d340 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c4d250;
 .timescale 0 0;
v0x1c4f0d0_0 .alias "in0", 0 0, v0x1c53950_0;
v0x1c4f180_0 .alias "in1", 0 0, v0x1c53c80_0;
v0x1c4f230_0 .alias "in2", 0 0, v0x1c53a60_0;
v0x1c4f2e0_0 .alias "in3", 0 0, v0x1c53b70_0;
v0x1c4f3c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c4f470_0 .alias "result", 0 0, v0x1c54980_0;
v0x1c4f4f0_0 .net "sel0", 0 0, L_0x1d21540; 1 drivers
v0x1c4f570_0 .net "sel1", 0 0, L_0x1d215e0; 1 drivers
v0x1c4f5f0_0 .net "sel2", 0 0, L_0x1d21710; 1 drivers
v0x1c4f670_0 .net "w0", 0 0, L_0x1d1fbe0; 1 drivers
v0x1c4f750_0 .net "w1", 0 0, L_0x1d20360; 1 drivers
v0x1c4f7d0_0 .net "w2", 0 0, L_0x1d20bb0; 1 drivers
S_0x1c4e980 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c4d340;
 .timescale 0 0;
L_0x1d1f550/d .functor NAND 1, L_0x1d1df80, L_0x1d21540, C4<1>, C4<1>;
L_0x1d1f550 .delay (20,20,20) L_0x1d1f550/d;
L_0x1d1f610/d .functor NOT 1, L_0x1d1f550, C4<0>, C4<0>, C4<0>;
L_0x1d1f610 .delay (10,10,10) L_0x1d1f610/d;
L_0x1d1f740/d .functor NOT 1, L_0x1d21540, C4<0>, C4<0>, C4<0>;
L_0x1d1f740 .delay (10,10,10) L_0x1d1f740/d;
L_0x1d1f890/d .functor NAND 1, L_0x1d1d250, L_0x1d1f740, C4<1>, C4<1>;
L_0x1d1f890 .delay (20,20,20) L_0x1d1f890/d;
L_0x1d1f950/d .functor NOT 1, L_0x1d1f890, C4<0>, C4<0>, C4<0>;
L_0x1d1f950 .delay (10,10,10) L_0x1d1f950/d;
L_0x1d1fa40/d .functor NOR 1, L_0x1d1f950, L_0x1d1f610, C4<0>, C4<0>;
L_0x1d1fa40 .delay (20,20,20) L_0x1d1fa40/d;
L_0x1d1fbe0/d .functor NOT 1, L_0x1d1fa40, C4<0>, C4<0>, C4<0>;
L_0x1d1fbe0 .delay (10,10,10) L_0x1d1fbe0/d;
v0x1c4ea70_0 .net "and_in0ncom", 0 0, L_0x1d1f950; 1 drivers
v0x1c4eb30_0 .net "and_in1com", 0 0, L_0x1d1f610; 1 drivers
v0x1c4ebd0_0 .alias "in0", 0 0, v0x1c53950_0;
v0x1c4ec70_0 .alias "in1", 0 0, v0x1c53c80_0;
v0x1c4ecf0_0 .net "nand_in0ncom", 0 0, L_0x1d1f890; 1 drivers
v0x1c4ed90_0 .net "nand_in1com", 0 0, L_0x1d1f550; 1 drivers
v0x1c4ee30_0 .net "ncom", 0 0, L_0x1d1f740; 1 drivers
v0x1c4eed0_0 .net "nor_wire", 0 0, L_0x1d1fa40; 1 drivers
v0x1c4ef70_0 .alias "result", 0 0, v0x1c4f670_0;
v0x1c4eff0_0 .alias "sel0", 0 0, v0x1c4f4f0_0;
S_0x1c4e230 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c4d340;
 .timescale 0 0;
L_0x1d1fd10/d .functor NAND 1, L_0x1d1f420, L_0x1d21540, C4<1>, C4<1>;
L_0x1d1fd10 .delay (20,20,20) L_0x1d1fd10/d;
L_0x1d1fdd0/d .functor NOT 1, L_0x1d1fd10, C4<0>, C4<0>, C4<0>;
L_0x1d1fdd0 .delay (10,10,10) L_0x1d1fdd0/d;
L_0x1d1ff00/d .functor NOT 1, L_0x1d21540, C4<0>, C4<0>, C4<0>;
L_0x1d1ff00 .delay (10,10,10) L_0x1d1ff00/d;
L_0x1d1ffc0/d .functor NAND 1, L_0x1d1e9e0, L_0x1d1ff00, C4<1>, C4<1>;
L_0x1d1ffc0 .delay (20,20,20) L_0x1d1ffc0/d;
L_0x1d200d0/d .functor NOT 1, L_0x1d1ffc0, C4<0>, C4<0>, C4<0>;
L_0x1d200d0 .delay (10,10,10) L_0x1d200d0/d;
L_0x1d201c0/d .functor NOR 1, L_0x1d200d0, L_0x1d1fdd0, C4<0>, C4<0>;
L_0x1d201c0 .delay (20,20,20) L_0x1d201c0/d;
L_0x1d20360/d .functor NOT 1, L_0x1d201c0, C4<0>, C4<0>, C4<0>;
L_0x1d20360 .delay (10,10,10) L_0x1d20360/d;
v0x1c4e320_0 .net "and_in0ncom", 0 0, L_0x1d200d0; 1 drivers
v0x1c4e3e0_0 .net "and_in1com", 0 0, L_0x1d1fdd0; 1 drivers
v0x1c4e480_0 .alias "in0", 0 0, v0x1c53a60_0;
v0x1c4e520_0 .alias "in1", 0 0, v0x1c53b70_0;
v0x1c4e5a0_0 .net "nand_in0ncom", 0 0, L_0x1d1ffc0; 1 drivers
v0x1c4e640_0 .net "nand_in1com", 0 0, L_0x1d1fd10; 1 drivers
v0x1c4e6e0_0 .net "ncom", 0 0, L_0x1d1ff00; 1 drivers
v0x1c4e780_0 .net "nor_wire", 0 0, L_0x1d201c0; 1 drivers
v0x1c4e820_0 .alias "result", 0 0, v0x1c4f750_0;
v0x1c4e8a0_0 .alias "sel0", 0 0, v0x1c4f4f0_0;
S_0x1c4dae0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c4d340;
 .timescale 0 0;
L_0x1d20490/d .functor NAND 1, L_0x1d20360, L_0x1d215e0, C4<1>, C4<1>;
L_0x1d20490 .delay (20,20,20) L_0x1d20490/d;
L_0x1d205e0/d .functor NOT 1, L_0x1d20490, C4<0>, C4<0>, C4<0>;
L_0x1d205e0 .delay (10,10,10) L_0x1d205e0/d;
L_0x1d20710/d .functor NOT 1, L_0x1d215e0, C4<0>, C4<0>, C4<0>;
L_0x1d20710 .delay (10,10,10) L_0x1d20710/d;
L_0x1d207d0/d .functor NAND 1, L_0x1d1fbe0, L_0x1d20710, C4<1>, C4<1>;
L_0x1d207d0 .delay (20,20,20) L_0x1d207d0/d;
L_0x1d20920/d .functor NOT 1, L_0x1d207d0, C4<0>, C4<0>, C4<0>;
L_0x1d20920 .delay (10,10,10) L_0x1d20920/d;
L_0x1d20a10/d .functor NOR 1, L_0x1d20920, L_0x1d205e0, C4<0>, C4<0>;
L_0x1d20a10 .delay (20,20,20) L_0x1d20a10/d;
L_0x1d20bb0/d .functor NOT 1, L_0x1d20a10, C4<0>, C4<0>, C4<0>;
L_0x1d20bb0 .delay (10,10,10) L_0x1d20bb0/d;
v0x1c4dbd0_0 .net "and_in0ncom", 0 0, L_0x1d20920; 1 drivers
v0x1c4dc90_0 .net "and_in1com", 0 0, L_0x1d205e0; 1 drivers
v0x1c4dd30_0 .alias "in0", 0 0, v0x1c4f670_0;
v0x1c4ddd0_0 .alias "in1", 0 0, v0x1c4f750_0;
v0x1c4de50_0 .net "nand_in0ncom", 0 0, L_0x1d207d0; 1 drivers
v0x1c4def0_0 .net "nand_in1com", 0 0, L_0x1d20490; 1 drivers
v0x1c4df90_0 .net "ncom", 0 0, L_0x1d20710; 1 drivers
v0x1c4e030_0 .net "nor_wire", 0 0, L_0x1d20a10; 1 drivers
v0x1c4e0d0_0 .alias "result", 0 0, v0x1c4f7d0_0;
v0x1c4e150_0 .alias "sel0", 0 0, v0x1c4f570_0;
S_0x1c4d430 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c4d340;
 .timescale 0 0;
L_0x1d20ce0/d .functor NAND 1, C4<0>, L_0x1d21710, C4<1>, C4<1>;
L_0x1d20ce0 .delay (20,20,20) L_0x1d20ce0/d;
L_0x1d20e40/d .functor NOT 1, L_0x1d20ce0, C4<0>, C4<0>, C4<0>;
L_0x1d20e40 .delay (10,10,10) L_0x1d20e40/d;
L_0x1d20f70/d .functor NOT 1, L_0x1d21710, C4<0>, C4<0>, C4<0>;
L_0x1d20f70 .delay (10,10,10) L_0x1d20f70/d;
L_0x1d21030/d .functor NAND 1, L_0x1d20bb0, L_0x1d20f70, C4<1>, C4<1>;
L_0x1d21030 .delay (20,20,20) L_0x1d21030/d;
L_0x1d21180/d .functor NOT 1, L_0x1d21030, C4<0>, C4<0>, C4<0>;
L_0x1d21180 .delay (10,10,10) L_0x1d21180/d;
L_0x1d21270/d .functor NOR 1, L_0x1d21180, L_0x1d20e40, C4<0>, C4<0>;
L_0x1d21270 .delay (20,20,20) L_0x1d21270/d;
L_0x1d21410/d .functor NOT 1, L_0x1d21270, C4<0>, C4<0>, C4<0>;
L_0x1d21410 .delay (10,10,10) L_0x1d21410/d;
v0x1c4d520_0 .net "and_in0ncom", 0 0, L_0x1d21180; 1 drivers
v0x1c4d5a0_0 .net "and_in1com", 0 0, L_0x1d20e40; 1 drivers
v0x1c4d640_0 .alias "in0", 0 0, v0x1c4f7d0_0;
v0x1c4d6e0_0 .alias "in1", 0 0, v0x1c4f3c0_0;
v0x1c4d760_0 .net "nand_in0ncom", 0 0, L_0x1d21030; 1 drivers
v0x1c4d800_0 .net "nand_in1com", 0 0, L_0x1d20ce0; 1 drivers
v0x1c4d8a0_0 .net "ncom", 0 0, L_0x1d20f70; 1 drivers
v0x1c4d940_0 .net "nor_wire", 0 0, L_0x1d21270; 1 drivers
v0x1c4d9e0_0 .alias "result", 0 0, v0x1c54980_0;
v0x1c4da60_0 .alias "sel0", 0 0, v0x1c4f5f0_0;
S_0x1c46880 .scope module, "aluLast" "ALU_1bit" 2 73, 2 16, S_0x1b7cf60;
 .timescale 0 0;
L_0x1cc5190/d .functor NOT 1, L_0x1cc4bf0, C4<0>, C4<0>, C4<0>;
L_0x1cc5190 .delay (10,10,10) L_0x1cc5190/d;
v0x1c4c700_0 .net "carryin", 0 0, L_0x1cc4c90; 1 drivers
v0x1c4c7a0_0 .alias "carryout", 0 0, v0x1c54c10_0;
v0x1c4c870_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c4c8f0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c4c970_0 .net "notB", 0 0, L_0x1cc5190; 1 drivers
v0x1c4c9f0_0 .net "operandA", 0 0, L_0x1d1bd60; 1 drivers
v0x1c4ca70_0 .net "operandB", 0 0, L_0x1cc4bf0; 1 drivers
v0x1c4cb80_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c4cc00_0 .net "result", 0 0, L_0x1d27140; 1 drivers
v0x1c4ccd0_0 .net "trueB", 0 0, L_0x1d22550; 1 drivers
v0x1c4cdb0_0 .net "wAddSub", 0 0, L_0x1d22fd0; 1 drivers
v0x1c4cec0_0 .net "wNandAnd", 0 0, L_0x1d24710; 1 drivers
v0x1c4d040_0 .net "wNorOr", 0 0, L_0x1d25150; 1 drivers
v0x1c4d150_0 .net "wXor", 0 0, L_0x1d23cb0; 1 drivers
L_0x1d27270 .part v0x1c53f70_0, 0, 1;
L_0x1d27310 .part v0x1c53f70_0, 1, 1;
L_0x1cadb60 .part v0x1c53f70_0, 2, 1;
S_0x1c4bfc0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c46880;
 .timescale 0 0;
L_0x1cc5290/d .functor NAND 1, L_0x1cc5190, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cc5290 .delay (20,20,20) L_0x1cc5290/d;
L_0x1cc5370/d .functor NOT 1, L_0x1cc5290, C4<0>, C4<0>, C4<0>;
L_0x1cc5370 .delay (10,10,10) L_0x1cc5370/d;
L_0x1cc5450/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc5450 .delay (10,10,10) L_0x1cc5450/d;
L_0x1d1c320/d .functor NAND 1, L_0x1cc4bf0, L_0x1cc5450, C4<1>, C4<1>;
L_0x1d1c320 .delay (20,20,20) L_0x1d1c320/d;
L_0x1d222e0/d .functor NOT 1, L_0x1d1c320, C4<0>, C4<0>, C4<0>;
L_0x1d222e0 .delay (10,10,10) L_0x1d222e0/d;
L_0x1d223d0/d .functor NOR 1, L_0x1d222e0, L_0x1cc5370, C4<0>, C4<0>;
L_0x1d223d0 .delay (20,20,20) L_0x1d223d0/d;
L_0x1d22550/d .functor NOT 1, L_0x1d223d0, C4<0>, C4<0>, C4<0>;
L_0x1d22550 .delay (10,10,10) L_0x1d22550/d;
v0x1c4c0b0_0 .net "and_in0ncom", 0 0, L_0x1d222e0; 1 drivers
v0x1c4c130_0 .net "and_in1com", 0 0, L_0x1cc5370; 1 drivers
v0x1c4c1d0_0 .alias "in0", 0 0, v0x1c4ca70_0;
v0x1c4c250_0 .alias "in1", 0 0, v0x1c4c970_0;
v0x1c4c2d0_0 .net "nand_in0ncom", 0 0, L_0x1d1c320; 1 drivers
v0x1c4c370_0 .net "nand_in1com", 0 0, L_0x1cc5290; 1 drivers
v0x1c4c410_0 .net "ncom", 0 0, L_0x1cc5450; 1 drivers
v0x1c4c4b0_0 .net "nor_wire", 0 0, L_0x1d223d0; 1 drivers
v0x1c4c550_0 .alias "result", 0 0, v0x1c4ccd0_0;
v0x1c4c620_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c4ac80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c46880;
 .timescale 0 0;
L_0x1d230e0/d .functor NAND 1, L_0x1d1bd60, L_0x1d22550, C4<1>, C4<1>;
L_0x1d230e0 .delay (20,20,20) L_0x1d230e0/d;
L_0x1d23250/d .functor NOT 1, L_0x1d230e0, C4<0>, C4<0>, C4<0>;
L_0x1d23250 .delay (10,10,10) L_0x1d23250/d;
L_0x1d23360/d .functor NAND 1, L_0x1cc4c90, L_0x1d22a30, C4<1>, C4<1>;
L_0x1d23360 .delay (20,20,20) L_0x1d23360/d;
L_0x1d23420/d .functor NOT 1, L_0x1d23360, C4<0>, C4<0>, C4<0>;
L_0x1d23420 .delay (10,10,10) L_0x1d23420/d;
L_0x1d23530/d .functor NOR 1, L_0x1d23420, L_0x1d23250, C4<0>, C4<0>;
L_0x1d23530 .delay (20,20,20) L_0x1d23530/d;
L_0x1d236a0/d .functor NOT 1, L_0x1d23530, C4<0>, C4<0>, C4<0>;
L_0x1d236a0 .delay (10,10,10) L_0x1d236a0/d;
v0x1c4b860_0 .net "And_AB", 0 0, L_0x1d23250; 1 drivers
v0x1c4b900_0 .net "And_XorAB_C", 0 0, L_0x1d23420; 1 drivers
v0x1c4b9a0_0 .net "Nand_AB", 0 0, L_0x1d230e0; 1 drivers
v0x1c4ba40_0 .net "Nand_XorAB_C", 0 0, L_0x1d23360; 1 drivers
v0x1c4bac0_0 .net "Xor_AB", 0 0, L_0x1d22a30; 1 drivers
v0x1c4bb90_0 .alias "a", 0 0, v0x1c4c9f0_0;
v0x1c4bce0_0 .alias "b", 0 0, v0x1c4ccd0_0;
v0x1c4bd60_0 .alias "carryin", 0 0, v0x1c4c700_0;
v0x1c4bde0_0 .alias "carryout", 0 0, v0x1c54c10_0;
v0x1c4be60_0 .net "nco", 0 0, L_0x1d23530; 1 drivers
v0x1c4bf40_0 .alias "sum", 0 0, v0x1c4cdb0_0;
S_0x1c4b310 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c4ac80;
 .timescale 0 0;
L_0x1d22680/d .functor NAND 1, L_0x1d1bd60, L_0x1d22550, C4<1>, C4<1>;
L_0x1d22680 .delay (20,20,20) L_0x1d22680/d;
L_0x1d22720/d .functor NOR 1, L_0x1d1bd60, L_0x1d22550, C4<0>, C4<0>;
L_0x1d22720 .delay (20,20,20) L_0x1d22720/d;
L_0x1d227c0/d .functor NOT 1, L_0x1d22720, C4<0>, C4<0>, C4<0>;
L_0x1d227c0 .delay (10,10,10) L_0x1d227c0/d;
L_0x1d228d0/d .functor NAND 1, L_0x1d227c0, L_0x1d22680, C4<1>, C4<1>;
L_0x1d228d0 .delay (20,20,20) L_0x1d228d0/d;
L_0x1d22a30/d .functor NOT 1, L_0x1d228d0, C4<0>, C4<0>, C4<0>;
L_0x1d22a30 .delay (10,10,10) L_0x1d22a30/d;
v0x1c4b400_0 .alias "a", 0 0, v0x1c4c9f0_0;
v0x1c4b4a0_0 .alias "b", 0 0, v0x1c4ccd0_0;
v0x1c4b540_0 .net "nand_ab", 0 0, L_0x1d22680; 1 drivers
v0x1c4b5e0_0 .net "nor_ab", 0 0, L_0x1d22720; 1 drivers
v0x1c4b660_0 .net "nxor_ab", 0 0, L_0x1d228d0; 1 drivers
v0x1c4b700_0 .net "or_ab", 0 0, L_0x1d227c0; 1 drivers
v0x1c4b7e0_0 .alias "result", 0 0, v0x1c4bac0_0;
S_0x1c4ad70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c4ac80;
 .timescale 0 0;
L_0x1d22b40/d .functor NAND 1, L_0x1d22a30, L_0x1cc4c90, C4<1>, C4<1>;
L_0x1d22b40 .delay (20,20,20) L_0x1d22b40/d;
L_0x1d22c90/d .functor NOR 1, L_0x1d22a30, L_0x1cc4c90, C4<0>, C4<0>;
L_0x1d22c90 .delay (20,20,20) L_0x1d22c90/d;
L_0x1d22e00/d .functor NOT 1, L_0x1d22c90, C4<0>, C4<0>, C4<0>;
L_0x1d22e00 .delay (10,10,10) L_0x1d22e00/d;
L_0x1d22ec0/d .functor NAND 1, L_0x1d22e00, L_0x1d22b40, C4<1>, C4<1>;
L_0x1d22ec0 .delay (20,20,20) L_0x1d22ec0/d;
L_0x1d22fd0/d .functor NOT 1, L_0x1d22ec0, C4<0>, C4<0>, C4<0>;
L_0x1d22fd0 .delay (10,10,10) L_0x1d22fd0/d;
v0x1c4ae60_0 .alias "a", 0 0, v0x1c4bac0_0;
v0x1c4af00_0 .alias "b", 0 0, v0x1c4c700_0;
v0x1c4afa0_0 .net "nand_ab", 0 0, L_0x1d22b40; 1 drivers
v0x1c4b040_0 .net "nor_ab", 0 0, L_0x1d22c90; 1 drivers
v0x1c4b0c0_0 .net "nxor_ab", 0 0, L_0x1d22ec0; 1 drivers
v0x1c4b160_0 .net "or_ab", 0 0, L_0x1d22e00; 1 drivers
v0x1c4b240_0 .alias "result", 0 0, v0x1c4cdb0_0;
S_0x1c4a730 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c46880;
 .timescale 0 0;
L_0x1d23810/d .functor NAND 1, L_0x1d1bd60, L_0x1cc4bf0, C4<1>, C4<1>;
L_0x1d23810 .delay (20,20,20) L_0x1d23810/d;
L_0x1d238d0/d .functor NOR 1, L_0x1d1bd60, L_0x1cc4bf0, C4<0>, C4<0>;
L_0x1d238d0 .delay (20,20,20) L_0x1d238d0/d;
L_0x1d23a60/d .functor NOT 1, L_0x1d238d0, C4<0>, C4<0>, C4<0>;
L_0x1d23a60 .delay (10,10,10) L_0x1d23a60/d;
L_0x1d23b50/d .functor NAND 1, L_0x1d23a60, L_0x1d23810, C4<1>, C4<1>;
L_0x1d23b50 .delay (20,20,20) L_0x1d23b50/d;
L_0x1d23cb0/d .functor NOT 1, L_0x1d23b50, C4<0>, C4<0>, C4<0>;
L_0x1d23cb0 .delay (10,10,10) L_0x1d23cb0/d;
v0x1c4a820_0 .alias "a", 0 0, v0x1c4c9f0_0;
v0x1c4a8a0_0 .alias "b", 0 0, v0x1c4ca70_0;
v0x1c4a970_0 .net "nand_ab", 0 0, L_0x1d23810; 1 drivers
v0x1c4a9f0_0 .net "nor_ab", 0 0, L_0x1d238d0; 1 drivers
v0x1c4aa70_0 .net "nxor_ab", 0 0, L_0x1d23b50; 1 drivers
v0x1c4aaf0_0 .net "or_ab", 0 0, L_0x1d23a60; 1 drivers
v0x1c4abb0_0 .alias "result", 0 0, v0x1c4d150_0;
S_0x1c49b40 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c46880;
 .timescale 0 0;
L_0x1d23e00/d .functor NAND 1, L_0x1d1bd60, L_0x1cc4bf0, C4<1>, C4<1>;
L_0x1d23e00 .delay (20,20,20) L_0x1d23e00/d;
L_0x1d23f30/d .functor NOT 1, L_0x1d23e00, C4<0>, C4<0>, C4<0>;
L_0x1d23f30 .delay (10,10,10) L_0x1d23f30/d;
v0x1c4a3b0_0 .alias "a", 0 0, v0x1c4c9f0_0;
v0x1c4a450_0 .net "and_ab", 0 0, L_0x1d23f30; 1 drivers
v0x1c4a4d0_0 .alias "b", 0 0, v0x1c4ca70_0;
v0x1c4a550_0 .net "nand_ab", 0 0, L_0x1d23e00; 1 drivers
v0x1c4a630_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c4a6b0_0 .alias "result", 0 0, v0x1c4cec0_0;
S_0x1c49c30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c49b40;
 .timescale 0 0;
L_0x1d24080/d .functor NAND 1, L_0x1d23f30, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d24080 .delay (20,20,20) L_0x1d24080/d;
L_0x1d24140/d .functor NOT 1, L_0x1d24080, C4<0>, C4<0>, C4<0>;
L_0x1d24140 .delay (10,10,10) L_0x1d24140/d;
L_0x1d24270/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d24270 .delay (10,10,10) L_0x1d24270/d;
L_0x1d24330/d .functor NAND 1, L_0x1d23e00, L_0x1d24270, C4<1>, C4<1>;
L_0x1d24330 .delay (20,20,20) L_0x1d24330/d;
L_0x1d24480/d .functor NOT 1, L_0x1d24330, C4<0>, C4<0>, C4<0>;
L_0x1d24480 .delay (10,10,10) L_0x1d24480/d;
L_0x1d24570/d .functor NOR 1, L_0x1d24480, L_0x1d24140, C4<0>, C4<0>;
L_0x1d24570 .delay (20,20,20) L_0x1d24570/d;
L_0x1d24710/d .functor NOT 1, L_0x1d24570, C4<0>, C4<0>, C4<0>;
L_0x1d24710 .delay (10,10,10) L_0x1d24710/d;
v0x1c49d20_0 .net "and_in0ncom", 0 0, L_0x1d24480; 1 drivers
v0x1c49da0_0 .net "and_in1com", 0 0, L_0x1d24140; 1 drivers
v0x1c49e20_0 .alias "in0", 0 0, v0x1c4a550_0;
v0x1c49ec0_0 .alias "in1", 0 0, v0x1c4a450_0;
v0x1c49f40_0 .net "nand_in0ncom", 0 0, L_0x1d24330; 1 drivers
v0x1c49fe0_0 .net "nand_in1com", 0 0, L_0x1d24080; 1 drivers
v0x1c4a0c0_0 .net "ncom", 0 0, L_0x1d24270; 1 drivers
v0x1c4a160_0 .net "nor_wire", 0 0, L_0x1d24570; 1 drivers
v0x1c4a200_0 .alias "result", 0 0, v0x1c4cec0_0;
v0x1c4a2d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c490a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c46880;
 .timescale 0 0;
L_0x1d24840/d .functor NOR 1, L_0x1d1bd60, L_0x1cc4bf0, C4<0>, C4<0>;
L_0x1d24840 .delay (20,20,20) L_0x1d24840/d;
L_0x1d24970/d .functor NOT 1, L_0x1d24840, C4<0>, C4<0>, C4<0>;
L_0x1d24970 .delay (10,10,10) L_0x1d24970/d;
v0x1c49820_0 .alias "a", 0 0, v0x1c4c9f0_0;
v0x1c498a0_0 .alias "b", 0 0, v0x1c4ca70_0;
v0x1c49940_0 .net "nor_ab", 0 0, L_0x1d24840; 1 drivers
v0x1c499c0_0 .net "or_ab", 0 0, L_0x1d24970; 1 drivers
v0x1c49a40_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c49ac0_0 .alias "result", 0 0, v0x1c4d040_0;
S_0x1c49190 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c490a0;
 .timescale 0 0;
L_0x1d24ac0/d .functor NAND 1, L_0x1d24970, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d24ac0 .delay (20,20,20) L_0x1d24ac0/d;
L_0x1d24b80/d .functor NOT 1, L_0x1d24ac0, C4<0>, C4<0>, C4<0>;
L_0x1d24b80 .delay (10,10,10) L_0x1d24b80/d;
L_0x1d24cb0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d24cb0 .delay (10,10,10) L_0x1d24cb0/d;
L_0x1d24d70/d .functor NAND 1, L_0x1d24840, L_0x1d24cb0, C4<1>, C4<1>;
L_0x1d24d70 .delay (20,20,20) L_0x1d24d70/d;
L_0x1d24ec0/d .functor NOT 1, L_0x1d24d70, C4<0>, C4<0>, C4<0>;
L_0x1d24ec0 .delay (10,10,10) L_0x1d24ec0/d;
L_0x1d24fb0/d .functor NOR 1, L_0x1d24ec0, L_0x1d24b80, C4<0>, C4<0>;
L_0x1d24fb0 .delay (20,20,20) L_0x1d24fb0/d;
L_0x1d25150/d .functor NOT 1, L_0x1d24fb0, C4<0>, C4<0>, C4<0>;
L_0x1d25150 .delay (10,10,10) L_0x1d25150/d;
v0x1c49280_0 .net "and_in0ncom", 0 0, L_0x1d24ec0; 1 drivers
v0x1c49300_0 .net "and_in1com", 0 0, L_0x1d24b80; 1 drivers
v0x1c49380_0 .alias "in0", 0 0, v0x1c49940_0;
v0x1c49400_0 .alias "in1", 0 0, v0x1c499c0_0;
v0x1c49480_0 .net "nand_in0ncom", 0 0, L_0x1d24d70; 1 drivers
v0x1c49500_0 .net "nand_in1com", 0 0, L_0x1d24ac0; 1 drivers
v0x1c49580_0 .net "ncom", 0 0, L_0x1d24cb0; 1 drivers
v0x1c49600_0 .net "nor_wire", 0 0, L_0x1d24fb0; 1 drivers
v0x1c496d0_0 .alias "result", 0 0, v0x1c4d040_0;
v0x1c497a0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c46970 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c46880;
 .timescale 0 0;
v0x1c48850_0 .alias "in0", 0 0, v0x1c4cdb0_0;
v0x1c48900_0 .alias "in1", 0 0, v0x1c4d150_0;
v0x1c489b0_0 .alias "in2", 0 0, v0x1c4cec0_0;
v0x1c48a60_0 .alias "in3", 0 0, v0x1c4d040_0;
v0x1c48b40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c48bf0_0 .alias "result", 0 0, v0x1c4cc00_0;
v0x1c48c70_0 .net "sel0", 0 0, L_0x1d27270; 1 drivers
v0x1c48cf0_0 .net "sel1", 0 0, L_0x1d27310; 1 drivers
v0x1c48d70_0 .net "sel2", 0 0, L_0x1cadb60; 1 drivers
v0x1c48e20_0 .net "w0", 0 0, L_0x1d25910; 1 drivers
v0x1c48f00_0 .net "w1", 0 0, L_0x1d26090; 1 drivers
v0x1c48fd0_0 .net "w2", 0 0, L_0x1d268e0; 1 drivers
S_0x1c480a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c46970;
 .timescale 0 0;
L_0x1d25280/d .functor NAND 1, L_0x1d23cb0, L_0x1d27270, C4<1>, C4<1>;
L_0x1d25280 .delay (20,20,20) L_0x1d25280/d;
L_0x1d25340/d .functor NOT 1, L_0x1d25280, C4<0>, C4<0>, C4<0>;
L_0x1d25340 .delay (10,10,10) L_0x1d25340/d;
L_0x1d25470/d .functor NOT 1, L_0x1d27270, C4<0>, C4<0>, C4<0>;
L_0x1d25470 .delay (10,10,10) L_0x1d25470/d;
L_0x1d255c0/d .functor NAND 1, L_0x1d22fd0, L_0x1d25470, C4<1>, C4<1>;
L_0x1d255c0 .delay (20,20,20) L_0x1d255c0/d;
L_0x1d25680/d .functor NOT 1, L_0x1d255c0, C4<0>, C4<0>, C4<0>;
L_0x1d25680 .delay (10,10,10) L_0x1d25680/d;
L_0x1d25770/d .functor NOR 1, L_0x1d25680, L_0x1d25340, C4<0>, C4<0>;
L_0x1d25770 .delay (20,20,20) L_0x1d25770/d;
L_0x1d25910/d .functor NOT 1, L_0x1d25770, C4<0>, C4<0>, C4<0>;
L_0x1d25910 .delay (10,10,10) L_0x1d25910/d;
v0x1c48190_0 .net "and_in0ncom", 0 0, L_0x1d25680; 1 drivers
v0x1c48250_0 .net "and_in1com", 0 0, L_0x1d25340; 1 drivers
v0x1c482f0_0 .alias "in0", 0 0, v0x1c4cdb0_0;
v0x1c48390_0 .alias "in1", 0 0, v0x1c4d150_0;
v0x1c48440_0 .net "nand_in0ncom", 0 0, L_0x1d255c0; 1 drivers
v0x1c484e0_0 .net "nand_in1com", 0 0, L_0x1d25280; 1 drivers
v0x1c48580_0 .net "ncom", 0 0, L_0x1d25470; 1 drivers
v0x1c48620_0 .net "nor_wire", 0 0, L_0x1d25770; 1 drivers
v0x1c486c0_0 .alias "result", 0 0, v0x1c48e20_0;
v0x1c48740_0 .alias "sel0", 0 0, v0x1c48c70_0;
S_0x1c47920 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c46970;
 .timescale 0 0;
L_0x1d25a40/d .functor NAND 1, L_0x1d25150, L_0x1d27270, C4<1>, C4<1>;
L_0x1d25a40 .delay (20,20,20) L_0x1d25a40/d;
L_0x1d25b00/d .functor NOT 1, L_0x1d25a40, C4<0>, C4<0>, C4<0>;
L_0x1d25b00 .delay (10,10,10) L_0x1d25b00/d;
L_0x1d25c30/d .functor NOT 1, L_0x1d27270, C4<0>, C4<0>, C4<0>;
L_0x1d25c30 .delay (10,10,10) L_0x1d25c30/d;
L_0x1d25cf0/d .functor NAND 1, L_0x1d24710, L_0x1d25c30, C4<1>, C4<1>;
L_0x1d25cf0 .delay (20,20,20) L_0x1d25cf0/d;
L_0x1d25e00/d .functor NOT 1, L_0x1d25cf0, C4<0>, C4<0>, C4<0>;
L_0x1d25e00 .delay (10,10,10) L_0x1d25e00/d;
L_0x1d25ef0/d .functor NOR 1, L_0x1d25e00, L_0x1d25b00, C4<0>, C4<0>;
L_0x1d25ef0 .delay (20,20,20) L_0x1d25ef0/d;
L_0x1d26090/d .functor NOT 1, L_0x1d25ef0, C4<0>, C4<0>, C4<0>;
L_0x1d26090 .delay (10,10,10) L_0x1d26090/d;
v0x1c47a10_0 .net "and_in0ncom", 0 0, L_0x1d25e00; 1 drivers
v0x1c47ad0_0 .net "and_in1com", 0 0, L_0x1d25b00; 1 drivers
v0x1c47b70_0 .alias "in0", 0 0, v0x1c4cec0_0;
v0x1c47c10_0 .alias "in1", 0 0, v0x1c4d040_0;
v0x1c47cc0_0 .net "nand_in0ncom", 0 0, L_0x1d25cf0; 1 drivers
v0x1c47d60_0 .net "nand_in1com", 0 0, L_0x1d25a40; 1 drivers
v0x1c47e00_0 .net "ncom", 0 0, L_0x1d25c30; 1 drivers
v0x1c47ea0_0 .net "nor_wire", 0 0, L_0x1d25ef0; 1 drivers
v0x1c47f40_0 .alias "result", 0 0, v0x1c48f00_0;
v0x1c47fc0_0 .alias "sel0", 0 0, v0x1c48c70_0;
S_0x1c471d0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c46970;
 .timescale 0 0;
L_0x1d261c0/d .functor NAND 1, L_0x1d26090, L_0x1d27310, C4<1>, C4<1>;
L_0x1d261c0 .delay (20,20,20) L_0x1d261c0/d;
L_0x1d26310/d .functor NOT 1, L_0x1d261c0, C4<0>, C4<0>, C4<0>;
L_0x1d26310 .delay (10,10,10) L_0x1d26310/d;
L_0x1d26440/d .functor NOT 1, L_0x1d27310, C4<0>, C4<0>, C4<0>;
L_0x1d26440 .delay (10,10,10) L_0x1d26440/d;
L_0x1d26500/d .functor NAND 1, L_0x1d25910, L_0x1d26440, C4<1>, C4<1>;
L_0x1d26500 .delay (20,20,20) L_0x1d26500/d;
L_0x1d26650/d .functor NOT 1, L_0x1d26500, C4<0>, C4<0>, C4<0>;
L_0x1d26650 .delay (10,10,10) L_0x1d26650/d;
L_0x1d26740/d .functor NOR 1, L_0x1d26650, L_0x1d26310, C4<0>, C4<0>;
L_0x1d26740 .delay (20,20,20) L_0x1d26740/d;
L_0x1d268e0/d .functor NOT 1, L_0x1d26740, C4<0>, C4<0>, C4<0>;
L_0x1d268e0 .delay (10,10,10) L_0x1d268e0/d;
v0x1c472c0_0 .net "and_in0ncom", 0 0, L_0x1d26650; 1 drivers
v0x1c47380_0 .net "and_in1com", 0 0, L_0x1d26310; 1 drivers
v0x1c47420_0 .alias "in0", 0 0, v0x1c48e20_0;
v0x1c474c0_0 .alias "in1", 0 0, v0x1c48f00_0;
v0x1c47540_0 .net "nand_in0ncom", 0 0, L_0x1d26500; 1 drivers
v0x1c475e0_0 .net "nand_in1com", 0 0, L_0x1d261c0; 1 drivers
v0x1c47680_0 .net "ncom", 0 0, L_0x1d26440; 1 drivers
v0x1c47720_0 .net "nor_wire", 0 0, L_0x1d26740; 1 drivers
v0x1c477c0_0 .alias "result", 0 0, v0x1c48fd0_0;
v0x1c47840_0 .alias "sel0", 0 0, v0x1c48cf0_0;
S_0x1c46a60 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c46970;
 .timescale 0 0;
L_0x1d26a10/d .functor NAND 1, C4<0>, L_0x1cadb60, C4<1>, C4<1>;
L_0x1d26a10 .delay (20,20,20) L_0x1d26a10/d;
L_0x1d26b70/d .functor NOT 1, L_0x1d26a10, C4<0>, C4<0>, C4<0>;
L_0x1d26b70 .delay (10,10,10) L_0x1d26b70/d;
L_0x1d26ca0/d .functor NOT 1, L_0x1cadb60, C4<0>, C4<0>, C4<0>;
L_0x1d26ca0 .delay (10,10,10) L_0x1d26ca0/d;
L_0x1d26d60/d .functor NAND 1, L_0x1d268e0, L_0x1d26ca0, C4<1>, C4<1>;
L_0x1d26d60 .delay (20,20,20) L_0x1d26d60/d;
L_0x1d26eb0/d .functor NOT 1, L_0x1d26d60, C4<0>, C4<0>, C4<0>;
L_0x1d26eb0 .delay (10,10,10) L_0x1d26eb0/d;
L_0x1d26fa0/d .functor NOR 1, L_0x1d26eb0, L_0x1d26b70, C4<0>, C4<0>;
L_0x1d26fa0 .delay (20,20,20) L_0x1d26fa0/d;
L_0x1d27140/d .functor NOT 1, L_0x1d26fa0, C4<0>, C4<0>, C4<0>;
L_0x1d27140 .delay (10,10,10) L_0x1d27140/d;
v0x1c46b50_0 .net "and_in0ncom", 0 0, L_0x1d26eb0; 1 drivers
v0x1c46bf0_0 .net "and_in1com", 0 0, L_0x1d26b70; 1 drivers
v0x1c46c90_0 .alias "in0", 0 0, v0x1c48fd0_0;
v0x1c46d30_0 .alias "in1", 0 0, v0x1c48b40_0;
v0x1c46db0_0 .net "nand_in0ncom", 0 0, L_0x1d26d60; 1 drivers
v0x1c46e50_0 .net "nand_in1com", 0 0, L_0x1d26a10; 1 drivers
v0x1c46ef0_0 .net "ncom", 0 0, L_0x1d26ca0; 1 drivers
v0x1c46f90_0 .net "nor_wire", 0 0, L_0x1d26fa0; 1 drivers
v0x1c47030_0 .alias "result", 0 0, v0x1c4cc00_0;
v0x1c470d0_0 .alias "sel0", 0 0, v0x1c48d70_0;
S_0x1c45610 .scope module, "aluSub" "adder_1bit" 2 77, 4 2, S_0x1b7cf60;
 .timescale 0 0;
L_0x1d28ec0/d .functor NAND 1, L_0x1d29600, L_0x1cc4d30, C4<1>, C4<1>;
L_0x1d28ec0 .delay (20,20,20) L_0x1d28ec0/d;
L_0x1d28ff0/d .functor NOT 1, L_0x1d28ec0, C4<0>, C4<0>, C4<0>;
L_0x1d28ff0 .delay (10,10,10) L_0x1d28ff0/d;
L_0x1d29090/d .functor NAND 1, L_0x1d296a0, L_0x1d22240, C4<1>, C4<1>;
L_0x1d29090 .delay (20,20,20) L_0x1d29090/d;
L_0x1d291e0/d .functor NOT 1, L_0x1d29090, C4<0>, C4<0>, C4<0>;
L_0x1d291e0 .delay (10,10,10) L_0x1d291e0/d;
L_0x1d292d0/d .functor NOR 1, L_0x1d291e0, L_0x1d28ff0, C4<0>, C4<0>;
L_0x1d292d0 .delay (20,20,20) L_0x1d292d0/d;
L_0x1d29440/d .functor NOT 1, L_0x1d292d0, C4<0>, C4<0>, C4<0>;
L_0x1d29440 .delay (10,10,10) L_0x1d29440/d;
v0x1c461a0_0 .net "And_AB", 0 0, L_0x1d28ff0; 1 drivers
v0x1c46240_0 .net "And_XorAB_C", 0 0, L_0x1d291e0; 1 drivers
v0x1c462e0_0 .net "Nand_AB", 0 0, L_0x1d28ec0; 1 drivers
v0x1c46380_0 .net "Nand_XorAB_C", 0 0, L_0x1d29090; 1 drivers
v0x1c46430_0 .net "Xor_AB", 0 0, L_0x1d22240; 1 drivers
v0x1c464b0_0 .net "a", 0 0, L_0x1d29600; 1 drivers
v0x1c46570_0 .alias "b", 0 0, v0x1c54b90_0;
v0x1c465f0_0 .net "carryin", 0 0, L_0x1d296a0; 1 drivers
v0x1c466a0_0 .alias "carryout", 0 0, v0x1c54480_0;
v0x1c46720_0 .net "nco", 0 0, L_0x1d292d0; 1 drivers
v0x1c46800_0 .alias "sum", 0 0, v0x1c54a00_0;
S_0x1c45c50 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c45610;
 .timescale 0 0;
L_0x1d21e70/d .functor NAND 1, L_0x1d29600, L_0x1cc4d30, C4<1>, C4<1>;
L_0x1d21e70 .delay (20,20,20) L_0x1d21e70/d;
L_0x1d21fe0/d .functor NOR 1, L_0x1d29600, L_0x1cc4d30, C4<0>, C4<0>;
L_0x1d21fe0 .delay (20,20,20) L_0x1d21fe0/d;
L_0x1d220c0/d .functor NOT 1, L_0x1d21fe0, C4<0>, C4<0>, C4<0>;
L_0x1d220c0 .delay (10,10,10) L_0x1d220c0/d;
L_0x1d22180/d .functor NAND 1, L_0x1d220c0, L_0x1d21e70, C4<1>, C4<1>;
L_0x1d22180 .delay (20,20,20) L_0x1d22180/d;
L_0x1d22240/d .functor NOT 1, L_0x1d22180, C4<0>, C4<0>, C4<0>;
L_0x1d22240 .delay (10,10,10) L_0x1d22240/d;
v0x1c45d40_0 .alias "a", 0 0, v0x1c464b0_0;
v0x1c45de0_0 .alias "b", 0 0, v0x1c54b90_0;
v0x1c45e80_0 .net "nand_ab", 0 0, L_0x1d21e70; 1 drivers
v0x1c45f20_0 .net "nor_ab", 0 0, L_0x1d21fe0; 1 drivers
v0x1c45fa0_0 .net "nxor_ab", 0 0, L_0x1d22180; 1 drivers
v0x1c46040_0 .net "or_ab", 0 0, L_0x1d220c0; 1 drivers
v0x1c46120_0 .alias "result", 0 0, v0x1c46430_0;
S_0x1c45700 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c45610;
 .timescale 0 0;
L_0x1d28990/d .functor NAND 1, L_0x1d22240, L_0x1d296a0, C4<1>, C4<1>;
L_0x1d28990 .delay (20,20,20) L_0x1d28990/d;
L_0x1d28ac0/d .functor NOR 1, L_0x1d22240, L_0x1d296a0, C4<0>, C4<0>;
L_0x1d28ac0 .delay (20,20,20) L_0x1d28ac0/d;
L_0x1d28b60/d .functor NOT 1, L_0x1d28ac0, C4<0>, C4<0>, C4<0>;
L_0x1d28b60 .delay (10,10,10) L_0x1d28b60/d;
L_0x1d28c50/d .functor NAND 1, L_0x1d28b60, L_0x1d28990, C4<1>, C4<1>;
L_0x1d28c50 .delay (20,20,20) L_0x1d28c50/d;
L_0x1d28d90/d .functor NOT 1, L_0x1d28c50, C4<0>, C4<0>, C4<0>;
L_0x1d28d90 .delay (10,10,10) L_0x1d28d90/d;
v0x1c457f0_0 .alias "a", 0 0, v0x1c46430_0;
v0x1c45890_0 .alias "b", 0 0, v0x1c465f0_0;
v0x1c45930_0 .net "nand_ab", 0 0, L_0x1d28990; 1 drivers
v0x1c459d0_0 .net "nor_ab", 0 0, L_0x1d28ac0; 1 drivers
v0x1c45a50_0 .net "nxor_ab", 0 0, L_0x1d28c50; 1 drivers
v0x1c45af0_0 .net "or_ab", 0 0, L_0x1d28b60; 1 drivers
v0x1c45bd0_0 .alias "result", 0 0, v0x1c54a00_0;
S_0x1c450c0 .scope module, "xor_overflow" "xor_1bit" 2 80, 5 34, S_0x1b7cf60;
 .timescale 0 0;
L_0x1d28450/d .functor NAND 1, L_0x1d29ce0, L_0x1d236a0, C4<1>, C4<1>;
L_0x1d28450 .delay (20,20,20) L_0x1d28450/d;
L_0x1d284f0/d .functor NOR 1, L_0x1d29ce0, L_0x1d236a0, C4<0>, C4<0>;
L_0x1d284f0 .delay (20,20,20) L_0x1d284f0/d;
L_0x1d28620/d .functor NOT 1, L_0x1d284f0, C4<0>, C4<0>, C4<0>;
L_0x1d28620 .delay (10,10,10) L_0x1d28620/d;
L_0x1d28730/d .functor NAND 1, L_0x1d28620, L_0x1d28450, C4<1>, C4<1>;
L_0x1d28730 .delay (20,20,20) L_0x1d28730/d;
L_0x1d28890/d .functor NOT 1, L_0x1d28730, C4<0>, C4<0>, C4<0>;
L_0x1d28890 .delay (10,10,10) L_0x1d28890/d;
v0x1c451b0_0 .net "a", 0 0, L_0x1d29ce0; 1 drivers
v0x1c45250_0 .alias "b", 0 0, v0x1c54c10_0;
v0x1c452f0_0 .net "nand_ab", 0 0, L_0x1d28450; 1 drivers
v0x1c45390_0 .net "nor_ab", 0 0, L_0x1d284f0; 1 drivers
v0x1c45410_0 .net "nxor_ab", 0 0, L_0x1d28730; 1 drivers
v0x1c454b0_0 .net "or_ab", 0 0, L_0x1d28620; 1 drivers
v0x1c45590_0 .alias "result", 0 0, v0x1c54fd0_0;
S_0x1c44b90 .scope module, "xor_slt" "xor_1bit" 2 84, 5 34, S_0x1b7cf60;
 .timescale 0 0;
L_0x1ccae90/d .functor NAND 1, L_0x1d28d90, L_0x1d28890, C4<1>, C4<1>;
L_0x1ccae90 .delay (20,20,20) L_0x1ccae90/d;
L_0x1ccaf50/d .functor NOR 1, L_0x1d28d90, L_0x1d28890, C4<0>, C4<0>;
L_0x1ccaf50 .delay (20,20,20) L_0x1ccaf50/d;
L_0x1ccb030/d .functor NOT 1, L_0x1ccaf50, C4<0>, C4<0>, C4<0>;
L_0x1ccb030 .delay (10,10,10) L_0x1ccb030/d;
L_0x1ccb140/d .functor NAND 1, L_0x1ccb030, L_0x1ccae90, C4<1>, C4<1>;
L_0x1ccb140 .delay (20,20,20) L_0x1ccb140/d;
L_0x1d2a590/d .functor NOT 1, L_0x1ccb140, C4<0>, C4<0>, C4<0>;
L_0x1d2a590 .delay (10,10,10) L_0x1d2a590/d;
v0x1c44c80_0 .alias "a", 0 0, v0x1c54a00_0;
v0x1c44d40_0 .alias "b", 0 0, v0x1c54fd0_0;
v0x1c44de0_0 .net "nand_ab", 0 0, L_0x1ccae90; 1 drivers
v0x1c44e80_0 .net "nor_ab", 0 0, L_0x1ccaf50; 1 drivers
v0x1c44f00_0 .net "nxor_ab", 0 0, L_0x1ccb140; 1 drivers
v0x1c44fa0_0 .net "or_ab", 0 0, L_0x1ccb030; 1 drivers
v0x1c45040_0 .alias "result", 0 0, v0x1c54b10_0;
S_0x1c444c0 .scope module, "sltOut" "mux_1bit" 2 85, 3 2, S_0x1b7cf60;
 .timescale 0 0;
L_0x1d2a680/d .functor NAND 1, L_0x1d2a590, L_0x1d29740, C4<1>, C4<1>;
L_0x1d2a680 .delay (20,20,20) L_0x1d2a680/d;
L_0x1d2a7b0/d .functor NOT 1, L_0x1d2a680, C4<0>, C4<0>, C4<0>;
L_0x1d2a7b0 .delay (10,10,10) L_0x1d2a7b0/d;
L_0x1d2a8c0/d .functor NOT 1, L_0x1d29740, C4<0>, C4<0>, C4<0>;
L_0x1d2a8c0 .delay (10,10,10) L_0x1d2a8c0/d;
L_0x1d2a9d0/d .functor NAND 1, L_0x1d21410, L_0x1d2a8c0, C4<1>, C4<1>;
L_0x1d2a9d0 .delay (20,20,20) L_0x1d2a9d0/d;
L_0x1d2aae0/d .functor NOT 1, L_0x1d2a9d0, C4<0>, C4<0>, C4<0>;
L_0x1d2aae0 .delay (10,10,10) L_0x1d2aae0/d;
L_0x1d2ac00/d .functor NOR 1, L_0x1d2aae0, L_0x1d2a7b0, C4<0>, C4<0>;
L_0x1d2ac00 .delay (20,20,20) L_0x1d2ac00/d;
L_0x1d2ada0/d .functor NOT 1, L_0x1d2ac00, C4<0>, C4<0>, C4<0>;
L_0x1d2ada0 .delay (10,10,10) L_0x1d2ada0/d;
v0x1c445b0_0 .net "and_in0ncom", 0 0, L_0x1d2aae0; 1 drivers
v0x1c44630_0 .net "and_in1com", 0 0, L_0x1d2a7b0; 1 drivers
v0x1c446b0_0 .alias "in0", 0 0, v0x1c54980_0;
v0x1c44750_0 .alias "in1", 0 0, v0x1c54b10_0;
v0x1c447d0_0 .net "nand_in0ncom", 0 0, L_0x1d2a9d0; 1 drivers
v0x1c44870_0 .net "nand_in1com", 0 0, L_0x1d2a680; 1 drivers
v0x1c44910_0 .net "ncom", 0 0, L_0x1d2a8c0; 1 drivers
v0x1c449b0_0 .net "nor_wire", 0 0, L_0x1d2ac00; 1 drivers
v0x1c44a50_0 .net "result", 0 0, L_0x1d2ada0; 1 drivers
v0x1c44af0_0 .net "sel0", 0 0, L_0x1d29740; 1 drivers
S_0x1c3db40 .scope generate, "ALU32[1]" "ALU32[1]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c3c518 .param/l "i" 2 65, +C4<01>;
S_0x1c3dc70 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c3db40;
 .timescale 0 0;
L_0x1c6edb0/d .functor NOT 1, L_0x1c74b70, C4<0>, C4<0>, C4<0>;
L_0x1c6edb0 .delay (10,10,10) L_0x1c6edb0/d;
v0x1c439c0_0 .net "carryin", 0 0, L_0x1c74c10; 1 drivers
v0x1c43a60_0 .net "carryout", 0 0, L_0x1c70980; 1 drivers
v0x1c43ae0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c43b60_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c43be0_0 .net "notB", 0 0, L_0x1c6edb0; 1 drivers
v0x1c43c60_0 .net "operandA", 0 0, L_0x1c74ad0; 1 drivers
v0x1c43ce0_0 .net "operandB", 0 0, L_0x1c74b70; 1 drivers
v0x1c43df0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c43e70_0 .net "result", 0 0, L_0x1c74470; 1 drivers
v0x1c43f40_0 .net "trueB", 0 0, L_0x1c6f7c0; 1 drivers
v0x1c44020_0 .net "wAddSub", 0 0, L_0x1c702e0; 1 drivers
v0x1c44130_0 .net "wNandAnd", 0 0, L_0x1c71a40; 1 drivers
v0x1c442b0_0 .net "wNorOr", 0 0, L_0x1c72480; 1 drivers
v0x1c443c0_0 .net "wXor", 0 0, L_0x1c70fe0; 1 drivers
L_0x1c745a0 .part v0x1c53f70_0, 0, 1;
L_0x1c74640 .part v0x1c53f70_0, 1, 1;
L_0x1c74770 .part v0x1c53f70_0, 2, 1;
S_0x1c43240 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c3dc70;
 .timescale 0 0;
L_0x1c6f150/d .functor NAND 1, L_0x1c6edb0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c6f150 .delay (20,20,20) L_0x1c6f150/d;
L_0x1c6f230/d .functor NOT 1, L_0x1c6f150, C4<0>, C4<0>, C4<0>;
L_0x1c6f230 .delay (10,10,10) L_0x1c6f230/d;
L_0x1c6f360/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f360 .delay (10,10,10) L_0x1c6f360/d;
L_0x1c6f420/d .functor NAND 1, L_0x1c74b70, L_0x1c6f360, C4<1>, C4<1>;
L_0x1c6f420 .delay (20,20,20) L_0x1c6f420/d;
L_0x1c6f530/d .functor NOT 1, L_0x1c6f420, C4<0>, C4<0>, C4<0>;
L_0x1c6f530 .delay (10,10,10) L_0x1c6f530/d;
L_0x1c6f620/d .functor NOR 1, L_0x1c6f530, L_0x1c6f230, C4<0>, C4<0>;
L_0x1c6f620 .delay (20,20,20) L_0x1c6f620/d;
L_0x1c6f7c0/d .functor NOT 1, L_0x1c6f620, C4<0>, C4<0>, C4<0>;
L_0x1c6f7c0 .delay (10,10,10) L_0x1c6f7c0/d;
v0x1c43330_0 .net "and_in0ncom", 0 0, L_0x1c6f530; 1 drivers
v0x1c433f0_0 .net "and_in1com", 0 0, L_0x1c6f230; 1 drivers
v0x1c43490_0 .alias "in0", 0 0, v0x1c43ce0_0;
v0x1c43510_0 .alias "in1", 0 0, v0x1c43be0_0;
v0x1c43590_0 .net "nand_in0ncom", 0 0, L_0x1c6f420; 1 drivers
v0x1c43630_0 .net "nand_in1com", 0 0, L_0x1c6f150; 1 drivers
v0x1c436d0_0 .net "ncom", 0 0, L_0x1c6f360; 1 drivers
v0x1c43770_0 .net "nor_wire", 0 0, L_0x1c6f620; 1 drivers
v0x1c43810_0 .alias "result", 0 0, v0x1c43f40_0;
v0x1c438e0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c41f00 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c3dc70;
 .timescale 0 0;
L_0x1c703f0/d .functor NAND 1, L_0x1c74ad0, L_0x1c6f7c0, C4<1>, C4<1>;
L_0x1c703f0 .delay (20,20,20) L_0x1c703f0/d;
L_0x1c70560/d .functor NOT 1, L_0x1c703f0, C4<0>, C4<0>, C4<0>;
L_0x1c70560 .delay (10,10,10) L_0x1c70560/d;
L_0x1c70670/d .functor NAND 1, L_0x1c74c10, L_0x1c6fd40, C4<1>, C4<1>;
L_0x1c70670 .delay (20,20,20) L_0x1c70670/d;
L_0x1c70730/d .functor NOT 1, L_0x1c70670, C4<0>, C4<0>, C4<0>;
L_0x1c70730 .delay (10,10,10) L_0x1c70730/d;
L_0x1c70840/d .functor NOR 1, L_0x1c70730, L_0x1c70560, C4<0>, C4<0>;
L_0x1c70840 .delay (20,20,20) L_0x1c70840/d;
L_0x1c70980/d .functor NOT 1, L_0x1c70840, C4<0>, C4<0>, C4<0>;
L_0x1c70980 .delay (10,10,10) L_0x1c70980/d;
v0x1c42ae0_0 .net "And_AB", 0 0, L_0x1c70560; 1 drivers
v0x1c42b80_0 .net "And_XorAB_C", 0 0, L_0x1c70730; 1 drivers
v0x1c42c20_0 .net "Nand_AB", 0 0, L_0x1c703f0; 1 drivers
v0x1c42cc0_0 .net "Nand_XorAB_C", 0 0, L_0x1c70670; 1 drivers
v0x1c42d40_0 .net "Xor_AB", 0 0, L_0x1c6fd40; 1 drivers
v0x1c42e10_0 .alias "a", 0 0, v0x1c43c60_0;
v0x1c42f60_0 .alias "b", 0 0, v0x1c43f40_0;
v0x1c42fe0_0 .alias "carryin", 0 0, v0x1c439c0_0;
v0x1c43060_0 .alias "carryout", 0 0, v0x1c43a60_0;
v0x1c430e0_0 .net "nco", 0 0, L_0x1c70840; 1 drivers
v0x1c431c0_0 .alias "sum", 0 0, v0x1c44020_0;
S_0x1c42590 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c41f00;
 .timescale 0 0;
L_0x1c6f930/d .functor NAND 1, L_0x1c74ad0, L_0x1c6f7c0, C4<1>, C4<1>;
L_0x1c6f930 .delay (20,20,20) L_0x1c6f930/d;
L_0x1c6f9f0/d .functor NOR 1, L_0x1c74ad0, L_0x1c6f7c0, C4<0>, C4<0>;
L_0x1c6f9f0 .delay (20,20,20) L_0x1c6f9f0/d;
L_0x1c6fad0/d .functor NOT 1, L_0x1c6f9f0, C4<0>, C4<0>, C4<0>;
L_0x1c6fad0 .delay (10,10,10) L_0x1c6fad0/d;
L_0x1c6fbe0/d .functor NAND 1, L_0x1c6fad0, L_0x1c6f930, C4<1>, C4<1>;
L_0x1c6fbe0 .delay (20,20,20) L_0x1c6fbe0/d;
L_0x1c6fd40/d .functor NOT 1, L_0x1c6fbe0, C4<0>, C4<0>, C4<0>;
L_0x1c6fd40 .delay (10,10,10) L_0x1c6fd40/d;
v0x1c42680_0 .alias "a", 0 0, v0x1c43c60_0;
v0x1c42720_0 .alias "b", 0 0, v0x1c43f40_0;
v0x1c427c0_0 .net "nand_ab", 0 0, L_0x1c6f930; 1 drivers
v0x1c42860_0 .net "nor_ab", 0 0, L_0x1c6f9f0; 1 drivers
v0x1c428e0_0 .net "nxor_ab", 0 0, L_0x1c6fbe0; 1 drivers
v0x1c42980_0 .net "or_ab", 0 0, L_0x1c6fad0; 1 drivers
v0x1c42a60_0 .alias "result", 0 0, v0x1c42d40_0;
S_0x1c41ff0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c41f00;
 .timescale 0 0;
L_0x1c6fe50/d .functor NAND 1, L_0x1c6fd40, L_0x1c74c10, C4<1>, C4<1>;
L_0x1c6fe50 .delay (20,20,20) L_0x1c6fe50/d;
L_0x1c6ffa0/d .functor NOR 1, L_0x1c6fd40, L_0x1c74c10, C4<0>, C4<0>;
L_0x1c6ffa0 .delay (20,20,20) L_0x1c6ffa0/d;
L_0x1c70110/d .functor NOT 1, L_0x1c6ffa0, C4<0>, C4<0>, C4<0>;
L_0x1c70110 .delay (10,10,10) L_0x1c70110/d;
L_0x1c701d0/d .functor NAND 1, L_0x1c70110, L_0x1c6fe50, C4<1>, C4<1>;
L_0x1c701d0 .delay (20,20,20) L_0x1c701d0/d;
L_0x1c702e0/d .functor NOT 1, L_0x1c701d0, C4<0>, C4<0>, C4<0>;
L_0x1c702e0 .delay (10,10,10) L_0x1c702e0/d;
v0x1c420e0_0 .alias "a", 0 0, v0x1c42d40_0;
v0x1c42180_0 .alias "b", 0 0, v0x1c439c0_0;
v0x1c42220_0 .net "nand_ab", 0 0, L_0x1c6fe50; 1 drivers
v0x1c422c0_0 .net "nor_ab", 0 0, L_0x1c6ffa0; 1 drivers
v0x1c42340_0 .net "nxor_ab", 0 0, L_0x1c701d0; 1 drivers
v0x1c423e0_0 .net "or_ab", 0 0, L_0x1c70110; 1 drivers
v0x1c424c0_0 .alias "result", 0 0, v0x1c44020_0;
S_0x1c419b0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c3dc70;
 .timescale 0 0;
L_0x1c70b40/d .functor NAND 1, L_0x1c74ad0, L_0x1c74b70, C4<1>, C4<1>;
L_0x1c70b40 .delay (20,20,20) L_0x1c70b40/d;
L_0x1c70c00/d .functor NOR 1, L_0x1c74ad0, L_0x1c74b70, C4<0>, C4<0>;
L_0x1c70c00 .delay (20,20,20) L_0x1c70c00/d;
L_0x1c70d90/d .functor NOT 1, L_0x1c70c00, C4<0>, C4<0>, C4<0>;
L_0x1c70d90 .delay (10,10,10) L_0x1c70d90/d;
L_0x1c70e80/d .functor NAND 1, L_0x1c70d90, L_0x1c70b40, C4<1>, C4<1>;
L_0x1c70e80 .delay (20,20,20) L_0x1c70e80/d;
L_0x1c70fe0/d .functor NOT 1, L_0x1c70e80, C4<0>, C4<0>, C4<0>;
L_0x1c70fe0 .delay (10,10,10) L_0x1c70fe0/d;
v0x1c41aa0_0 .alias "a", 0 0, v0x1c43c60_0;
v0x1c41b20_0 .alias "b", 0 0, v0x1c43ce0_0;
v0x1c41bf0_0 .net "nand_ab", 0 0, L_0x1c70b40; 1 drivers
v0x1c41c70_0 .net "nor_ab", 0 0, L_0x1c70c00; 1 drivers
v0x1c41cf0_0 .net "nxor_ab", 0 0, L_0x1c70e80; 1 drivers
v0x1c41d70_0 .net "or_ab", 0 0, L_0x1c70d90; 1 drivers
v0x1c41e30_0 .alias "result", 0 0, v0x1c443c0_0;
S_0x1c40dc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c3dc70;
 .timescale 0 0;
L_0x1c71130/d .functor NAND 1, L_0x1c74ad0, L_0x1c74b70, C4<1>, C4<1>;
L_0x1c71130 .delay (20,20,20) L_0x1c71130/d;
L_0x1c71260/d .functor NOT 1, L_0x1c71130, C4<0>, C4<0>, C4<0>;
L_0x1c71260 .delay (10,10,10) L_0x1c71260/d;
v0x1c41630_0 .alias "a", 0 0, v0x1c43c60_0;
v0x1c416d0_0 .net "and_ab", 0 0, L_0x1c71260; 1 drivers
v0x1c41750_0 .alias "b", 0 0, v0x1c43ce0_0;
v0x1c417d0_0 .net "nand_ab", 0 0, L_0x1c71130; 1 drivers
v0x1c418b0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c41930_0 .alias "result", 0 0, v0x1c44130_0;
S_0x1c40eb0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c40dc0;
 .timescale 0 0;
L_0x1c713b0/d .functor NAND 1, L_0x1c71260, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c713b0 .delay (20,20,20) L_0x1c713b0/d;
L_0x1c71470/d .functor NOT 1, L_0x1c713b0, C4<0>, C4<0>, C4<0>;
L_0x1c71470 .delay (10,10,10) L_0x1c71470/d;
L_0x1c715a0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c715a0 .delay (10,10,10) L_0x1c715a0/d;
L_0x1c71660/d .functor NAND 1, L_0x1c71130, L_0x1c715a0, C4<1>, C4<1>;
L_0x1c71660 .delay (20,20,20) L_0x1c71660/d;
L_0x1c717b0/d .functor NOT 1, L_0x1c71660, C4<0>, C4<0>, C4<0>;
L_0x1c717b0 .delay (10,10,10) L_0x1c717b0/d;
L_0x1c718a0/d .functor NOR 1, L_0x1c717b0, L_0x1c71470, C4<0>, C4<0>;
L_0x1c718a0 .delay (20,20,20) L_0x1c718a0/d;
L_0x1c71a40/d .functor NOT 1, L_0x1c718a0, C4<0>, C4<0>, C4<0>;
L_0x1c71a40 .delay (10,10,10) L_0x1c71a40/d;
v0x1c40fa0_0 .net "and_in0ncom", 0 0, L_0x1c717b0; 1 drivers
v0x1c41020_0 .net "and_in1com", 0 0, L_0x1c71470; 1 drivers
v0x1c410a0_0 .alias "in0", 0 0, v0x1c417d0_0;
v0x1c41140_0 .alias "in1", 0 0, v0x1c416d0_0;
v0x1c411c0_0 .net "nand_in0ncom", 0 0, L_0x1c71660; 1 drivers
v0x1c41260_0 .net "nand_in1com", 0 0, L_0x1c713b0; 1 drivers
v0x1c41340_0 .net "ncom", 0 0, L_0x1c715a0; 1 drivers
v0x1c413e0_0 .net "nor_wire", 0 0, L_0x1c718a0; 1 drivers
v0x1c41480_0 .alias "result", 0 0, v0x1c44130_0;
v0x1c41550_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c40320 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c3dc70;
 .timescale 0 0;
L_0x1c71b70/d .functor NOR 1, L_0x1c74ad0, L_0x1c74b70, C4<0>, C4<0>;
L_0x1c71b70 .delay (20,20,20) L_0x1c71b70/d;
L_0x1c71ca0/d .functor NOT 1, L_0x1c71b70, C4<0>, C4<0>, C4<0>;
L_0x1c71ca0 .delay (10,10,10) L_0x1c71ca0/d;
v0x1c40aa0_0 .alias "a", 0 0, v0x1c43c60_0;
v0x1c40b20_0 .alias "b", 0 0, v0x1c43ce0_0;
v0x1c40bc0_0 .net "nor_ab", 0 0, L_0x1c71b70; 1 drivers
v0x1c40c40_0 .net "or_ab", 0 0, L_0x1c71ca0; 1 drivers
v0x1c40cc0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c40d40_0 .alias "result", 0 0, v0x1c442b0_0;
S_0x1c40410 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c40320;
 .timescale 0 0;
L_0x1c71df0/d .functor NAND 1, L_0x1c71ca0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c71df0 .delay (20,20,20) L_0x1c71df0/d;
L_0x1c71eb0/d .functor NOT 1, L_0x1c71df0, C4<0>, C4<0>, C4<0>;
L_0x1c71eb0 .delay (10,10,10) L_0x1c71eb0/d;
L_0x1c71fe0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c71fe0 .delay (10,10,10) L_0x1c71fe0/d;
L_0x1c720a0/d .functor NAND 1, L_0x1c71b70, L_0x1c71fe0, C4<1>, C4<1>;
L_0x1c720a0 .delay (20,20,20) L_0x1c720a0/d;
L_0x1c721f0/d .functor NOT 1, L_0x1c720a0, C4<0>, C4<0>, C4<0>;
L_0x1c721f0 .delay (10,10,10) L_0x1c721f0/d;
L_0x1c722e0/d .functor NOR 1, L_0x1c721f0, L_0x1c71eb0, C4<0>, C4<0>;
L_0x1c722e0 .delay (20,20,20) L_0x1c722e0/d;
L_0x1c72480/d .functor NOT 1, L_0x1c722e0, C4<0>, C4<0>, C4<0>;
L_0x1c72480 .delay (10,10,10) L_0x1c72480/d;
v0x1c40500_0 .net "and_in0ncom", 0 0, L_0x1c721f0; 1 drivers
v0x1c40580_0 .net "and_in1com", 0 0, L_0x1c71eb0; 1 drivers
v0x1c40600_0 .alias "in0", 0 0, v0x1c40bc0_0;
v0x1c40680_0 .alias "in1", 0 0, v0x1c40c40_0;
v0x1c40700_0 .net "nand_in0ncom", 0 0, L_0x1c720a0; 1 drivers
v0x1c40780_0 .net "nand_in1com", 0 0, L_0x1c71df0; 1 drivers
v0x1c40800_0 .net "ncom", 0 0, L_0x1c71fe0; 1 drivers
v0x1c40880_0 .net "nor_wire", 0 0, L_0x1c722e0; 1 drivers
v0x1c40950_0 .alias "result", 0 0, v0x1c442b0_0;
v0x1c40a20_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c3dd60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c3dc70;
 .timescale 0 0;
v0x1c3fb70_0 .alias "in0", 0 0, v0x1c44020_0;
v0x1c3fc20_0 .alias "in1", 0 0, v0x1c443c0_0;
v0x1c3fcd0_0 .alias "in2", 0 0, v0x1c44130_0;
v0x1c3fd80_0 .alias "in3", 0 0, v0x1c442b0_0;
v0x1c3fe60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c3ff10_0 .alias "result", 0 0, v0x1c43e70_0;
v0x1c3ff90_0 .net "sel0", 0 0, L_0x1c745a0; 1 drivers
v0x1c40010_0 .net "sel1", 0 0, L_0x1c74640; 1 drivers
v0x1c40090_0 .net "sel2", 0 0, L_0x1c74770; 1 drivers
v0x1c40140_0 .net "w0", 0 0, L_0x1c72c40; 1 drivers
v0x1c40220_0 .net "w1", 0 0, L_0x1c733c0; 1 drivers
v0x1c402a0_0 .net "w2", 0 0, L_0x1c73c10; 1 drivers
S_0x1c3f420 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c3dd60;
 .timescale 0 0;
L_0x1c725b0/d .functor NAND 1, L_0x1c70fe0, L_0x1c745a0, C4<1>, C4<1>;
L_0x1c725b0 .delay (20,20,20) L_0x1c725b0/d;
L_0x1c72670/d .functor NOT 1, L_0x1c725b0, C4<0>, C4<0>, C4<0>;
L_0x1c72670 .delay (10,10,10) L_0x1c72670/d;
L_0x1c727a0/d .functor NOT 1, L_0x1c745a0, C4<0>, C4<0>, C4<0>;
L_0x1c727a0 .delay (10,10,10) L_0x1c727a0/d;
L_0x1c728f0/d .functor NAND 1, L_0x1c702e0, L_0x1c727a0, C4<1>, C4<1>;
L_0x1c728f0 .delay (20,20,20) L_0x1c728f0/d;
L_0x1c729b0/d .functor NOT 1, L_0x1c728f0, C4<0>, C4<0>, C4<0>;
L_0x1c729b0 .delay (10,10,10) L_0x1c729b0/d;
L_0x1c72aa0/d .functor NOR 1, L_0x1c729b0, L_0x1c72670, C4<0>, C4<0>;
L_0x1c72aa0 .delay (20,20,20) L_0x1c72aa0/d;
L_0x1c72c40/d .functor NOT 1, L_0x1c72aa0, C4<0>, C4<0>, C4<0>;
L_0x1c72c40 .delay (10,10,10) L_0x1c72c40/d;
v0x1c3f510_0 .net "and_in0ncom", 0 0, L_0x1c729b0; 1 drivers
v0x1c3f5d0_0 .net "and_in1com", 0 0, L_0x1c72670; 1 drivers
v0x1c3f670_0 .alias "in0", 0 0, v0x1c44020_0;
v0x1c3f710_0 .alias "in1", 0 0, v0x1c443c0_0;
v0x1c3f790_0 .net "nand_in0ncom", 0 0, L_0x1c728f0; 1 drivers
v0x1c3f830_0 .net "nand_in1com", 0 0, L_0x1c725b0; 1 drivers
v0x1c3f8d0_0 .net "ncom", 0 0, L_0x1c727a0; 1 drivers
v0x1c3f970_0 .net "nor_wire", 0 0, L_0x1c72aa0; 1 drivers
v0x1c3fa10_0 .alias "result", 0 0, v0x1c40140_0;
v0x1c3fa90_0 .alias "sel0", 0 0, v0x1c3ff90_0;
S_0x1c3ecd0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c3dd60;
 .timescale 0 0;
L_0x1c72d70/d .functor NAND 1, L_0x1c72480, L_0x1c745a0, C4<1>, C4<1>;
L_0x1c72d70 .delay (20,20,20) L_0x1c72d70/d;
L_0x1c72e30/d .functor NOT 1, L_0x1c72d70, C4<0>, C4<0>, C4<0>;
L_0x1c72e30 .delay (10,10,10) L_0x1c72e30/d;
L_0x1c72f60/d .functor NOT 1, L_0x1c745a0, C4<0>, C4<0>, C4<0>;
L_0x1c72f60 .delay (10,10,10) L_0x1c72f60/d;
L_0x1c73020/d .functor NAND 1, L_0x1c71a40, L_0x1c72f60, C4<1>, C4<1>;
L_0x1c73020 .delay (20,20,20) L_0x1c73020/d;
L_0x1c73130/d .functor NOT 1, L_0x1c73020, C4<0>, C4<0>, C4<0>;
L_0x1c73130 .delay (10,10,10) L_0x1c73130/d;
L_0x1c73220/d .functor NOR 1, L_0x1c73130, L_0x1c72e30, C4<0>, C4<0>;
L_0x1c73220 .delay (20,20,20) L_0x1c73220/d;
L_0x1c733c0/d .functor NOT 1, L_0x1c73220, C4<0>, C4<0>, C4<0>;
L_0x1c733c0 .delay (10,10,10) L_0x1c733c0/d;
v0x1c3edc0_0 .net "and_in0ncom", 0 0, L_0x1c73130; 1 drivers
v0x1c3ee80_0 .net "and_in1com", 0 0, L_0x1c72e30; 1 drivers
v0x1c3ef20_0 .alias "in0", 0 0, v0x1c44130_0;
v0x1c3efc0_0 .alias "in1", 0 0, v0x1c442b0_0;
v0x1c3f040_0 .net "nand_in0ncom", 0 0, L_0x1c73020; 1 drivers
v0x1c3f0e0_0 .net "nand_in1com", 0 0, L_0x1c72d70; 1 drivers
v0x1c3f180_0 .net "ncom", 0 0, L_0x1c72f60; 1 drivers
v0x1c3f220_0 .net "nor_wire", 0 0, L_0x1c73220; 1 drivers
v0x1c3f2c0_0 .alias "result", 0 0, v0x1c40220_0;
v0x1c3f340_0 .alias "sel0", 0 0, v0x1c3ff90_0;
S_0x1c3e580 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c3dd60;
 .timescale 0 0;
L_0x1c734f0/d .functor NAND 1, L_0x1c733c0, L_0x1c74640, C4<1>, C4<1>;
L_0x1c734f0 .delay (20,20,20) L_0x1c734f0/d;
L_0x1c73640/d .functor NOT 1, L_0x1c734f0, C4<0>, C4<0>, C4<0>;
L_0x1c73640 .delay (10,10,10) L_0x1c73640/d;
L_0x1c73770/d .functor NOT 1, L_0x1c74640, C4<0>, C4<0>, C4<0>;
L_0x1c73770 .delay (10,10,10) L_0x1c73770/d;
L_0x1c73830/d .functor NAND 1, L_0x1c72c40, L_0x1c73770, C4<1>, C4<1>;
L_0x1c73830 .delay (20,20,20) L_0x1c73830/d;
L_0x1c73980/d .functor NOT 1, L_0x1c73830, C4<0>, C4<0>, C4<0>;
L_0x1c73980 .delay (10,10,10) L_0x1c73980/d;
L_0x1c73a70/d .functor NOR 1, L_0x1c73980, L_0x1c73640, C4<0>, C4<0>;
L_0x1c73a70 .delay (20,20,20) L_0x1c73a70/d;
L_0x1c73c10/d .functor NOT 1, L_0x1c73a70, C4<0>, C4<0>, C4<0>;
L_0x1c73c10 .delay (10,10,10) L_0x1c73c10/d;
v0x1c3e670_0 .net "and_in0ncom", 0 0, L_0x1c73980; 1 drivers
v0x1c3e730_0 .net "and_in1com", 0 0, L_0x1c73640; 1 drivers
v0x1c3e7d0_0 .alias "in0", 0 0, v0x1c40140_0;
v0x1c3e870_0 .alias "in1", 0 0, v0x1c40220_0;
v0x1c3e8f0_0 .net "nand_in0ncom", 0 0, L_0x1c73830; 1 drivers
v0x1c3e990_0 .net "nand_in1com", 0 0, L_0x1c734f0; 1 drivers
v0x1c3ea30_0 .net "ncom", 0 0, L_0x1c73770; 1 drivers
v0x1c3ead0_0 .net "nor_wire", 0 0, L_0x1c73a70; 1 drivers
v0x1c3eb70_0 .alias "result", 0 0, v0x1c402a0_0;
v0x1c3ebf0_0 .alias "sel0", 0 0, v0x1c40010_0;
S_0x1c3de50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c3dd60;
 .timescale 0 0;
L_0x1c73d40/d .functor NAND 1, C4<0>, L_0x1c74770, C4<1>, C4<1>;
L_0x1c73d40 .delay (20,20,20) L_0x1c73d40/d;
L_0x1c73ea0/d .functor NOT 1, L_0x1c73d40, C4<0>, C4<0>, C4<0>;
L_0x1c73ea0 .delay (10,10,10) L_0x1c73ea0/d;
L_0x1c73fd0/d .functor NOT 1, L_0x1c74770, C4<0>, C4<0>, C4<0>;
L_0x1c73fd0 .delay (10,10,10) L_0x1c73fd0/d;
L_0x1c74090/d .functor NAND 1, L_0x1c73c10, L_0x1c73fd0, C4<1>, C4<1>;
L_0x1c74090 .delay (20,20,20) L_0x1c74090/d;
L_0x1c741e0/d .functor NOT 1, L_0x1c74090, C4<0>, C4<0>, C4<0>;
L_0x1c741e0 .delay (10,10,10) L_0x1c741e0/d;
L_0x1c742d0/d .functor NOR 1, L_0x1c741e0, L_0x1c73ea0, C4<0>, C4<0>;
L_0x1c742d0 .delay (20,20,20) L_0x1c742d0/d;
L_0x1c74470/d .functor NOT 1, L_0x1c742d0, C4<0>, C4<0>, C4<0>;
L_0x1c74470 .delay (10,10,10) L_0x1c74470/d;
v0x1c3df40_0 .net "and_in0ncom", 0 0, L_0x1c741e0; 1 drivers
v0x1c3dfc0_0 .net "and_in1com", 0 0, L_0x1c73ea0; 1 drivers
v0x1c3e060_0 .alias "in0", 0 0, v0x1c402a0_0;
v0x1c3e100_0 .alias "in1", 0 0, v0x1c3fe60_0;
v0x1c3e180_0 .net "nand_in0ncom", 0 0, L_0x1c74090; 1 drivers
v0x1c3e220_0 .net "nand_in1com", 0 0, L_0x1c73d40; 1 drivers
v0x1c3e300_0 .net "ncom", 0 0, L_0x1c73fd0; 1 drivers
v0x1c3e3a0_0 .net "nor_wire", 0 0, L_0x1c742d0; 1 drivers
v0x1c3e440_0 .alias "result", 0 0, v0x1c43e70_0;
v0x1c3e4e0_0 .alias "sel0", 0 0, v0x1c40090_0;
S_0x1c37160 .scope generate, "ALU32[2]" "ALU32[2]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c35b38 .param/l "i" 2 65, +C4<010>;
S_0x1c37290 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c37160;
 .timescale 0 0;
L_0x1c74d00/d .functor NOT 1, L_0x1c7a5b0, C4<0>, C4<0>, C4<0>;
L_0x1c74d00 .delay (10,10,10) L_0x1c74d00/d;
v0x1c3d040_0 .net "carryin", 0 0, L_0x1c7a650; 1 drivers
v0x1c3d0e0_0 .net "carryout", 0 0, L_0x1c76640; 1 drivers
v0x1c3d160_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c3d1e0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c3d260_0 .net "notB", 0 0, L_0x1c74d00; 1 drivers
v0x1c3d2e0_0 .net "operandA", 0 0, L_0x1c7a510; 1 drivers
v0x1c3d360_0 .net "operandB", 0 0, L_0x1c7a5b0; 1 drivers
v0x1c3d470_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c3d4f0_0 .net "result", 0 0, L_0x1c79e50; 1 drivers
v0x1c3d5c0_0 .net "trueB", 0 0, L_0x1c75480; 1 drivers
v0x1c3d6a0_0 .net "wAddSub", 0 0, L_0x1c75fa0; 1 drivers
v0x1c3d7b0_0 .net "wNandAnd", 0 0, L_0x1c774e0; 1 drivers
v0x1c3d930_0 .net "wNorOr", 0 0, L_0x1c77e60; 1 drivers
v0x1c3da40_0 .net "wXor", 0 0, L_0x1c76ca0; 1 drivers
L_0x1c79f80 .part v0x1c53f70_0, 0, 1;
L_0x1c7a020 .part v0x1c53f70_0, 1, 1;
L_0x1c7a150 .part v0x1c53f70_0, 2, 1;
S_0x1c3c8c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c37290;
 .timescale 0 0;
L_0x1c74e10/d .functor NAND 1, L_0x1c74d00, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c74e10 .delay (20,20,20) L_0x1c74e10/d;
L_0x1c74ef0/d .functor NOT 1, L_0x1c74e10, C4<0>, C4<0>, C4<0>;
L_0x1c74ef0 .delay (10,10,10) L_0x1c74ef0/d;
L_0x1c75020/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c75020 .delay (10,10,10) L_0x1c75020/d;
L_0x1c750e0/d .functor NAND 1, L_0x1c7a5b0, L_0x1c75020, C4<1>, C4<1>;
L_0x1c750e0 .delay (20,20,20) L_0x1c750e0/d;
L_0x1c751f0/d .functor NOT 1, L_0x1c750e0, C4<0>, C4<0>, C4<0>;
L_0x1c751f0 .delay (10,10,10) L_0x1c751f0/d;
L_0x1c752e0/d .functor NOR 1, L_0x1c751f0, L_0x1c74ef0, C4<0>, C4<0>;
L_0x1c752e0 .delay (20,20,20) L_0x1c752e0/d;
L_0x1c75480/d .functor NOT 1, L_0x1c752e0, C4<0>, C4<0>, C4<0>;
L_0x1c75480 .delay (10,10,10) L_0x1c75480/d;
v0x1c3c9b0_0 .net "and_in0ncom", 0 0, L_0x1c751f0; 1 drivers
v0x1c3ca70_0 .net "and_in1com", 0 0, L_0x1c74ef0; 1 drivers
v0x1c3cb10_0 .alias "in0", 0 0, v0x1c3d360_0;
v0x1c3cb90_0 .alias "in1", 0 0, v0x1c3d260_0;
v0x1c3cc10_0 .net "nand_in0ncom", 0 0, L_0x1c750e0; 1 drivers
v0x1c3ccb0_0 .net "nand_in1com", 0 0, L_0x1c74e10; 1 drivers
v0x1c3cd50_0 .net "ncom", 0 0, L_0x1c75020; 1 drivers
v0x1c3cdf0_0 .net "nor_wire", 0 0, L_0x1c752e0; 1 drivers
v0x1c3ce90_0 .alias "result", 0 0, v0x1c3d5c0_0;
v0x1c3cf60_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c3b580 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c37290;
 .timescale 0 0;
L_0x1c760b0/d .functor NAND 1, L_0x1c7a510, L_0x1c75480, C4<1>, C4<1>;
L_0x1c760b0 .delay (20,20,20) L_0x1c760b0/d;
L_0x1c76220/d .functor NOT 1, L_0x1c760b0, C4<0>, C4<0>, C4<0>;
L_0x1c76220 .delay (10,10,10) L_0x1c76220/d;
L_0x1c76330/d .functor NAND 1, L_0x1c7a650, L_0x1c75a00, C4<1>, C4<1>;
L_0x1c76330 .delay (20,20,20) L_0x1c76330/d;
L_0x1c763f0/d .functor NOT 1, L_0x1c76330, C4<0>, C4<0>, C4<0>;
L_0x1c763f0 .delay (10,10,10) L_0x1c763f0/d;
L_0x1c76500/d .functor NOR 1, L_0x1c763f0, L_0x1c76220, C4<0>, C4<0>;
L_0x1c76500 .delay (20,20,20) L_0x1c76500/d;
L_0x1c76640/d .functor NOT 1, L_0x1c76500, C4<0>, C4<0>, C4<0>;
L_0x1c76640 .delay (10,10,10) L_0x1c76640/d;
v0x1c3c160_0 .net "And_AB", 0 0, L_0x1c76220; 1 drivers
v0x1c3c200_0 .net "And_XorAB_C", 0 0, L_0x1c763f0; 1 drivers
v0x1c3c2a0_0 .net "Nand_AB", 0 0, L_0x1c760b0; 1 drivers
v0x1c3c340_0 .net "Nand_XorAB_C", 0 0, L_0x1c76330; 1 drivers
v0x1c3c3c0_0 .net "Xor_AB", 0 0, L_0x1c75a00; 1 drivers
v0x1c3c490_0 .alias "a", 0 0, v0x1c3d2e0_0;
v0x1c3c5e0_0 .alias "b", 0 0, v0x1c3d5c0_0;
v0x1c3c660_0 .alias "carryin", 0 0, v0x1c3d040_0;
v0x1c3c6e0_0 .alias "carryout", 0 0, v0x1c3d0e0_0;
v0x1c3c760_0 .net "nco", 0 0, L_0x1c76500; 1 drivers
v0x1c3c840_0 .alias "sum", 0 0, v0x1c3d6a0_0;
S_0x1c3bc10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c3b580;
 .timescale 0 0;
L_0x1c755f0/d .functor NAND 1, L_0x1c7a510, L_0x1c75480, C4<1>, C4<1>;
L_0x1c755f0 .delay (20,20,20) L_0x1c755f0/d;
L_0x1c756b0/d .functor NOR 1, L_0x1c7a510, L_0x1c75480, C4<0>, C4<0>;
L_0x1c756b0 .delay (20,20,20) L_0x1c756b0/d;
L_0x1c75790/d .functor NOT 1, L_0x1c756b0, C4<0>, C4<0>, C4<0>;
L_0x1c75790 .delay (10,10,10) L_0x1c75790/d;
L_0x1c758a0/d .functor NAND 1, L_0x1c75790, L_0x1c755f0, C4<1>, C4<1>;
L_0x1c758a0 .delay (20,20,20) L_0x1c758a0/d;
L_0x1c75a00/d .functor NOT 1, L_0x1c758a0, C4<0>, C4<0>, C4<0>;
L_0x1c75a00 .delay (10,10,10) L_0x1c75a00/d;
v0x1c3bd00_0 .alias "a", 0 0, v0x1c3d2e0_0;
v0x1c3bda0_0 .alias "b", 0 0, v0x1c3d5c0_0;
v0x1c3be40_0 .net "nand_ab", 0 0, L_0x1c755f0; 1 drivers
v0x1c3bee0_0 .net "nor_ab", 0 0, L_0x1c756b0; 1 drivers
v0x1c3bf60_0 .net "nxor_ab", 0 0, L_0x1c758a0; 1 drivers
v0x1c3c000_0 .net "or_ab", 0 0, L_0x1c75790; 1 drivers
v0x1c3c0e0_0 .alias "result", 0 0, v0x1c3c3c0_0;
S_0x1c3b670 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c3b580;
 .timescale 0 0;
L_0x1c75b10/d .functor NAND 1, L_0x1c75a00, L_0x1c7a650, C4<1>, C4<1>;
L_0x1c75b10 .delay (20,20,20) L_0x1c75b10/d;
L_0x1c75c60/d .functor NOR 1, L_0x1c75a00, L_0x1c7a650, C4<0>, C4<0>;
L_0x1c75c60 .delay (20,20,20) L_0x1c75c60/d;
L_0x1c75dd0/d .functor NOT 1, L_0x1c75c60, C4<0>, C4<0>, C4<0>;
L_0x1c75dd0 .delay (10,10,10) L_0x1c75dd0/d;
L_0x1c75e90/d .functor NAND 1, L_0x1c75dd0, L_0x1c75b10, C4<1>, C4<1>;
L_0x1c75e90 .delay (20,20,20) L_0x1c75e90/d;
L_0x1c75fa0/d .functor NOT 1, L_0x1c75e90, C4<0>, C4<0>, C4<0>;
L_0x1c75fa0 .delay (10,10,10) L_0x1c75fa0/d;
v0x1c3b760_0 .alias "a", 0 0, v0x1c3c3c0_0;
v0x1c3b800_0 .alias "b", 0 0, v0x1c3d040_0;
v0x1c3b8a0_0 .net "nand_ab", 0 0, L_0x1c75b10; 1 drivers
v0x1c3b940_0 .net "nor_ab", 0 0, L_0x1c75c60; 1 drivers
v0x1c3b9c0_0 .net "nxor_ab", 0 0, L_0x1c75e90; 1 drivers
v0x1c3ba60_0 .net "or_ab", 0 0, L_0x1c75dd0; 1 drivers
v0x1c3bb40_0 .alias "result", 0 0, v0x1c3d6a0_0;
S_0x1c3b030 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c37290;
 .timescale 0 0;
L_0x1c76800/d .functor NAND 1, L_0x1c7a510, L_0x1c7a5b0, C4<1>, C4<1>;
L_0x1c76800 .delay (20,20,20) L_0x1c76800/d;
L_0x1c768c0/d .functor NOR 1, L_0x1c7a510, L_0x1c7a5b0, C4<0>, C4<0>;
L_0x1c768c0 .delay (20,20,20) L_0x1c768c0/d;
L_0x1c76a50/d .functor NOT 1, L_0x1c768c0, C4<0>, C4<0>, C4<0>;
L_0x1c76a50 .delay (10,10,10) L_0x1c76a50/d;
L_0x1c76b40/d .functor NAND 1, L_0x1c76a50, L_0x1c76800, C4<1>, C4<1>;
L_0x1c76b40 .delay (20,20,20) L_0x1c76b40/d;
L_0x1c76ca0/d .functor NOT 1, L_0x1c76b40, C4<0>, C4<0>, C4<0>;
L_0x1c76ca0 .delay (10,10,10) L_0x1c76ca0/d;
v0x1c3b120_0 .alias "a", 0 0, v0x1c3d2e0_0;
v0x1c3b1a0_0 .alias "b", 0 0, v0x1c3d360_0;
v0x1c3b270_0 .net "nand_ab", 0 0, L_0x1c76800; 1 drivers
v0x1c3b2f0_0 .net "nor_ab", 0 0, L_0x1c768c0; 1 drivers
v0x1c3b370_0 .net "nxor_ab", 0 0, L_0x1c76b40; 1 drivers
v0x1c3b3f0_0 .net "or_ab", 0 0, L_0x1c76a50; 1 drivers
v0x1c3b4b0_0 .alias "result", 0 0, v0x1c3da40_0;
S_0x1c3a440 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c37290;
 .timescale 0 0;
L_0x1c76df0/d .functor NAND 1, L_0x1c7a510, L_0x1c7a5b0, C4<1>, C4<1>;
L_0x1c76df0 .delay (20,20,20) L_0x1c76df0/d;
L_0x1c76f20/d .functor NOT 1, L_0x1c76df0, C4<0>, C4<0>, C4<0>;
L_0x1c76f20 .delay (10,10,10) L_0x1c76f20/d;
v0x1c3acb0_0 .alias "a", 0 0, v0x1c3d2e0_0;
v0x1c3ad50_0 .net "and_ab", 0 0, L_0x1c76f20; 1 drivers
v0x1c3add0_0 .alias "b", 0 0, v0x1c3d360_0;
v0x1c3ae50_0 .net "nand_ab", 0 0, L_0x1c76df0; 1 drivers
v0x1c3af30_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c3afb0_0 .alias "result", 0 0, v0x1c3d7b0_0;
S_0x1c3a530 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c3a440;
 .timescale 0 0;
L_0x1c66530/d .functor NAND 1, L_0x1c76f20, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c66530 .delay (20,20,20) L_0x1c66530/d;
L_0x1c76ff0/d .functor NOT 1, L_0x1c66530, C4<0>, C4<0>, C4<0>;
L_0x1c76ff0 .delay (10,10,10) L_0x1c76ff0/d;
L_0x1c770a0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c770a0 .delay (10,10,10) L_0x1c770a0/d;
L_0x1c77140/d .functor NAND 1, L_0x1c76df0, L_0x1c770a0, C4<1>, C4<1>;
L_0x1c77140 .delay (20,20,20) L_0x1c77140/d;
L_0x1c77270/d .functor NOT 1, L_0x1c77140, C4<0>, C4<0>, C4<0>;
L_0x1c77270 .delay (10,10,10) L_0x1c77270/d;
L_0x1c77360/d .functor NOR 1, L_0x1c77270, L_0x1c76ff0, C4<0>, C4<0>;
L_0x1c77360 .delay (20,20,20) L_0x1c77360/d;
L_0x1c774e0/d .functor NOT 1, L_0x1c77360, C4<0>, C4<0>, C4<0>;
L_0x1c774e0 .delay (10,10,10) L_0x1c774e0/d;
v0x1c3a620_0 .net "and_in0ncom", 0 0, L_0x1c77270; 1 drivers
v0x1c3a6a0_0 .net "and_in1com", 0 0, L_0x1c76ff0; 1 drivers
v0x1c3a720_0 .alias "in0", 0 0, v0x1c3ae50_0;
v0x1c3a7c0_0 .alias "in1", 0 0, v0x1c3ad50_0;
v0x1c3a840_0 .net "nand_in0ncom", 0 0, L_0x1c77140; 1 drivers
v0x1c3a8e0_0 .net "nand_in1com", 0 0, L_0x1c66530; 1 drivers
v0x1c3a9c0_0 .net "ncom", 0 0, L_0x1c770a0; 1 drivers
v0x1c3aa60_0 .net "nor_wire", 0 0, L_0x1c77360; 1 drivers
v0x1c3ab00_0 .alias "result", 0 0, v0x1c3d7b0_0;
v0x1c3abd0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c399a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c37290;
 .timescale 0 0;
L_0x1c775d0/d .functor NOR 1, L_0x1c7a510, L_0x1c7a5b0, C4<0>, C4<0>;
L_0x1c775d0 .delay (20,20,20) L_0x1c775d0/d;
L_0x1c776c0/d .functor NOT 1, L_0x1c775d0, C4<0>, C4<0>, C4<0>;
L_0x1c776c0 .delay (10,10,10) L_0x1c776c0/d;
v0x1c3a120_0 .alias "a", 0 0, v0x1c3d2e0_0;
v0x1c3a1a0_0 .alias "b", 0 0, v0x1c3d360_0;
v0x1c3a240_0 .net "nor_ab", 0 0, L_0x1c775d0; 1 drivers
v0x1c3a2c0_0 .net "or_ab", 0 0, L_0x1c776c0; 1 drivers
v0x1c3a340_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c3a3c0_0 .alias "result", 0 0, v0x1c3d930_0;
S_0x1c39a90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c399a0;
 .timescale 0 0;
L_0x1c777b0/d .functor NAND 1, L_0x1c776c0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c777b0 .delay (20,20,20) L_0x1c777b0/d;
L_0x1c77890/d .functor NOT 1, L_0x1c777b0, C4<0>, C4<0>, C4<0>;
L_0x1c77890 .delay (10,10,10) L_0x1c77890/d;
L_0x1c779c0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c779c0 .delay (10,10,10) L_0x1c779c0/d;
L_0x1c77a80/d .functor NAND 1, L_0x1c775d0, L_0x1c779c0, C4<1>, C4<1>;
L_0x1c77a80 .delay (20,20,20) L_0x1c77a80/d;
L_0x1c77bd0/d .functor NOT 1, L_0x1c77a80, C4<0>, C4<0>, C4<0>;
L_0x1c77bd0 .delay (10,10,10) L_0x1c77bd0/d;
L_0x1c77cc0/d .functor NOR 1, L_0x1c77bd0, L_0x1c77890, C4<0>, C4<0>;
L_0x1c77cc0 .delay (20,20,20) L_0x1c77cc0/d;
L_0x1c77e60/d .functor NOT 1, L_0x1c77cc0, C4<0>, C4<0>, C4<0>;
L_0x1c77e60 .delay (10,10,10) L_0x1c77e60/d;
v0x1c39b80_0 .net "and_in0ncom", 0 0, L_0x1c77bd0; 1 drivers
v0x1c39c00_0 .net "and_in1com", 0 0, L_0x1c77890; 1 drivers
v0x1c39c80_0 .alias "in0", 0 0, v0x1c3a240_0;
v0x1c39d00_0 .alias "in1", 0 0, v0x1c3a2c0_0;
v0x1c39d80_0 .net "nand_in0ncom", 0 0, L_0x1c77a80; 1 drivers
v0x1c39e00_0 .net "nand_in1com", 0 0, L_0x1c777b0; 1 drivers
v0x1c39e80_0 .net "ncom", 0 0, L_0x1c779c0; 1 drivers
v0x1c39f00_0 .net "nor_wire", 0 0, L_0x1c77cc0; 1 drivers
v0x1c39fd0_0 .alias "result", 0 0, v0x1c3d930_0;
v0x1c3a0a0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c37380 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c37290;
 .timescale 0 0;
v0x1c391f0_0 .alias "in0", 0 0, v0x1c3d6a0_0;
v0x1c392a0_0 .alias "in1", 0 0, v0x1c3da40_0;
v0x1c39350_0 .alias "in2", 0 0, v0x1c3d7b0_0;
v0x1c39400_0 .alias "in3", 0 0, v0x1c3d930_0;
v0x1c394e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c39590_0 .alias "result", 0 0, v0x1c3d4f0_0;
v0x1c39610_0 .net "sel0", 0 0, L_0x1c79f80; 1 drivers
v0x1c39690_0 .net "sel1", 0 0, L_0x1c7a020; 1 drivers
v0x1c39710_0 .net "sel2", 0 0, L_0x1c7a150; 1 drivers
v0x1c397c0_0 .net "w0", 0 0, L_0x1c78620; 1 drivers
v0x1c398a0_0 .net "w1", 0 0, L_0x1c78da0; 1 drivers
v0x1c39920_0 .net "w2", 0 0, L_0x1c795f0; 1 drivers
S_0x1c38a40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c37380;
 .timescale 0 0;
L_0x1c77f90/d .functor NAND 1, L_0x1c76ca0, L_0x1c79f80, C4<1>, C4<1>;
L_0x1c77f90 .delay (20,20,20) L_0x1c77f90/d;
L_0x1c78050/d .functor NOT 1, L_0x1c77f90, C4<0>, C4<0>, C4<0>;
L_0x1c78050 .delay (10,10,10) L_0x1c78050/d;
L_0x1c78180/d .functor NOT 1, L_0x1c79f80, C4<0>, C4<0>, C4<0>;
L_0x1c78180 .delay (10,10,10) L_0x1c78180/d;
L_0x1c782d0/d .functor NAND 1, L_0x1c75fa0, L_0x1c78180, C4<1>, C4<1>;
L_0x1c782d0 .delay (20,20,20) L_0x1c782d0/d;
L_0x1c78390/d .functor NOT 1, L_0x1c782d0, C4<0>, C4<0>, C4<0>;
L_0x1c78390 .delay (10,10,10) L_0x1c78390/d;
L_0x1c78480/d .functor NOR 1, L_0x1c78390, L_0x1c78050, C4<0>, C4<0>;
L_0x1c78480 .delay (20,20,20) L_0x1c78480/d;
L_0x1c78620/d .functor NOT 1, L_0x1c78480, C4<0>, C4<0>, C4<0>;
L_0x1c78620 .delay (10,10,10) L_0x1c78620/d;
v0x1c38b30_0 .net "and_in0ncom", 0 0, L_0x1c78390; 1 drivers
v0x1c38bf0_0 .net "and_in1com", 0 0, L_0x1c78050; 1 drivers
v0x1c38c90_0 .alias "in0", 0 0, v0x1c3d6a0_0;
v0x1c38d30_0 .alias "in1", 0 0, v0x1c3da40_0;
v0x1c38de0_0 .net "nand_in0ncom", 0 0, L_0x1c782d0; 1 drivers
v0x1c38e80_0 .net "nand_in1com", 0 0, L_0x1c77f90; 1 drivers
v0x1c38f20_0 .net "ncom", 0 0, L_0x1c78180; 1 drivers
v0x1c38fc0_0 .net "nor_wire", 0 0, L_0x1c78480; 1 drivers
v0x1c39060_0 .alias "result", 0 0, v0x1c397c0_0;
v0x1c390e0_0 .alias "sel0", 0 0, v0x1c39610_0;
S_0x1c382f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c37380;
 .timescale 0 0;
L_0x1c78750/d .functor NAND 1, L_0x1c77e60, L_0x1c79f80, C4<1>, C4<1>;
L_0x1c78750 .delay (20,20,20) L_0x1c78750/d;
L_0x1c78810/d .functor NOT 1, L_0x1c78750, C4<0>, C4<0>, C4<0>;
L_0x1c78810 .delay (10,10,10) L_0x1c78810/d;
L_0x1c78940/d .functor NOT 1, L_0x1c79f80, C4<0>, C4<0>, C4<0>;
L_0x1c78940 .delay (10,10,10) L_0x1c78940/d;
L_0x1c78a00/d .functor NAND 1, L_0x1c774e0, L_0x1c78940, C4<1>, C4<1>;
L_0x1c78a00 .delay (20,20,20) L_0x1c78a00/d;
L_0x1c78b10/d .functor NOT 1, L_0x1c78a00, C4<0>, C4<0>, C4<0>;
L_0x1c78b10 .delay (10,10,10) L_0x1c78b10/d;
L_0x1c78c00/d .functor NOR 1, L_0x1c78b10, L_0x1c78810, C4<0>, C4<0>;
L_0x1c78c00 .delay (20,20,20) L_0x1c78c00/d;
L_0x1c78da0/d .functor NOT 1, L_0x1c78c00, C4<0>, C4<0>, C4<0>;
L_0x1c78da0 .delay (10,10,10) L_0x1c78da0/d;
v0x1c383e0_0 .net "and_in0ncom", 0 0, L_0x1c78b10; 1 drivers
v0x1c384a0_0 .net "and_in1com", 0 0, L_0x1c78810; 1 drivers
v0x1c38540_0 .alias "in0", 0 0, v0x1c3d7b0_0;
v0x1c385e0_0 .alias "in1", 0 0, v0x1c3d930_0;
v0x1c38660_0 .net "nand_in0ncom", 0 0, L_0x1c78a00; 1 drivers
v0x1c38700_0 .net "nand_in1com", 0 0, L_0x1c78750; 1 drivers
v0x1c387a0_0 .net "ncom", 0 0, L_0x1c78940; 1 drivers
v0x1c38840_0 .net "nor_wire", 0 0, L_0x1c78c00; 1 drivers
v0x1c388e0_0 .alias "result", 0 0, v0x1c398a0_0;
v0x1c38960_0 .alias "sel0", 0 0, v0x1c39610_0;
S_0x1c37ba0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c37380;
 .timescale 0 0;
L_0x1c78ed0/d .functor NAND 1, L_0x1c78da0, L_0x1c7a020, C4<1>, C4<1>;
L_0x1c78ed0 .delay (20,20,20) L_0x1c78ed0/d;
L_0x1c79020/d .functor NOT 1, L_0x1c78ed0, C4<0>, C4<0>, C4<0>;
L_0x1c79020 .delay (10,10,10) L_0x1c79020/d;
L_0x1c79150/d .functor NOT 1, L_0x1c7a020, C4<0>, C4<0>, C4<0>;
L_0x1c79150 .delay (10,10,10) L_0x1c79150/d;
L_0x1c79210/d .functor NAND 1, L_0x1c78620, L_0x1c79150, C4<1>, C4<1>;
L_0x1c79210 .delay (20,20,20) L_0x1c79210/d;
L_0x1c79360/d .functor NOT 1, L_0x1c79210, C4<0>, C4<0>, C4<0>;
L_0x1c79360 .delay (10,10,10) L_0x1c79360/d;
L_0x1c79450/d .functor NOR 1, L_0x1c79360, L_0x1c79020, C4<0>, C4<0>;
L_0x1c79450 .delay (20,20,20) L_0x1c79450/d;
L_0x1c795f0/d .functor NOT 1, L_0x1c79450, C4<0>, C4<0>, C4<0>;
L_0x1c795f0 .delay (10,10,10) L_0x1c795f0/d;
v0x1c37c90_0 .net "and_in0ncom", 0 0, L_0x1c79360; 1 drivers
v0x1c37d50_0 .net "and_in1com", 0 0, L_0x1c79020; 1 drivers
v0x1c37df0_0 .alias "in0", 0 0, v0x1c397c0_0;
v0x1c37e90_0 .alias "in1", 0 0, v0x1c398a0_0;
v0x1c37f10_0 .net "nand_in0ncom", 0 0, L_0x1c79210; 1 drivers
v0x1c37fb0_0 .net "nand_in1com", 0 0, L_0x1c78ed0; 1 drivers
v0x1c38050_0 .net "ncom", 0 0, L_0x1c79150; 1 drivers
v0x1c380f0_0 .net "nor_wire", 0 0, L_0x1c79450; 1 drivers
v0x1c38190_0 .alias "result", 0 0, v0x1c39920_0;
v0x1c38210_0 .alias "sel0", 0 0, v0x1c39690_0;
S_0x1c37470 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c37380;
 .timescale 0 0;
L_0x1c79720/d .functor NAND 1, C4<0>, L_0x1c7a150, C4<1>, C4<1>;
L_0x1c79720 .delay (20,20,20) L_0x1c79720/d;
L_0x1c79880/d .functor NOT 1, L_0x1c79720, C4<0>, C4<0>, C4<0>;
L_0x1c79880 .delay (10,10,10) L_0x1c79880/d;
L_0x1c799b0/d .functor NOT 1, L_0x1c7a150, C4<0>, C4<0>, C4<0>;
L_0x1c799b0 .delay (10,10,10) L_0x1c799b0/d;
L_0x1c79a70/d .functor NAND 1, L_0x1c795f0, L_0x1c799b0, C4<1>, C4<1>;
L_0x1c79a70 .delay (20,20,20) L_0x1c79a70/d;
L_0x1c79bc0/d .functor NOT 1, L_0x1c79a70, C4<0>, C4<0>, C4<0>;
L_0x1c79bc0 .delay (10,10,10) L_0x1c79bc0/d;
L_0x1c79cb0/d .functor NOR 1, L_0x1c79bc0, L_0x1c79880, C4<0>, C4<0>;
L_0x1c79cb0 .delay (20,20,20) L_0x1c79cb0/d;
L_0x1c79e50/d .functor NOT 1, L_0x1c79cb0, C4<0>, C4<0>, C4<0>;
L_0x1c79e50 .delay (10,10,10) L_0x1c79e50/d;
v0x1c37560_0 .net "and_in0ncom", 0 0, L_0x1c79bc0; 1 drivers
v0x1c375e0_0 .net "and_in1com", 0 0, L_0x1c79880; 1 drivers
v0x1c37680_0 .alias "in0", 0 0, v0x1c39920_0;
v0x1c37720_0 .alias "in1", 0 0, v0x1c394e0_0;
v0x1c377a0_0 .net "nand_in0ncom", 0 0, L_0x1c79a70; 1 drivers
v0x1c37840_0 .net "nand_in1com", 0 0, L_0x1c79720; 1 drivers
v0x1c37920_0 .net "ncom", 0 0, L_0x1c799b0; 1 drivers
v0x1c379c0_0 .net "nor_wire", 0 0, L_0x1c79cb0; 1 drivers
v0x1c37a60_0 .alias "result", 0 0, v0x1c3d4f0_0;
v0x1c37b00_0 .alias "sel0", 0 0, v0x1c39710_0;
S_0x1c30820 .scope generate, "ALU32[3]" "ALU32[3]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c2f1f8 .param/l "i" 2 65, +C4<011>;
S_0x1c30950 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c30820;
 .timescale 0 0;
L_0x1c7a7e0/d .functor NOT 1, L_0x1c80380, C4<0>, C4<0>, C4<0>;
L_0x1c7a7e0 .delay (10,10,10) L_0x1c7a7e0/d;
v0x1c36660_0 .net "carryin", 0 0, L_0x1c80530; 1 drivers
v0x1c36700_0 .net "carryout", 0 0, L_0x1c7c020; 1 drivers
v0x1c36780_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c36800_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c36880_0 .net "notB", 0 0, L_0x1c7a7e0; 1 drivers
v0x1c36900_0 .net "operandA", 0 0, L_0x1c80250; 1 drivers
v0x1c36980_0 .net "operandB", 0 0, L_0x1c80380; 1 drivers
v0x1c36a90_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c36b10_0 .net "result", 0 0, L_0x1c7fb10; 1 drivers
v0x1c36be0_0 .net "trueB", 0 0, L_0x1c7ae20; 1 drivers
v0x1c36cc0_0 .net "wAddSub", 0 0, L_0x1c7b980; 1 drivers
v0x1c36dd0_0 .net "wNandAnd", 0 0, L_0x1c7d0e0; 1 drivers
v0x1c36f50_0 .net "wNorOr", 0 0, L_0x1c7db20; 1 drivers
v0x1c37060_0 .net "wXor", 0 0, L_0x1c7c680; 1 drivers
L_0x1c7fc40 .part v0x1c53f70_0, 0, 1;
L_0x1c7fce0 .part v0x1c53f70_0, 1, 1;
L_0x1c7fe10 .part v0x1c53f70_0, 2, 1;
S_0x1c35ee0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c30950;
 .timescale 0 0;
L_0x1c7a8a0/d .functor NAND 1, L_0x1c7a7e0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c7a8a0 .delay (20,20,20) L_0x1c7a8a0/d;
L_0x1c7a980/d .functor NOT 1, L_0x1c7a8a0, C4<0>, C4<0>, C4<0>;
L_0x1c7a980 .delay (10,10,10) L_0x1c7a980/d;
L_0x1c7aa60/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7aa60 .delay (10,10,10) L_0x1c7aa60/d;
L_0x1c7ab20/d .functor NAND 1, L_0x1c80380, L_0x1c7aa60, C4<1>, C4<1>;
L_0x1c7ab20 .delay (20,20,20) L_0x1c7ab20/d;
L_0x1c7abe0/d .functor NOT 1, L_0x1c7ab20, C4<0>, C4<0>, C4<0>;
L_0x1c7abe0 .delay (10,10,10) L_0x1c7abe0/d;
L_0x1c7ac80/d .functor NOR 1, L_0x1c7abe0, L_0x1c7a980, C4<0>, C4<0>;
L_0x1c7ac80 .delay (20,20,20) L_0x1c7ac80/d;
L_0x1c7ae20/d .functor NOT 1, L_0x1c7ac80, C4<0>, C4<0>, C4<0>;
L_0x1c7ae20 .delay (10,10,10) L_0x1c7ae20/d;
v0x1c35fd0_0 .net "and_in0ncom", 0 0, L_0x1c7abe0; 1 drivers
v0x1c36090_0 .net "and_in1com", 0 0, L_0x1c7a980; 1 drivers
v0x1c36130_0 .alias "in0", 0 0, v0x1c36980_0;
v0x1c361b0_0 .alias "in1", 0 0, v0x1c36880_0;
v0x1c36230_0 .net "nand_in0ncom", 0 0, L_0x1c7ab20; 1 drivers
v0x1c362d0_0 .net "nand_in1com", 0 0, L_0x1c7a8a0; 1 drivers
v0x1c36370_0 .net "ncom", 0 0, L_0x1c7aa60; 1 drivers
v0x1c36410_0 .net "nor_wire", 0 0, L_0x1c7ac80; 1 drivers
v0x1c364b0_0 .alias "result", 0 0, v0x1c36be0_0;
v0x1c36580_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c34be0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c30950;
 .timescale 0 0;
L_0x1c7ba90/d .functor NAND 1, L_0x1c80250, L_0x1c7ae20, C4<1>, C4<1>;
L_0x1c7ba90 .delay (20,20,20) L_0x1c7ba90/d;
L_0x1c7bc00/d .functor NOT 1, L_0x1c7ba90, C4<0>, C4<0>, C4<0>;
L_0x1c7bc00 .delay (10,10,10) L_0x1c7bc00/d;
L_0x1c7bd10/d .functor NAND 1, L_0x1c80530, L_0x1c7b3a0, C4<1>, C4<1>;
L_0x1c7bd10 .delay (20,20,20) L_0x1c7bd10/d;
L_0x1c7bdd0/d .functor NOT 1, L_0x1c7bd10, C4<0>, C4<0>, C4<0>;
L_0x1c7bdd0 .delay (10,10,10) L_0x1c7bdd0/d;
L_0x1c7bee0/d .functor NOR 1, L_0x1c7bdd0, L_0x1c7bc00, C4<0>, C4<0>;
L_0x1c7bee0 .delay (20,20,20) L_0x1c7bee0/d;
L_0x1c7c020/d .functor NOT 1, L_0x1c7bee0, C4<0>, C4<0>, C4<0>;
L_0x1c7c020 .delay (10,10,10) L_0x1c7c020/d;
v0x1c35780_0 .net "And_AB", 0 0, L_0x1c7bc00; 1 drivers
v0x1c35820_0 .net "And_XorAB_C", 0 0, L_0x1c7bdd0; 1 drivers
v0x1c358c0_0 .net "Nand_AB", 0 0, L_0x1c7ba90; 1 drivers
v0x1c35960_0 .net "Nand_XorAB_C", 0 0, L_0x1c7bd10; 1 drivers
v0x1c359e0_0 .net "Xor_AB", 0 0, L_0x1c7b3a0; 1 drivers
v0x1c35ab0_0 .alias "a", 0 0, v0x1c36900_0;
v0x1c35c00_0 .alias "b", 0 0, v0x1c36be0_0;
v0x1c35c80_0 .alias "carryin", 0 0, v0x1c36660_0;
v0x1c35d00_0 .alias "carryout", 0 0, v0x1c36700_0;
v0x1c35d80_0 .net "nco", 0 0, L_0x1c7bee0; 1 drivers
v0x1c35e60_0 .alias "sum", 0 0, v0x1c36cc0_0;
S_0x1c35230 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c34be0;
 .timescale 0 0;
L_0x1c7af90/d .functor NAND 1, L_0x1c80250, L_0x1c7ae20, C4<1>, C4<1>;
L_0x1c7af90 .delay (20,20,20) L_0x1c7af90/d;
L_0x1c7b050/d .functor NOR 1, L_0x1c80250, L_0x1c7ae20, C4<0>, C4<0>;
L_0x1c7b050 .delay (20,20,20) L_0x1c7b050/d;
L_0x1c7b130/d .functor NOT 1, L_0x1c7b050, C4<0>, C4<0>, C4<0>;
L_0x1c7b130 .delay (10,10,10) L_0x1c7b130/d;
L_0x1c7b240/d .functor NAND 1, L_0x1c7b130, L_0x1c7af90, C4<1>, C4<1>;
L_0x1c7b240 .delay (20,20,20) L_0x1c7b240/d;
L_0x1c7b3a0/d .functor NOT 1, L_0x1c7b240, C4<0>, C4<0>, C4<0>;
L_0x1c7b3a0 .delay (10,10,10) L_0x1c7b3a0/d;
v0x1c35320_0 .alias "a", 0 0, v0x1c36900_0;
v0x1c353a0_0 .alias "b", 0 0, v0x1c36be0_0;
v0x1c35440_0 .net "nand_ab", 0 0, L_0x1c7af90; 1 drivers
v0x1c354e0_0 .net "nor_ab", 0 0, L_0x1c7b050; 1 drivers
v0x1c35580_0 .net "nxor_ab", 0 0, L_0x1c7b240; 1 drivers
v0x1c35620_0 .net "or_ab", 0 0, L_0x1c7b130; 1 drivers
v0x1c35700_0 .alias "result", 0 0, v0x1c359e0_0;
S_0x1c34cd0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c34be0;
 .timescale 0 0;
L_0x1c7b4b0/d .functor NAND 1, L_0x1c7b3a0, L_0x1c80530, C4<1>, C4<1>;
L_0x1c7b4b0 .delay (20,20,20) L_0x1c7b4b0/d;
L_0x1c7b600/d .functor NOR 1, L_0x1c7b3a0, L_0x1c80530, C4<0>, C4<0>;
L_0x1c7b600 .delay (20,20,20) L_0x1c7b600/d;
L_0x1c7b770/d .functor NOT 1, L_0x1c7b600, C4<0>, C4<0>, C4<0>;
L_0x1c7b770 .delay (10,10,10) L_0x1c7b770/d;
L_0x1c7b850/d .functor NAND 1, L_0x1c7b770, L_0x1c7b4b0, C4<1>, C4<1>;
L_0x1c7b850 .delay (20,20,20) L_0x1c7b850/d;
L_0x1c7b980/d .functor NOT 1, L_0x1c7b850, C4<0>, C4<0>, C4<0>;
L_0x1c7b980 .delay (10,10,10) L_0x1c7b980/d;
v0x1c34dc0_0 .alias "a", 0 0, v0x1c359e0_0;
v0x1c34e60_0 .alias "b", 0 0, v0x1c36660_0;
v0x1c34f00_0 .net "nand_ab", 0 0, L_0x1c7b4b0; 1 drivers
v0x1c34fa0_0 .net "nor_ab", 0 0, L_0x1c7b600; 1 drivers
v0x1c35020_0 .net "nxor_ab", 0 0, L_0x1c7b850; 1 drivers
v0x1c350a0_0 .net "or_ab", 0 0, L_0x1c7b770; 1 drivers
v0x1c35160_0 .alias "result", 0 0, v0x1c36cc0_0;
S_0x1c34690 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c30950;
 .timescale 0 0;
L_0x1c7c1e0/d .functor NAND 1, L_0x1c80250, L_0x1c80380, C4<1>, C4<1>;
L_0x1c7c1e0 .delay (20,20,20) L_0x1c7c1e0/d;
L_0x1c7c2a0/d .functor NOR 1, L_0x1c80250, L_0x1c80380, C4<0>, C4<0>;
L_0x1c7c2a0 .delay (20,20,20) L_0x1c7c2a0/d;
L_0x1c7c430/d .functor NOT 1, L_0x1c7c2a0, C4<0>, C4<0>, C4<0>;
L_0x1c7c430 .delay (10,10,10) L_0x1c7c430/d;
L_0x1c7c520/d .functor NAND 1, L_0x1c7c430, L_0x1c7c1e0, C4<1>, C4<1>;
L_0x1c7c520 .delay (20,20,20) L_0x1c7c520/d;
L_0x1c7c680/d .functor NOT 1, L_0x1c7c520, C4<0>, C4<0>, C4<0>;
L_0x1c7c680 .delay (10,10,10) L_0x1c7c680/d;
v0x1c34780_0 .alias "a", 0 0, v0x1c36900_0;
v0x1c34800_0 .alias "b", 0 0, v0x1c36980_0;
v0x1c348d0_0 .net "nand_ab", 0 0, L_0x1c7c1e0; 1 drivers
v0x1c34950_0 .net "nor_ab", 0 0, L_0x1c7c2a0; 1 drivers
v0x1c349d0_0 .net "nxor_ab", 0 0, L_0x1c7c520; 1 drivers
v0x1c34a50_0 .net "or_ab", 0 0, L_0x1c7c430; 1 drivers
v0x1c34b10_0 .alias "result", 0 0, v0x1c37060_0;
S_0x1c33aa0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c30950;
 .timescale 0 0;
L_0x1c7c7d0/d .functor NAND 1, L_0x1c80250, L_0x1c80380, C4<1>, C4<1>;
L_0x1c7c7d0 .delay (20,20,20) L_0x1c7c7d0/d;
L_0x1c7c900/d .functor NOT 1, L_0x1c7c7d0, C4<0>, C4<0>, C4<0>;
L_0x1c7c900 .delay (10,10,10) L_0x1c7c900/d;
v0x1c34310_0 .alias "a", 0 0, v0x1c36900_0;
v0x1c343b0_0 .net "and_ab", 0 0, L_0x1c7c900; 1 drivers
v0x1c34430_0 .alias "b", 0 0, v0x1c36980_0;
v0x1c344b0_0 .net "nand_ab", 0 0, L_0x1c7c7d0; 1 drivers
v0x1c34590_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c34610_0 .alias "result", 0 0, v0x1c36dd0_0;
S_0x1c33b90 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c33aa0;
 .timescale 0 0;
L_0x1c7ca50/d .functor NAND 1, L_0x1c7c900, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c7ca50 .delay (20,20,20) L_0x1c7ca50/d;
L_0x1c7cb10/d .functor NOT 1, L_0x1c7ca50, C4<0>, C4<0>, C4<0>;
L_0x1c7cb10 .delay (10,10,10) L_0x1c7cb10/d;
L_0x1c7cc40/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c7cc40 .delay (10,10,10) L_0x1c7cc40/d;
L_0x1c7cd00/d .functor NAND 1, L_0x1c7c7d0, L_0x1c7cc40, C4<1>, C4<1>;
L_0x1c7cd00 .delay (20,20,20) L_0x1c7cd00/d;
L_0x1c7ce50/d .functor NOT 1, L_0x1c7cd00, C4<0>, C4<0>, C4<0>;
L_0x1c7ce50 .delay (10,10,10) L_0x1c7ce50/d;
L_0x1c7cf40/d .functor NOR 1, L_0x1c7ce50, L_0x1c7cb10, C4<0>, C4<0>;
L_0x1c7cf40 .delay (20,20,20) L_0x1c7cf40/d;
L_0x1c7d0e0/d .functor NOT 1, L_0x1c7cf40, C4<0>, C4<0>, C4<0>;
L_0x1c7d0e0 .delay (10,10,10) L_0x1c7d0e0/d;
v0x1c33c80_0 .net "and_in0ncom", 0 0, L_0x1c7ce50; 1 drivers
v0x1c33d00_0 .net "and_in1com", 0 0, L_0x1c7cb10; 1 drivers
v0x1c33d80_0 .alias "in0", 0 0, v0x1c344b0_0;
v0x1c33e20_0 .alias "in1", 0 0, v0x1c343b0_0;
v0x1c33ea0_0 .net "nand_in0ncom", 0 0, L_0x1c7cd00; 1 drivers
v0x1c33f40_0 .net "nand_in1com", 0 0, L_0x1c7ca50; 1 drivers
v0x1c34020_0 .net "ncom", 0 0, L_0x1c7cc40; 1 drivers
v0x1c340c0_0 .net "nor_wire", 0 0, L_0x1c7cf40; 1 drivers
v0x1c34160_0 .alias "result", 0 0, v0x1c36dd0_0;
v0x1c34230_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c33000 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c30950;
 .timescale 0 0;
L_0x1c7d210/d .functor NOR 1, L_0x1c80250, L_0x1c80380, C4<0>, C4<0>;
L_0x1c7d210 .delay (20,20,20) L_0x1c7d210/d;
L_0x1c7d340/d .functor NOT 1, L_0x1c7d210, C4<0>, C4<0>, C4<0>;
L_0x1c7d340 .delay (10,10,10) L_0x1c7d340/d;
v0x1c33780_0 .alias "a", 0 0, v0x1c36900_0;
v0x1c33800_0 .alias "b", 0 0, v0x1c36980_0;
v0x1c338a0_0 .net "nor_ab", 0 0, L_0x1c7d210; 1 drivers
v0x1c33920_0 .net "or_ab", 0 0, L_0x1c7d340; 1 drivers
v0x1c339a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c33a20_0 .alias "result", 0 0, v0x1c36f50_0;
S_0x1c330f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c33000;
 .timescale 0 0;
L_0x1c7d490/d .functor NAND 1, L_0x1c7d340, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c7d490 .delay (20,20,20) L_0x1c7d490/d;
L_0x1c7d550/d .functor NOT 1, L_0x1c7d490, C4<0>, C4<0>, C4<0>;
L_0x1c7d550 .delay (10,10,10) L_0x1c7d550/d;
L_0x1c7d680/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c7d680 .delay (10,10,10) L_0x1c7d680/d;
L_0x1c7d740/d .functor NAND 1, L_0x1c7d210, L_0x1c7d680, C4<1>, C4<1>;
L_0x1c7d740 .delay (20,20,20) L_0x1c7d740/d;
L_0x1c7d890/d .functor NOT 1, L_0x1c7d740, C4<0>, C4<0>, C4<0>;
L_0x1c7d890 .delay (10,10,10) L_0x1c7d890/d;
L_0x1c7d980/d .functor NOR 1, L_0x1c7d890, L_0x1c7d550, C4<0>, C4<0>;
L_0x1c7d980 .delay (20,20,20) L_0x1c7d980/d;
L_0x1c7db20/d .functor NOT 1, L_0x1c7d980, C4<0>, C4<0>, C4<0>;
L_0x1c7db20 .delay (10,10,10) L_0x1c7db20/d;
v0x1c331e0_0 .net "and_in0ncom", 0 0, L_0x1c7d890; 1 drivers
v0x1c33260_0 .net "and_in1com", 0 0, L_0x1c7d550; 1 drivers
v0x1c332e0_0 .alias "in0", 0 0, v0x1c338a0_0;
v0x1c33360_0 .alias "in1", 0 0, v0x1c33920_0;
v0x1c333e0_0 .net "nand_in0ncom", 0 0, L_0x1c7d740; 1 drivers
v0x1c33460_0 .net "nand_in1com", 0 0, L_0x1c7d490; 1 drivers
v0x1c334e0_0 .net "ncom", 0 0, L_0x1c7d680; 1 drivers
v0x1c33560_0 .net "nor_wire", 0 0, L_0x1c7d980; 1 drivers
v0x1c33630_0 .alias "result", 0 0, v0x1c36f50_0;
v0x1c33700_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c30a40 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c30950;
 .timescale 0 0;
v0x1c32850_0 .alias "in0", 0 0, v0x1c36cc0_0;
v0x1c32900_0 .alias "in1", 0 0, v0x1c37060_0;
v0x1c329b0_0 .alias "in2", 0 0, v0x1c36dd0_0;
v0x1c32a60_0 .alias "in3", 0 0, v0x1c36f50_0;
v0x1c32b40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c32bf0_0 .alias "result", 0 0, v0x1c36b10_0;
v0x1c32c70_0 .net "sel0", 0 0, L_0x1c7fc40; 1 drivers
v0x1c32cf0_0 .net "sel1", 0 0, L_0x1c7fce0; 1 drivers
v0x1c32d70_0 .net "sel2", 0 0, L_0x1c7fe10; 1 drivers
v0x1c32e20_0 .net "w0", 0 0, L_0x1c7e2e0; 1 drivers
v0x1c32f00_0 .net "w1", 0 0, L_0x1c7ea60; 1 drivers
v0x1c32f80_0 .net "w2", 0 0, L_0x1c7f2b0; 1 drivers
S_0x1c32100 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c30a40;
 .timescale 0 0;
L_0x1c7dc50/d .functor NAND 1, L_0x1c7c680, L_0x1c7fc40, C4<1>, C4<1>;
L_0x1c7dc50 .delay (20,20,20) L_0x1c7dc50/d;
L_0x1c7dd10/d .functor NOT 1, L_0x1c7dc50, C4<0>, C4<0>, C4<0>;
L_0x1c7dd10 .delay (10,10,10) L_0x1c7dd10/d;
L_0x1c7de40/d .functor NOT 1, L_0x1c7fc40, C4<0>, C4<0>, C4<0>;
L_0x1c7de40 .delay (10,10,10) L_0x1c7de40/d;
L_0x1c7df90/d .functor NAND 1, L_0x1c7b980, L_0x1c7de40, C4<1>, C4<1>;
L_0x1c7df90 .delay (20,20,20) L_0x1c7df90/d;
L_0x1c7e050/d .functor NOT 1, L_0x1c7df90, C4<0>, C4<0>, C4<0>;
L_0x1c7e050 .delay (10,10,10) L_0x1c7e050/d;
L_0x1c7e140/d .functor NOR 1, L_0x1c7e050, L_0x1c7dd10, C4<0>, C4<0>;
L_0x1c7e140 .delay (20,20,20) L_0x1c7e140/d;
L_0x1c7e2e0/d .functor NOT 1, L_0x1c7e140, C4<0>, C4<0>, C4<0>;
L_0x1c7e2e0 .delay (10,10,10) L_0x1c7e2e0/d;
v0x1c321f0_0 .net "and_in0ncom", 0 0, L_0x1c7e050; 1 drivers
v0x1c322b0_0 .net "and_in1com", 0 0, L_0x1c7dd10; 1 drivers
v0x1c32350_0 .alias "in0", 0 0, v0x1c36cc0_0;
v0x1c323f0_0 .alias "in1", 0 0, v0x1c37060_0;
v0x1c32470_0 .net "nand_in0ncom", 0 0, L_0x1c7df90; 1 drivers
v0x1c32510_0 .net "nand_in1com", 0 0, L_0x1c7dc50; 1 drivers
v0x1c325b0_0 .net "ncom", 0 0, L_0x1c7de40; 1 drivers
v0x1c32650_0 .net "nor_wire", 0 0, L_0x1c7e140; 1 drivers
v0x1c326f0_0 .alias "result", 0 0, v0x1c32e20_0;
v0x1c32770_0 .alias "sel0", 0 0, v0x1c32c70_0;
S_0x1c319b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c30a40;
 .timescale 0 0;
L_0x1c7e410/d .functor NAND 1, L_0x1c7db20, L_0x1c7fc40, C4<1>, C4<1>;
L_0x1c7e410 .delay (20,20,20) L_0x1c7e410/d;
L_0x1c7e4d0/d .functor NOT 1, L_0x1c7e410, C4<0>, C4<0>, C4<0>;
L_0x1c7e4d0 .delay (10,10,10) L_0x1c7e4d0/d;
L_0x1c7e600/d .functor NOT 1, L_0x1c7fc40, C4<0>, C4<0>, C4<0>;
L_0x1c7e600 .delay (10,10,10) L_0x1c7e600/d;
L_0x1c7e6c0/d .functor NAND 1, L_0x1c7d0e0, L_0x1c7e600, C4<1>, C4<1>;
L_0x1c7e6c0 .delay (20,20,20) L_0x1c7e6c0/d;
L_0x1c7e7d0/d .functor NOT 1, L_0x1c7e6c0, C4<0>, C4<0>, C4<0>;
L_0x1c7e7d0 .delay (10,10,10) L_0x1c7e7d0/d;
L_0x1c7e8c0/d .functor NOR 1, L_0x1c7e7d0, L_0x1c7e4d0, C4<0>, C4<0>;
L_0x1c7e8c0 .delay (20,20,20) L_0x1c7e8c0/d;
L_0x1c7ea60/d .functor NOT 1, L_0x1c7e8c0, C4<0>, C4<0>, C4<0>;
L_0x1c7ea60 .delay (10,10,10) L_0x1c7ea60/d;
v0x1c31aa0_0 .net "and_in0ncom", 0 0, L_0x1c7e7d0; 1 drivers
v0x1c31b60_0 .net "and_in1com", 0 0, L_0x1c7e4d0; 1 drivers
v0x1c31c00_0 .alias "in0", 0 0, v0x1c36dd0_0;
v0x1c31ca0_0 .alias "in1", 0 0, v0x1c36f50_0;
v0x1c31d20_0 .net "nand_in0ncom", 0 0, L_0x1c7e6c0; 1 drivers
v0x1c31dc0_0 .net "nand_in1com", 0 0, L_0x1c7e410; 1 drivers
v0x1c31e60_0 .net "ncom", 0 0, L_0x1c7e600; 1 drivers
v0x1c31f00_0 .net "nor_wire", 0 0, L_0x1c7e8c0; 1 drivers
v0x1c31fa0_0 .alias "result", 0 0, v0x1c32f00_0;
v0x1c32020_0 .alias "sel0", 0 0, v0x1c32c70_0;
S_0x1c31260 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c30a40;
 .timescale 0 0;
L_0x1c7eb90/d .functor NAND 1, L_0x1c7ea60, L_0x1c7fce0, C4<1>, C4<1>;
L_0x1c7eb90 .delay (20,20,20) L_0x1c7eb90/d;
L_0x1c7ece0/d .functor NOT 1, L_0x1c7eb90, C4<0>, C4<0>, C4<0>;
L_0x1c7ece0 .delay (10,10,10) L_0x1c7ece0/d;
L_0x1c7ee10/d .functor NOT 1, L_0x1c7fce0, C4<0>, C4<0>, C4<0>;
L_0x1c7ee10 .delay (10,10,10) L_0x1c7ee10/d;
L_0x1c7eed0/d .functor NAND 1, L_0x1c7e2e0, L_0x1c7ee10, C4<1>, C4<1>;
L_0x1c7eed0 .delay (20,20,20) L_0x1c7eed0/d;
L_0x1c7f020/d .functor NOT 1, L_0x1c7eed0, C4<0>, C4<0>, C4<0>;
L_0x1c7f020 .delay (10,10,10) L_0x1c7f020/d;
L_0x1c7f110/d .functor NOR 1, L_0x1c7f020, L_0x1c7ece0, C4<0>, C4<0>;
L_0x1c7f110 .delay (20,20,20) L_0x1c7f110/d;
L_0x1c7f2b0/d .functor NOT 1, L_0x1c7f110, C4<0>, C4<0>, C4<0>;
L_0x1c7f2b0 .delay (10,10,10) L_0x1c7f2b0/d;
v0x1c31350_0 .net "and_in0ncom", 0 0, L_0x1c7f020; 1 drivers
v0x1c31410_0 .net "and_in1com", 0 0, L_0x1c7ece0; 1 drivers
v0x1c314b0_0 .alias "in0", 0 0, v0x1c32e20_0;
v0x1c31550_0 .alias "in1", 0 0, v0x1c32f00_0;
v0x1c315d0_0 .net "nand_in0ncom", 0 0, L_0x1c7eed0; 1 drivers
v0x1c31670_0 .net "nand_in1com", 0 0, L_0x1c7eb90; 1 drivers
v0x1c31710_0 .net "ncom", 0 0, L_0x1c7ee10; 1 drivers
v0x1c317b0_0 .net "nor_wire", 0 0, L_0x1c7f110; 1 drivers
v0x1c31850_0 .alias "result", 0 0, v0x1c32f80_0;
v0x1c318d0_0 .alias "sel0", 0 0, v0x1c32cf0_0;
S_0x1c30b30 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c30a40;
 .timescale 0 0;
L_0x1c7f3e0/d .functor NAND 1, C4<0>, L_0x1c7fe10, C4<1>, C4<1>;
L_0x1c7f3e0 .delay (20,20,20) L_0x1c7f3e0/d;
L_0x1c7f540/d .functor NOT 1, L_0x1c7f3e0, C4<0>, C4<0>, C4<0>;
L_0x1c7f540 .delay (10,10,10) L_0x1c7f540/d;
L_0x1c7f670/d .functor NOT 1, L_0x1c7fe10, C4<0>, C4<0>, C4<0>;
L_0x1c7f670 .delay (10,10,10) L_0x1c7f670/d;
L_0x1c7f730/d .functor NAND 1, L_0x1c7f2b0, L_0x1c7f670, C4<1>, C4<1>;
L_0x1c7f730 .delay (20,20,20) L_0x1c7f730/d;
L_0x1c7f880/d .functor NOT 1, L_0x1c7f730, C4<0>, C4<0>, C4<0>;
L_0x1c7f880 .delay (10,10,10) L_0x1c7f880/d;
L_0x1c7f970/d .functor NOR 1, L_0x1c7f880, L_0x1c7f540, C4<0>, C4<0>;
L_0x1c7f970 .delay (20,20,20) L_0x1c7f970/d;
L_0x1c7fb10/d .functor NOT 1, L_0x1c7f970, C4<0>, C4<0>, C4<0>;
L_0x1c7fb10 .delay (10,10,10) L_0x1c7fb10/d;
v0x1c30c20_0 .net "and_in0ncom", 0 0, L_0x1c7f880; 1 drivers
v0x1c30ca0_0 .net "and_in1com", 0 0, L_0x1c7f540; 1 drivers
v0x1c30d40_0 .alias "in0", 0 0, v0x1c32f80_0;
v0x1c30de0_0 .alias "in1", 0 0, v0x1c32b40_0;
v0x1c30e60_0 .net "nand_in0ncom", 0 0, L_0x1c7f730; 1 drivers
v0x1c30f00_0 .net "nand_in1com", 0 0, L_0x1c7f3e0; 1 drivers
v0x1c30fe0_0 .net "ncom", 0 0, L_0x1c7f670; 1 drivers
v0x1c31080_0 .net "nor_wire", 0 0, L_0x1c7f970; 1 drivers
v0x1c31120_0 .alias "result", 0 0, v0x1c36b10_0;
v0x1c311c0_0 .alias "sel0", 0 0, v0x1c32d70_0;
S_0x1c29ea0 .scope generate, "ALU32[4]" "ALU32[4]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c28878 .param/l "i" 2 65, +C4<0100>;
S_0x1c29fd0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c29ea0;
 .timescale 0 0;
L_0x1c7a780/d .functor NOT 1, L_0x1c86010, C4<0>, C4<0>, C4<0>;
L_0x1c7a780 .delay (10,10,10) L_0x1c7a780/d;
v0x1c2fd20_0 .net "carryin", 0 0, L_0x1c860b0; 1 drivers
v0x1c2fdc0_0 .net "carryout", 0 0, L_0x1c81d10; 1 drivers
v0x1c2fe40_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c2fec0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c2ff40_0 .net "notB", 0 0, L_0x1c7a780; 1 drivers
v0x1c2ffc0_0 .net "operandA", 0 0, L_0x1c85ed0; 1 drivers
v0x1c30040_0 .net "operandB", 0 0, L_0x1c86010; 1 drivers
v0x1c30150_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c301d0_0 .net "result", 0 0, L_0x1c85800; 1 drivers
v0x1c302a0_0 .net "trueB", 0 0, L_0x1c80b50; 1 drivers
v0x1c30380_0 .net "wAddSub", 0 0, L_0x1c81670; 1 drivers
v0x1c30490_0 .net "wNandAnd", 0 0, L_0x1c82dd0; 1 drivers
v0x1c30610_0 .net "wNorOr", 0 0, L_0x1c83810; 1 drivers
v0x1c30720_0 .net "wXor", 0 0, L_0x1c82370; 1 drivers
L_0x1c85930 .part v0x1c53f70_0, 0, 1;
L_0x1c859d0 .part v0x1c53f70_0, 1, 1;
L_0x1c85b00 .part v0x1c53f70_0, 2, 1;
S_0x1c2f5a0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c29fd0;
 .timescale 0 0;
L_0x1c80670/d .functor NAND 1, L_0x1c7a780, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c80670 .delay (20,20,20) L_0x1c80670/d;
L_0x1c80750/d .functor NOT 1, L_0x1c80670, C4<0>, C4<0>, C4<0>;
L_0x1c80750 .delay (10,10,10) L_0x1c80750/d;
L_0x1c80830/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c80830 .delay (10,10,10) L_0x1c80830/d;
L_0x1c808f0/d .functor NAND 1, L_0x1c86010, L_0x1c80830, C4<1>, C4<1>;
L_0x1c808f0 .delay (20,20,20) L_0x1c808f0/d;
L_0x1c809b0/d .functor NOT 1, L_0x1c808f0, C4<0>, C4<0>, C4<0>;
L_0x1c809b0 .delay (10,10,10) L_0x1c809b0/d;
L_0x1c80a50/d .functor NOR 1, L_0x1c809b0, L_0x1c80750, C4<0>, C4<0>;
L_0x1c80a50 .delay (20,20,20) L_0x1c80a50/d;
L_0x1c80b50/d .functor NOT 1, L_0x1c80a50, C4<0>, C4<0>, C4<0>;
L_0x1c80b50 .delay (10,10,10) L_0x1c80b50/d;
v0x1c2f690_0 .net "and_in0ncom", 0 0, L_0x1c809b0; 1 drivers
v0x1c2f750_0 .net "and_in1com", 0 0, L_0x1c80750; 1 drivers
v0x1c2f7f0_0 .alias "in0", 0 0, v0x1c30040_0;
v0x1c2f870_0 .alias "in1", 0 0, v0x1c2ff40_0;
v0x1c2f8f0_0 .net "nand_in0ncom", 0 0, L_0x1c808f0; 1 drivers
v0x1c2f990_0 .net "nand_in1com", 0 0, L_0x1c80670; 1 drivers
v0x1c2fa30_0 .net "ncom", 0 0, L_0x1c80830; 1 drivers
v0x1c2fad0_0 .net "nor_wire", 0 0, L_0x1c80a50; 1 drivers
v0x1c2fb70_0 .alias "result", 0 0, v0x1c302a0_0;
v0x1c2fc40_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c2e260 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c29fd0;
 .timescale 0 0;
L_0x1c81780/d .functor NAND 1, L_0x1c85ed0, L_0x1c80b50, C4<1>, C4<1>;
L_0x1c81780 .delay (20,20,20) L_0x1c81780/d;
L_0x1c818f0/d .functor NOT 1, L_0x1c81780, C4<0>, C4<0>, C4<0>;
L_0x1c818f0 .delay (10,10,10) L_0x1c818f0/d;
L_0x1c81a00/d .functor NAND 1, L_0x1c860b0, L_0x1c810d0, C4<1>, C4<1>;
L_0x1c81a00 .delay (20,20,20) L_0x1c81a00/d;
L_0x1c81ac0/d .functor NOT 1, L_0x1c81a00, C4<0>, C4<0>, C4<0>;
L_0x1c81ac0 .delay (10,10,10) L_0x1c81ac0/d;
L_0x1c81bd0/d .functor NOR 1, L_0x1c81ac0, L_0x1c818f0, C4<0>, C4<0>;
L_0x1c81bd0 .delay (20,20,20) L_0x1c81bd0/d;
L_0x1c81d10/d .functor NOT 1, L_0x1c81bd0, C4<0>, C4<0>, C4<0>;
L_0x1c81d10 .delay (10,10,10) L_0x1c81d10/d;
v0x1c2ee40_0 .net "And_AB", 0 0, L_0x1c818f0; 1 drivers
v0x1c2eee0_0 .net "And_XorAB_C", 0 0, L_0x1c81ac0; 1 drivers
v0x1c2ef80_0 .net "Nand_AB", 0 0, L_0x1c81780; 1 drivers
v0x1c2f020_0 .net "Nand_XorAB_C", 0 0, L_0x1c81a00; 1 drivers
v0x1c2f0a0_0 .net "Xor_AB", 0 0, L_0x1c810d0; 1 drivers
v0x1c2f170_0 .alias "a", 0 0, v0x1c2ffc0_0;
v0x1c2f2c0_0 .alias "b", 0 0, v0x1c302a0_0;
v0x1c2f340_0 .alias "carryin", 0 0, v0x1c2fd20_0;
v0x1c2f3c0_0 .alias "carryout", 0 0, v0x1c2fdc0_0;
v0x1c2f440_0 .net "nco", 0 0, L_0x1c81bd0; 1 drivers
v0x1c2f520_0 .alias "sum", 0 0, v0x1c30380_0;
S_0x1c2e8f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c2e260;
 .timescale 0 0;
L_0x1c80cc0/d .functor NAND 1, L_0x1c85ed0, L_0x1c80b50, C4<1>, C4<1>;
L_0x1c80cc0 .delay (20,20,20) L_0x1c80cc0/d;
L_0x1c80d80/d .functor NOR 1, L_0x1c85ed0, L_0x1c80b50, C4<0>, C4<0>;
L_0x1c80d80 .delay (20,20,20) L_0x1c80d80/d;
L_0x1c80e60/d .functor NOT 1, L_0x1c80d80, C4<0>, C4<0>, C4<0>;
L_0x1c80e60 .delay (10,10,10) L_0x1c80e60/d;
L_0x1c80f70/d .functor NAND 1, L_0x1c80e60, L_0x1c80cc0, C4<1>, C4<1>;
L_0x1c80f70 .delay (20,20,20) L_0x1c80f70/d;
L_0x1c810d0/d .functor NOT 1, L_0x1c80f70, C4<0>, C4<0>, C4<0>;
L_0x1c810d0 .delay (10,10,10) L_0x1c810d0/d;
v0x1c2e9e0_0 .alias "a", 0 0, v0x1c2ffc0_0;
v0x1c2ea80_0 .alias "b", 0 0, v0x1c302a0_0;
v0x1c2eb20_0 .net "nand_ab", 0 0, L_0x1c80cc0; 1 drivers
v0x1c2ebc0_0 .net "nor_ab", 0 0, L_0x1c80d80; 1 drivers
v0x1c2ec40_0 .net "nxor_ab", 0 0, L_0x1c80f70; 1 drivers
v0x1c2ece0_0 .net "or_ab", 0 0, L_0x1c80e60; 1 drivers
v0x1c2edc0_0 .alias "result", 0 0, v0x1c2f0a0_0;
S_0x1c2e350 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c2e260;
 .timescale 0 0;
L_0x1c811e0/d .functor NAND 1, L_0x1c810d0, L_0x1c860b0, C4<1>, C4<1>;
L_0x1c811e0 .delay (20,20,20) L_0x1c811e0/d;
L_0x1c81330/d .functor NOR 1, L_0x1c810d0, L_0x1c860b0, C4<0>, C4<0>;
L_0x1c81330 .delay (20,20,20) L_0x1c81330/d;
L_0x1c814a0/d .functor NOT 1, L_0x1c81330, C4<0>, C4<0>, C4<0>;
L_0x1c814a0 .delay (10,10,10) L_0x1c814a0/d;
L_0x1c81560/d .functor NAND 1, L_0x1c814a0, L_0x1c811e0, C4<1>, C4<1>;
L_0x1c81560 .delay (20,20,20) L_0x1c81560/d;
L_0x1c81670/d .functor NOT 1, L_0x1c81560, C4<0>, C4<0>, C4<0>;
L_0x1c81670 .delay (10,10,10) L_0x1c81670/d;
v0x1c2e440_0 .alias "a", 0 0, v0x1c2f0a0_0;
v0x1c2e4e0_0 .alias "b", 0 0, v0x1c2fd20_0;
v0x1c2e580_0 .net "nand_ab", 0 0, L_0x1c811e0; 1 drivers
v0x1c2e620_0 .net "nor_ab", 0 0, L_0x1c81330; 1 drivers
v0x1c2e6a0_0 .net "nxor_ab", 0 0, L_0x1c81560; 1 drivers
v0x1c2e740_0 .net "or_ab", 0 0, L_0x1c814a0; 1 drivers
v0x1c2e820_0 .alias "result", 0 0, v0x1c30380_0;
S_0x1c2dd10 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c29fd0;
 .timescale 0 0;
L_0x1c81ed0/d .functor NAND 1, L_0x1c85ed0, L_0x1c86010, C4<1>, C4<1>;
L_0x1c81ed0 .delay (20,20,20) L_0x1c81ed0/d;
L_0x1c81f90/d .functor NOR 1, L_0x1c85ed0, L_0x1c86010, C4<0>, C4<0>;
L_0x1c81f90 .delay (20,20,20) L_0x1c81f90/d;
L_0x1c82120/d .functor NOT 1, L_0x1c81f90, C4<0>, C4<0>, C4<0>;
L_0x1c82120 .delay (10,10,10) L_0x1c82120/d;
L_0x1c82210/d .functor NAND 1, L_0x1c82120, L_0x1c81ed0, C4<1>, C4<1>;
L_0x1c82210 .delay (20,20,20) L_0x1c82210/d;
L_0x1c82370/d .functor NOT 1, L_0x1c82210, C4<0>, C4<0>, C4<0>;
L_0x1c82370 .delay (10,10,10) L_0x1c82370/d;
v0x1c2de00_0 .alias "a", 0 0, v0x1c2ffc0_0;
v0x1c2de80_0 .alias "b", 0 0, v0x1c30040_0;
v0x1c2df50_0 .net "nand_ab", 0 0, L_0x1c81ed0; 1 drivers
v0x1c2dfd0_0 .net "nor_ab", 0 0, L_0x1c81f90; 1 drivers
v0x1c2e050_0 .net "nxor_ab", 0 0, L_0x1c82210; 1 drivers
v0x1c2e0d0_0 .net "or_ab", 0 0, L_0x1c82120; 1 drivers
v0x1c2e190_0 .alias "result", 0 0, v0x1c30720_0;
S_0x1c2d120 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c29fd0;
 .timescale 0 0;
L_0x1c824c0/d .functor NAND 1, L_0x1c85ed0, L_0x1c86010, C4<1>, C4<1>;
L_0x1c824c0 .delay (20,20,20) L_0x1c824c0/d;
L_0x1c825f0/d .functor NOT 1, L_0x1c824c0, C4<0>, C4<0>, C4<0>;
L_0x1c825f0 .delay (10,10,10) L_0x1c825f0/d;
v0x1c2d990_0 .alias "a", 0 0, v0x1c2ffc0_0;
v0x1c2da30_0 .net "and_ab", 0 0, L_0x1c825f0; 1 drivers
v0x1c2dab0_0 .alias "b", 0 0, v0x1c30040_0;
v0x1c2db30_0 .net "nand_ab", 0 0, L_0x1c824c0; 1 drivers
v0x1c2dc10_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c2dc90_0 .alias "result", 0 0, v0x1c30490_0;
S_0x1c2d210 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c2d120;
 .timescale 0 0;
L_0x1c82740/d .functor NAND 1, L_0x1c825f0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c82740 .delay (20,20,20) L_0x1c82740/d;
L_0x1c82800/d .functor NOT 1, L_0x1c82740, C4<0>, C4<0>, C4<0>;
L_0x1c82800 .delay (10,10,10) L_0x1c82800/d;
L_0x1c82930/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c82930 .delay (10,10,10) L_0x1c82930/d;
L_0x1c829f0/d .functor NAND 1, L_0x1c824c0, L_0x1c82930, C4<1>, C4<1>;
L_0x1c829f0 .delay (20,20,20) L_0x1c829f0/d;
L_0x1c82b40/d .functor NOT 1, L_0x1c829f0, C4<0>, C4<0>, C4<0>;
L_0x1c82b40 .delay (10,10,10) L_0x1c82b40/d;
L_0x1c82c30/d .functor NOR 1, L_0x1c82b40, L_0x1c82800, C4<0>, C4<0>;
L_0x1c82c30 .delay (20,20,20) L_0x1c82c30/d;
L_0x1c82dd0/d .functor NOT 1, L_0x1c82c30, C4<0>, C4<0>, C4<0>;
L_0x1c82dd0 .delay (10,10,10) L_0x1c82dd0/d;
v0x1c2d300_0 .net "and_in0ncom", 0 0, L_0x1c82b40; 1 drivers
v0x1c2d380_0 .net "and_in1com", 0 0, L_0x1c82800; 1 drivers
v0x1c2d400_0 .alias "in0", 0 0, v0x1c2db30_0;
v0x1c2d4a0_0 .alias "in1", 0 0, v0x1c2da30_0;
v0x1c2d520_0 .net "nand_in0ncom", 0 0, L_0x1c829f0; 1 drivers
v0x1c2d5c0_0 .net "nand_in1com", 0 0, L_0x1c82740; 1 drivers
v0x1c2d6a0_0 .net "ncom", 0 0, L_0x1c82930; 1 drivers
v0x1c2d740_0 .net "nor_wire", 0 0, L_0x1c82c30; 1 drivers
v0x1c2d7e0_0 .alias "result", 0 0, v0x1c30490_0;
v0x1c2d8b0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c2c680 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c29fd0;
 .timescale 0 0;
L_0x1c82f00/d .functor NOR 1, L_0x1c85ed0, L_0x1c86010, C4<0>, C4<0>;
L_0x1c82f00 .delay (20,20,20) L_0x1c82f00/d;
L_0x1c83030/d .functor NOT 1, L_0x1c82f00, C4<0>, C4<0>, C4<0>;
L_0x1c83030 .delay (10,10,10) L_0x1c83030/d;
v0x1c2ce00_0 .alias "a", 0 0, v0x1c2ffc0_0;
v0x1c2ce80_0 .alias "b", 0 0, v0x1c30040_0;
v0x1c2cf20_0 .net "nor_ab", 0 0, L_0x1c82f00; 1 drivers
v0x1c2cfa0_0 .net "or_ab", 0 0, L_0x1c83030; 1 drivers
v0x1c2d020_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c2d0a0_0 .alias "result", 0 0, v0x1c30610_0;
S_0x1c2c770 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c2c680;
 .timescale 0 0;
L_0x1c83180/d .functor NAND 1, L_0x1c83030, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c83180 .delay (20,20,20) L_0x1c83180/d;
L_0x1c83240/d .functor NOT 1, L_0x1c83180, C4<0>, C4<0>, C4<0>;
L_0x1c83240 .delay (10,10,10) L_0x1c83240/d;
L_0x1c83370/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c83370 .delay (10,10,10) L_0x1c83370/d;
L_0x1c83430/d .functor NAND 1, L_0x1c82f00, L_0x1c83370, C4<1>, C4<1>;
L_0x1c83430 .delay (20,20,20) L_0x1c83430/d;
L_0x1c83580/d .functor NOT 1, L_0x1c83430, C4<0>, C4<0>, C4<0>;
L_0x1c83580 .delay (10,10,10) L_0x1c83580/d;
L_0x1c83670/d .functor NOR 1, L_0x1c83580, L_0x1c83240, C4<0>, C4<0>;
L_0x1c83670 .delay (20,20,20) L_0x1c83670/d;
L_0x1c83810/d .functor NOT 1, L_0x1c83670, C4<0>, C4<0>, C4<0>;
L_0x1c83810 .delay (10,10,10) L_0x1c83810/d;
v0x1c2c860_0 .net "and_in0ncom", 0 0, L_0x1c83580; 1 drivers
v0x1c2c8e0_0 .net "and_in1com", 0 0, L_0x1c83240; 1 drivers
v0x1c2c960_0 .alias "in0", 0 0, v0x1c2cf20_0;
v0x1c2c9e0_0 .alias "in1", 0 0, v0x1c2cfa0_0;
v0x1c2ca60_0 .net "nand_in0ncom", 0 0, L_0x1c83430; 1 drivers
v0x1c2cae0_0 .net "nand_in1com", 0 0, L_0x1c83180; 1 drivers
v0x1c2cb60_0 .net "ncom", 0 0, L_0x1c83370; 1 drivers
v0x1c2cbe0_0 .net "nor_wire", 0 0, L_0x1c83670; 1 drivers
v0x1c2ccb0_0 .alias "result", 0 0, v0x1c30610_0;
v0x1c2cd80_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c2a0c0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c29fd0;
 .timescale 0 0;
v0x1c2bed0_0 .alias "in0", 0 0, v0x1c30380_0;
v0x1c2bf80_0 .alias "in1", 0 0, v0x1c30720_0;
v0x1c2c030_0 .alias "in2", 0 0, v0x1c30490_0;
v0x1c2c0e0_0 .alias "in3", 0 0, v0x1c30610_0;
v0x1c2c1c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c2c270_0 .alias "result", 0 0, v0x1c301d0_0;
v0x1c2c2f0_0 .net "sel0", 0 0, L_0x1c85930; 1 drivers
v0x1c2c370_0 .net "sel1", 0 0, L_0x1c859d0; 1 drivers
v0x1c2c3f0_0 .net "sel2", 0 0, L_0x1c85b00; 1 drivers
v0x1c2c4a0_0 .net "w0", 0 0, L_0x1c83fd0; 1 drivers
v0x1c2c580_0 .net "w1", 0 0, L_0x1c84750; 1 drivers
v0x1c2c600_0 .net "w2", 0 0, L_0x1c84fa0; 1 drivers
S_0x1c2b780 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c2a0c0;
 .timescale 0 0;
L_0x1c83940/d .functor NAND 1, L_0x1c82370, L_0x1c85930, C4<1>, C4<1>;
L_0x1c83940 .delay (20,20,20) L_0x1c83940/d;
L_0x1c83a00/d .functor NOT 1, L_0x1c83940, C4<0>, C4<0>, C4<0>;
L_0x1c83a00 .delay (10,10,10) L_0x1c83a00/d;
L_0x1c83b30/d .functor NOT 1, L_0x1c85930, C4<0>, C4<0>, C4<0>;
L_0x1c83b30 .delay (10,10,10) L_0x1c83b30/d;
L_0x1c83c80/d .functor NAND 1, L_0x1c81670, L_0x1c83b30, C4<1>, C4<1>;
L_0x1c83c80 .delay (20,20,20) L_0x1c83c80/d;
L_0x1c83d40/d .functor NOT 1, L_0x1c83c80, C4<0>, C4<0>, C4<0>;
L_0x1c83d40 .delay (10,10,10) L_0x1c83d40/d;
L_0x1c83e30/d .functor NOR 1, L_0x1c83d40, L_0x1c83a00, C4<0>, C4<0>;
L_0x1c83e30 .delay (20,20,20) L_0x1c83e30/d;
L_0x1c83fd0/d .functor NOT 1, L_0x1c83e30, C4<0>, C4<0>, C4<0>;
L_0x1c83fd0 .delay (10,10,10) L_0x1c83fd0/d;
v0x1c2b870_0 .net "and_in0ncom", 0 0, L_0x1c83d40; 1 drivers
v0x1c2b930_0 .net "and_in1com", 0 0, L_0x1c83a00; 1 drivers
v0x1c2b9d0_0 .alias "in0", 0 0, v0x1c30380_0;
v0x1c2ba70_0 .alias "in1", 0 0, v0x1c30720_0;
v0x1c2baf0_0 .net "nand_in0ncom", 0 0, L_0x1c83c80; 1 drivers
v0x1c2bb90_0 .net "nand_in1com", 0 0, L_0x1c83940; 1 drivers
v0x1c2bc30_0 .net "ncom", 0 0, L_0x1c83b30; 1 drivers
v0x1c2bcd0_0 .net "nor_wire", 0 0, L_0x1c83e30; 1 drivers
v0x1c2bd70_0 .alias "result", 0 0, v0x1c2c4a0_0;
v0x1c2bdf0_0 .alias "sel0", 0 0, v0x1c2c2f0_0;
S_0x1c2b030 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c2a0c0;
 .timescale 0 0;
L_0x1c84100/d .functor NAND 1, L_0x1c83810, L_0x1c85930, C4<1>, C4<1>;
L_0x1c84100 .delay (20,20,20) L_0x1c84100/d;
L_0x1c841c0/d .functor NOT 1, L_0x1c84100, C4<0>, C4<0>, C4<0>;
L_0x1c841c0 .delay (10,10,10) L_0x1c841c0/d;
L_0x1c842f0/d .functor NOT 1, L_0x1c85930, C4<0>, C4<0>, C4<0>;
L_0x1c842f0 .delay (10,10,10) L_0x1c842f0/d;
L_0x1c843b0/d .functor NAND 1, L_0x1c82dd0, L_0x1c842f0, C4<1>, C4<1>;
L_0x1c843b0 .delay (20,20,20) L_0x1c843b0/d;
L_0x1c844c0/d .functor NOT 1, L_0x1c843b0, C4<0>, C4<0>, C4<0>;
L_0x1c844c0 .delay (10,10,10) L_0x1c844c0/d;
L_0x1c845b0/d .functor NOR 1, L_0x1c844c0, L_0x1c841c0, C4<0>, C4<0>;
L_0x1c845b0 .delay (20,20,20) L_0x1c845b0/d;
L_0x1c84750/d .functor NOT 1, L_0x1c845b0, C4<0>, C4<0>, C4<0>;
L_0x1c84750 .delay (10,10,10) L_0x1c84750/d;
v0x1c2b120_0 .net "and_in0ncom", 0 0, L_0x1c844c0; 1 drivers
v0x1c2b1e0_0 .net "and_in1com", 0 0, L_0x1c841c0; 1 drivers
v0x1c2b280_0 .alias "in0", 0 0, v0x1c30490_0;
v0x1c2b320_0 .alias "in1", 0 0, v0x1c30610_0;
v0x1c2b3a0_0 .net "nand_in0ncom", 0 0, L_0x1c843b0; 1 drivers
v0x1c2b440_0 .net "nand_in1com", 0 0, L_0x1c84100; 1 drivers
v0x1c2b4e0_0 .net "ncom", 0 0, L_0x1c842f0; 1 drivers
v0x1c2b580_0 .net "nor_wire", 0 0, L_0x1c845b0; 1 drivers
v0x1c2b620_0 .alias "result", 0 0, v0x1c2c580_0;
v0x1c2b6a0_0 .alias "sel0", 0 0, v0x1c2c2f0_0;
S_0x1c2a8e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c2a0c0;
 .timescale 0 0;
L_0x1c84880/d .functor NAND 1, L_0x1c84750, L_0x1c859d0, C4<1>, C4<1>;
L_0x1c84880 .delay (20,20,20) L_0x1c84880/d;
L_0x1c849d0/d .functor NOT 1, L_0x1c84880, C4<0>, C4<0>, C4<0>;
L_0x1c849d0 .delay (10,10,10) L_0x1c849d0/d;
L_0x1c84b00/d .functor NOT 1, L_0x1c859d0, C4<0>, C4<0>, C4<0>;
L_0x1c84b00 .delay (10,10,10) L_0x1c84b00/d;
L_0x1c84bc0/d .functor NAND 1, L_0x1c83fd0, L_0x1c84b00, C4<1>, C4<1>;
L_0x1c84bc0 .delay (20,20,20) L_0x1c84bc0/d;
L_0x1c84d10/d .functor NOT 1, L_0x1c84bc0, C4<0>, C4<0>, C4<0>;
L_0x1c84d10 .delay (10,10,10) L_0x1c84d10/d;
L_0x1c84e00/d .functor NOR 1, L_0x1c84d10, L_0x1c849d0, C4<0>, C4<0>;
L_0x1c84e00 .delay (20,20,20) L_0x1c84e00/d;
L_0x1c84fa0/d .functor NOT 1, L_0x1c84e00, C4<0>, C4<0>, C4<0>;
L_0x1c84fa0 .delay (10,10,10) L_0x1c84fa0/d;
v0x1c2a9d0_0 .net "and_in0ncom", 0 0, L_0x1c84d10; 1 drivers
v0x1c2aa90_0 .net "and_in1com", 0 0, L_0x1c849d0; 1 drivers
v0x1c2ab30_0 .alias "in0", 0 0, v0x1c2c4a0_0;
v0x1c2abd0_0 .alias "in1", 0 0, v0x1c2c580_0;
v0x1c2ac50_0 .net "nand_in0ncom", 0 0, L_0x1c84bc0; 1 drivers
v0x1c2acf0_0 .net "nand_in1com", 0 0, L_0x1c84880; 1 drivers
v0x1c2ad90_0 .net "ncom", 0 0, L_0x1c84b00; 1 drivers
v0x1c2ae30_0 .net "nor_wire", 0 0, L_0x1c84e00; 1 drivers
v0x1c2aed0_0 .alias "result", 0 0, v0x1c2c600_0;
v0x1c2af50_0 .alias "sel0", 0 0, v0x1c2c370_0;
S_0x1c2a1b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c2a0c0;
 .timescale 0 0;
L_0x1c850d0/d .functor NAND 1, C4<0>, L_0x1c85b00, C4<1>, C4<1>;
L_0x1c850d0 .delay (20,20,20) L_0x1c850d0/d;
L_0x1c85230/d .functor NOT 1, L_0x1c850d0, C4<0>, C4<0>, C4<0>;
L_0x1c85230 .delay (10,10,10) L_0x1c85230/d;
L_0x1c85360/d .functor NOT 1, L_0x1c85b00, C4<0>, C4<0>, C4<0>;
L_0x1c85360 .delay (10,10,10) L_0x1c85360/d;
L_0x1c85420/d .functor NAND 1, L_0x1c84fa0, L_0x1c85360, C4<1>, C4<1>;
L_0x1c85420 .delay (20,20,20) L_0x1c85420/d;
L_0x1c85570/d .functor NOT 1, L_0x1c85420, C4<0>, C4<0>, C4<0>;
L_0x1c85570 .delay (10,10,10) L_0x1c85570/d;
L_0x1c85660/d .functor NOR 1, L_0x1c85570, L_0x1c85230, C4<0>, C4<0>;
L_0x1c85660 .delay (20,20,20) L_0x1c85660/d;
L_0x1c85800/d .functor NOT 1, L_0x1c85660, C4<0>, C4<0>, C4<0>;
L_0x1c85800 .delay (10,10,10) L_0x1c85800/d;
v0x1c2a2a0_0 .net "and_in0ncom", 0 0, L_0x1c85570; 1 drivers
v0x1c2a320_0 .net "and_in1com", 0 0, L_0x1c85230; 1 drivers
v0x1c2a3c0_0 .alias "in0", 0 0, v0x1c2c600_0;
v0x1c2a460_0 .alias "in1", 0 0, v0x1c2c1c0_0;
v0x1c2a4e0_0 .net "nand_in0ncom", 0 0, L_0x1c85420; 1 drivers
v0x1c2a580_0 .net "nand_in1com", 0 0, L_0x1c850d0; 1 drivers
v0x1c2a660_0 .net "ncom", 0 0, L_0x1c85360; 1 drivers
v0x1c2a700_0 .net "nor_wire", 0 0, L_0x1c85660; 1 drivers
v0x1c2a7a0_0 .alias "result", 0 0, v0x1c301d0_0;
v0x1c2a840_0 .alias "sel0", 0 0, v0x1c2c3f0_0;
S_0x1c22d20 .scope generate, "ALU32[5]" "ALU32[5]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c216f8 .param/l "i" 2 65, +C4<0101>;
S_0x1c22e50 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c22d20;
 .timescale 0 0;
L_0x1c85da0/d .functor NOT 1, L_0x1c8bc00, C4<0>, C4<0>, C4<0>;
L_0x1c85da0 .delay (10,10,10) L_0x1c85da0/d;
v0x1c293a0_0 .net "carryin", 0 0, L_0x1c8bb40; 1 drivers
v0x1c29440_0 .net "carryout", 0 0, L_0x1c87a10; 1 drivers
v0x1c294c0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c29540_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c295c0_0 .net "notB", 0 0, L_0x1c85da0; 1 drivers
v0x1c29640_0 .net "operandA", 0 0, L_0x1c86260; 1 drivers
v0x1c296c0_0 .net "operandB", 0 0, L_0x1c8bc00; 1 drivers
v0x1c297d0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c29850_0 .net "result", 0 0, L_0x1c8b500; 1 drivers
v0x1c29920_0 .net "trueB", 0 0, L_0x1c86850; 1 drivers
v0x1c29a00_0 .net "wAddSub", 0 0, L_0x1c87370; 1 drivers
v0x1c29b10_0 .net "wNandAnd", 0 0, L_0x1c88ad0; 1 drivers
v0x1c29c90_0 .net "wNorOr", 0 0, L_0x1c89510; 1 drivers
v0x1c29da0_0 .net "wXor", 0 0, L_0x1c88070; 1 drivers
L_0x1c8b630 .part v0x1c53f70_0, 0, 1;
L_0x1c8b6d0 .part v0x1c53f70_0, 1, 1;
L_0x1c8b800 .part v0x1c53f70_0, 2, 1;
S_0x1c28c20 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c22e50;
 .timescale 0 0;
L_0x1c85f70/d .functor NAND 1, L_0x1c85da0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c85f70 .delay (20,20,20) L_0x1c85f70/d;
L_0x1c86310/d .functor NOT 1, L_0x1c85f70, C4<0>, C4<0>, C4<0>;
L_0x1c86310 .delay (10,10,10) L_0x1c86310/d;
L_0x1c863f0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c863f0 .delay (10,10,10) L_0x1c863f0/d;
L_0x1c864b0/d .functor NAND 1, L_0x1c8bc00, L_0x1c863f0, C4<1>, C4<1>;
L_0x1c864b0 .delay (20,20,20) L_0x1c864b0/d;
L_0x1c865c0/d .functor NOT 1, L_0x1c864b0, C4<0>, C4<0>, C4<0>;
L_0x1c865c0 .delay (10,10,10) L_0x1c865c0/d;
L_0x1c866b0/d .functor NOR 1, L_0x1c865c0, L_0x1c86310, C4<0>, C4<0>;
L_0x1c866b0 .delay (20,20,20) L_0x1c866b0/d;
L_0x1c86850/d .functor NOT 1, L_0x1c866b0, C4<0>, C4<0>, C4<0>;
L_0x1c86850 .delay (10,10,10) L_0x1c86850/d;
v0x1c28d10_0 .net "and_in0ncom", 0 0, L_0x1c865c0; 1 drivers
v0x1c28dd0_0 .net "and_in1com", 0 0, L_0x1c86310; 1 drivers
v0x1c28e70_0 .alias "in0", 0 0, v0x1c296c0_0;
v0x1c28ef0_0 .alias "in1", 0 0, v0x1c295c0_0;
v0x1c28f70_0 .net "nand_in0ncom", 0 0, L_0x1c864b0; 1 drivers
v0x1c29010_0 .net "nand_in1com", 0 0, L_0x1c85f70; 1 drivers
v0x1c290b0_0 .net "ncom", 0 0, L_0x1c863f0; 1 drivers
v0x1c29150_0 .net "nor_wire", 0 0, L_0x1c866b0; 1 drivers
v0x1c291f0_0 .alias "result", 0 0, v0x1c29920_0;
v0x1c292c0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bd32b0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c22e50;
 .timescale 0 0;
L_0x1c87480/d .functor NAND 1, L_0x1c86260, L_0x1c86850, C4<1>, C4<1>;
L_0x1c87480 .delay (20,20,20) L_0x1c87480/d;
L_0x1c875f0/d .functor NOT 1, L_0x1c87480, C4<0>, C4<0>, C4<0>;
L_0x1c875f0 .delay (10,10,10) L_0x1c875f0/d;
L_0x1c87700/d .functor NAND 1, L_0x1c8bb40, L_0x1c86dd0, C4<1>, C4<1>;
L_0x1c87700 .delay (20,20,20) L_0x1c87700/d;
L_0x1c877c0/d .functor NOT 1, L_0x1c87700, C4<0>, C4<0>, C4<0>;
L_0x1c877c0 .delay (10,10,10) L_0x1c877c0/d;
L_0x1c878d0/d .functor NOR 1, L_0x1c877c0, L_0x1c875f0, C4<0>, C4<0>;
L_0x1c878d0 .delay (20,20,20) L_0x1c878d0/d;
L_0x1c87a10/d .functor NOT 1, L_0x1c878d0, C4<0>, C4<0>, C4<0>;
L_0x1c87a10 .delay (10,10,10) L_0x1c87a10/d;
v0x1c284c0_0 .net "And_AB", 0 0, L_0x1c875f0; 1 drivers
v0x1c28560_0 .net "And_XorAB_C", 0 0, L_0x1c877c0; 1 drivers
v0x1c28600_0 .net "Nand_AB", 0 0, L_0x1c87480; 1 drivers
v0x1c286a0_0 .net "Nand_XorAB_C", 0 0, L_0x1c87700; 1 drivers
v0x1c28720_0 .net "Xor_AB", 0 0, L_0x1c86dd0; 1 drivers
v0x1c287f0_0 .alias "a", 0 0, v0x1c29640_0;
v0x1c28940_0 .alias "b", 0 0, v0x1c29920_0;
v0x1c289c0_0 .alias "carryin", 0 0, v0x1c293a0_0;
v0x1c28a40_0 .alias "carryout", 0 0, v0x1c29440_0;
v0x1c28ac0_0 .net "nco", 0 0, L_0x1c878d0; 1 drivers
v0x1c28ba0_0 .alias "sum", 0 0, v0x1c29a00_0;
S_0x1c27f70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bd32b0;
 .timescale 0 0;
L_0x1c869c0/d .functor NAND 1, L_0x1c86260, L_0x1c86850, C4<1>, C4<1>;
L_0x1c869c0 .delay (20,20,20) L_0x1c869c0/d;
L_0x1c86a80/d .functor NOR 1, L_0x1c86260, L_0x1c86850, C4<0>, C4<0>;
L_0x1c86a80 .delay (20,20,20) L_0x1c86a80/d;
L_0x1c86b60/d .functor NOT 1, L_0x1c86a80, C4<0>, C4<0>, C4<0>;
L_0x1c86b60 .delay (10,10,10) L_0x1c86b60/d;
L_0x1c86c70/d .functor NAND 1, L_0x1c86b60, L_0x1c869c0, C4<1>, C4<1>;
L_0x1c86c70 .delay (20,20,20) L_0x1c86c70/d;
L_0x1c86dd0/d .functor NOT 1, L_0x1c86c70, C4<0>, C4<0>, C4<0>;
L_0x1c86dd0 .delay (10,10,10) L_0x1c86dd0/d;
v0x1c28060_0 .alias "a", 0 0, v0x1c29640_0;
v0x1c28100_0 .alias "b", 0 0, v0x1c29920_0;
v0x1c281a0_0 .net "nand_ab", 0 0, L_0x1c869c0; 1 drivers
v0x1c28240_0 .net "nor_ab", 0 0, L_0x1c86a80; 1 drivers
v0x1c282c0_0 .net "nxor_ab", 0 0, L_0x1c86c70; 1 drivers
v0x1c28360_0 .net "or_ab", 0 0, L_0x1c86b60; 1 drivers
v0x1c28440_0 .alias "result", 0 0, v0x1c28720_0;
S_0x1bd33a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bd32b0;
 .timescale 0 0;
L_0x1c86ee0/d .functor NAND 1, L_0x1c86dd0, L_0x1c8bb40, C4<1>, C4<1>;
L_0x1c86ee0 .delay (20,20,20) L_0x1c86ee0/d;
L_0x1c87030/d .functor NOR 1, L_0x1c86dd0, L_0x1c8bb40, C4<0>, C4<0>;
L_0x1c87030 .delay (20,20,20) L_0x1c87030/d;
L_0x1c871a0/d .functor NOT 1, L_0x1c87030, C4<0>, C4<0>, C4<0>;
L_0x1c871a0 .delay (10,10,10) L_0x1c871a0/d;
L_0x1c87260/d .functor NAND 1, L_0x1c871a0, L_0x1c86ee0, C4<1>, C4<1>;
L_0x1c87260 .delay (20,20,20) L_0x1c87260/d;
L_0x1c87370/d .functor NOT 1, L_0x1c87260, C4<0>, C4<0>, C4<0>;
L_0x1c87370 .delay (10,10,10) L_0x1c87370/d;
v0x1c27b20_0 .alias "a", 0 0, v0x1c28720_0;
v0x1c27ba0_0 .alias "b", 0 0, v0x1c293a0_0;
v0x1c27c20_0 .net "nand_ab", 0 0, L_0x1c86ee0; 1 drivers
v0x1c27ca0_0 .net "nor_ab", 0 0, L_0x1c87030; 1 drivers
v0x1c27d20_0 .net "nxor_ab", 0 0, L_0x1c87260; 1 drivers
v0x1c27dc0_0 .net "or_ab", 0 0, L_0x1c871a0; 1 drivers
v0x1c27ea0_0 .alias "result", 0 0, v0x1c29a00_0;
S_0x1bd2d60 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c22e50;
 .timescale 0 0;
L_0x1c87bd0/d .functor NAND 1, L_0x1c86260, L_0x1c8bc00, C4<1>, C4<1>;
L_0x1c87bd0 .delay (20,20,20) L_0x1c87bd0/d;
L_0x1c87c90/d .functor NOR 1, L_0x1c86260, L_0x1c8bc00, C4<0>, C4<0>;
L_0x1c87c90 .delay (20,20,20) L_0x1c87c90/d;
L_0x1c87e20/d .functor NOT 1, L_0x1c87c90, C4<0>, C4<0>, C4<0>;
L_0x1c87e20 .delay (10,10,10) L_0x1c87e20/d;
L_0x1c87f10/d .functor NAND 1, L_0x1c87e20, L_0x1c87bd0, C4<1>, C4<1>;
L_0x1c87f10 .delay (20,20,20) L_0x1c87f10/d;
L_0x1c88070/d .functor NOT 1, L_0x1c87f10, C4<0>, C4<0>, C4<0>;
L_0x1c88070 .delay (10,10,10) L_0x1c88070/d;
v0x1bd2e50_0 .alias "a", 0 0, v0x1c29640_0;
v0x1bd2ed0_0 .alias "b", 0 0, v0x1c296c0_0;
v0x1bd2fa0_0 .net "nand_ab", 0 0, L_0x1c87bd0; 1 drivers
v0x1bd3020_0 .net "nor_ab", 0 0, L_0x1c87c90; 1 drivers
v0x1bd30a0_0 .net "nxor_ab", 0 0, L_0x1c87f10; 1 drivers
v0x1bd3120_0 .net "or_ab", 0 0, L_0x1c87e20; 1 drivers
v0x1bd31e0_0 .alias "result", 0 0, v0x1c29da0_0;
S_0x1c25fa0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c22e50;
 .timescale 0 0;
L_0x1c881c0/d .functor NAND 1, L_0x1c86260, L_0x1c8bc00, C4<1>, C4<1>;
L_0x1c881c0 .delay (20,20,20) L_0x1c881c0/d;
L_0x1c882f0/d .functor NOT 1, L_0x1c881c0, C4<0>, C4<0>, C4<0>;
L_0x1c882f0 .delay (10,10,10) L_0x1c882f0/d;
v0x1c26810_0 .alias "a", 0 0, v0x1c29640_0;
v0x1c268b0_0 .net "and_ab", 0 0, L_0x1c882f0; 1 drivers
v0x1c26930_0 .alias "b", 0 0, v0x1c296c0_0;
v0x1c269b0_0 .net "nand_ab", 0 0, L_0x1c881c0; 1 drivers
v0x1c26a90_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bd2ce0_0 .alias "result", 0 0, v0x1c29b10_0;
S_0x1c26090 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c25fa0;
 .timescale 0 0;
L_0x1c88440/d .functor NAND 1, L_0x1c882f0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c88440 .delay (20,20,20) L_0x1c88440/d;
L_0x1c88500/d .functor NOT 1, L_0x1c88440, C4<0>, C4<0>, C4<0>;
L_0x1c88500 .delay (10,10,10) L_0x1c88500/d;
L_0x1c88630/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c88630 .delay (10,10,10) L_0x1c88630/d;
L_0x1c886f0/d .functor NAND 1, L_0x1c881c0, L_0x1c88630, C4<1>, C4<1>;
L_0x1c886f0 .delay (20,20,20) L_0x1c886f0/d;
L_0x1c88840/d .functor NOT 1, L_0x1c886f0, C4<0>, C4<0>, C4<0>;
L_0x1c88840 .delay (10,10,10) L_0x1c88840/d;
L_0x1c88930/d .functor NOR 1, L_0x1c88840, L_0x1c88500, C4<0>, C4<0>;
L_0x1c88930 .delay (20,20,20) L_0x1c88930/d;
L_0x1c88ad0/d .functor NOT 1, L_0x1c88930, C4<0>, C4<0>, C4<0>;
L_0x1c88ad0 .delay (10,10,10) L_0x1c88ad0/d;
v0x1c26180_0 .net "and_in0ncom", 0 0, L_0x1c88840; 1 drivers
v0x1c26200_0 .net "and_in1com", 0 0, L_0x1c88500; 1 drivers
v0x1c26280_0 .alias "in0", 0 0, v0x1c269b0_0;
v0x1c26320_0 .alias "in1", 0 0, v0x1c268b0_0;
v0x1c263a0_0 .net "nand_in0ncom", 0 0, L_0x1c886f0; 1 drivers
v0x1c26440_0 .net "nand_in1com", 0 0, L_0x1c88440; 1 drivers
v0x1c26520_0 .net "ncom", 0 0, L_0x1c88630; 1 drivers
v0x1c265c0_0 .net "nor_wire", 0 0, L_0x1c88930; 1 drivers
v0x1c26660_0 .alias "result", 0 0, v0x1c29b10_0;
v0x1c26730_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c25500 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c22e50;
 .timescale 0 0;
L_0x1c88c00/d .functor NOR 1, L_0x1c86260, L_0x1c8bc00, C4<0>, C4<0>;
L_0x1c88c00 .delay (20,20,20) L_0x1c88c00/d;
L_0x1c88d30/d .functor NOT 1, L_0x1c88c00, C4<0>, C4<0>, C4<0>;
L_0x1c88d30 .delay (10,10,10) L_0x1c88d30/d;
v0x1c25c80_0 .alias "a", 0 0, v0x1c29640_0;
v0x1c25d00_0 .alias "b", 0 0, v0x1c296c0_0;
v0x1c25da0_0 .net "nor_ab", 0 0, L_0x1c88c00; 1 drivers
v0x1c25e20_0 .net "or_ab", 0 0, L_0x1c88d30; 1 drivers
v0x1c25ea0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c25f20_0 .alias "result", 0 0, v0x1c29c90_0;
S_0x1c255f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c25500;
 .timescale 0 0;
L_0x1c88e80/d .functor NAND 1, L_0x1c88d30, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c88e80 .delay (20,20,20) L_0x1c88e80/d;
L_0x1c88f40/d .functor NOT 1, L_0x1c88e80, C4<0>, C4<0>, C4<0>;
L_0x1c88f40 .delay (10,10,10) L_0x1c88f40/d;
L_0x1c89070/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c89070 .delay (10,10,10) L_0x1c89070/d;
L_0x1c89130/d .functor NAND 1, L_0x1c88c00, L_0x1c89070, C4<1>, C4<1>;
L_0x1c89130 .delay (20,20,20) L_0x1c89130/d;
L_0x1c89280/d .functor NOT 1, L_0x1c89130, C4<0>, C4<0>, C4<0>;
L_0x1c89280 .delay (10,10,10) L_0x1c89280/d;
L_0x1c89370/d .functor NOR 1, L_0x1c89280, L_0x1c88f40, C4<0>, C4<0>;
L_0x1c89370 .delay (20,20,20) L_0x1c89370/d;
L_0x1c89510/d .functor NOT 1, L_0x1c89370, C4<0>, C4<0>, C4<0>;
L_0x1c89510 .delay (10,10,10) L_0x1c89510/d;
v0x1c256e0_0 .net "and_in0ncom", 0 0, L_0x1c89280; 1 drivers
v0x1c25760_0 .net "and_in1com", 0 0, L_0x1c88f40; 1 drivers
v0x1c257e0_0 .alias "in0", 0 0, v0x1c25da0_0;
v0x1c25860_0 .alias "in1", 0 0, v0x1c25e20_0;
v0x1c258e0_0 .net "nand_in0ncom", 0 0, L_0x1c89130; 1 drivers
v0x1c25960_0 .net "nand_in1com", 0 0, L_0x1c88e80; 1 drivers
v0x1c259e0_0 .net "ncom", 0 0, L_0x1c89070; 1 drivers
v0x1c25a60_0 .net "nor_wire", 0 0, L_0x1c89370; 1 drivers
v0x1c25b30_0 .alias "result", 0 0, v0x1c29c90_0;
v0x1c25c00_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c22f40 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c22e50;
 .timescale 0 0;
v0x1c24d50_0 .alias "in0", 0 0, v0x1c29a00_0;
v0x1c24e00_0 .alias "in1", 0 0, v0x1c29da0_0;
v0x1c24eb0_0 .alias "in2", 0 0, v0x1c29b10_0;
v0x1c24f60_0 .alias "in3", 0 0, v0x1c29c90_0;
v0x1c25040_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c250f0_0 .alias "result", 0 0, v0x1c29850_0;
v0x1c25170_0 .net "sel0", 0 0, L_0x1c8b630; 1 drivers
v0x1c251f0_0 .net "sel1", 0 0, L_0x1c8b6d0; 1 drivers
v0x1c25270_0 .net "sel2", 0 0, L_0x1c8b800; 1 drivers
v0x1c25320_0 .net "w0", 0 0, L_0x1c89cd0; 1 drivers
v0x1c25400_0 .net "w1", 0 0, L_0x1c8a450; 1 drivers
v0x1c25480_0 .net "w2", 0 0, L_0x1c8aca0; 1 drivers
S_0x1c24600 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c22f40;
 .timescale 0 0;
L_0x1c89640/d .functor NAND 1, L_0x1c88070, L_0x1c8b630, C4<1>, C4<1>;
L_0x1c89640 .delay (20,20,20) L_0x1c89640/d;
L_0x1c89700/d .functor NOT 1, L_0x1c89640, C4<0>, C4<0>, C4<0>;
L_0x1c89700 .delay (10,10,10) L_0x1c89700/d;
L_0x1c89830/d .functor NOT 1, L_0x1c8b630, C4<0>, C4<0>, C4<0>;
L_0x1c89830 .delay (10,10,10) L_0x1c89830/d;
L_0x1c89980/d .functor NAND 1, L_0x1c87370, L_0x1c89830, C4<1>, C4<1>;
L_0x1c89980 .delay (20,20,20) L_0x1c89980/d;
L_0x1c89a40/d .functor NOT 1, L_0x1c89980, C4<0>, C4<0>, C4<0>;
L_0x1c89a40 .delay (10,10,10) L_0x1c89a40/d;
L_0x1c89b30/d .functor NOR 1, L_0x1c89a40, L_0x1c89700, C4<0>, C4<0>;
L_0x1c89b30 .delay (20,20,20) L_0x1c89b30/d;
L_0x1c89cd0/d .functor NOT 1, L_0x1c89b30, C4<0>, C4<0>, C4<0>;
L_0x1c89cd0 .delay (10,10,10) L_0x1c89cd0/d;
v0x1c246f0_0 .net "and_in0ncom", 0 0, L_0x1c89a40; 1 drivers
v0x1c247b0_0 .net "and_in1com", 0 0, L_0x1c89700; 1 drivers
v0x1c24850_0 .alias "in0", 0 0, v0x1c29a00_0;
v0x1c248f0_0 .alias "in1", 0 0, v0x1c29da0_0;
v0x1c24970_0 .net "nand_in0ncom", 0 0, L_0x1c89980; 1 drivers
v0x1c24a10_0 .net "nand_in1com", 0 0, L_0x1c89640; 1 drivers
v0x1c24ab0_0 .net "ncom", 0 0, L_0x1c89830; 1 drivers
v0x1c24b50_0 .net "nor_wire", 0 0, L_0x1c89b30; 1 drivers
v0x1c24bf0_0 .alias "result", 0 0, v0x1c25320_0;
v0x1c24c70_0 .alias "sel0", 0 0, v0x1c25170_0;
S_0x1c23eb0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c22f40;
 .timescale 0 0;
L_0x1c89e00/d .functor NAND 1, L_0x1c89510, L_0x1c8b630, C4<1>, C4<1>;
L_0x1c89e00 .delay (20,20,20) L_0x1c89e00/d;
L_0x1c89ec0/d .functor NOT 1, L_0x1c89e00, C4<0>, C4<0>, C4<0>;
L_0x1c89ec0 .delay (10,10,10) L_0x1c89ec0/d;
L_0x1c89ff0/d .functor NOT 1, L_0x1c8b630, C4<0>, C4<0>, C4<0>;
L_0x1c89ff0 .delay (10,10,10) L_0x1c89ff0/d;
L_0x1c8a0b0/d .functor NAND 1, L_0x1c88ad0, L_0x1c89ff0, C4<1>, C4<1>;
L_0x1c8a0b0 .delay (20,20,20) L_0x1c8a0b0/d;
L_0x1c8a1c0/d .functor NOT 1, L_0x1c8a0b0, C4<0>, C4<0>, C4<0>;
L_0x1c8a1c0 .delay (10,10,10) L_0x1c8a1c0/d;
L_0x1c8a2b0/d .functor NOR 1, L_0x1c8a1c0, L_0x1c89ec0, C4<0>, C4<0>;
L_0x1c8a2b0 .delay (20,20,20) L_0x1c8a2b0/d;
L_0x1c8a450/d .functor NOT 1, L_0x1c8a2b0, C4<0>, C4<0>, C4<0>;
L_0x1c8a450 .delay (10,10,10) L_0x1c8a450/d;
v0x1c23fa0_0 .net "and_in0ncom", 0 0, L_0x1c8a1c0; 1 drivers
v0x1c24060_0 .net "and_in1com", 0 0, L_0x1c89ec0; 1 drivers
v0x1c24100_0 .alias "in0", 0 0, v0x1c29b10_0;
v0x1c241a0_0 .alias "in1", 0 0, v0x1c29c90_0;
v0x1c24220_0 .net "nand_in0ncom", 0 0, L_0x1c8a0b0; 1 drivers
v0x1c242c0_0 .net "nand_in1com", 0 0, L_0x1c89e00; 1 drivers
v0x1c24360_0 .net "ncom", 0 0, L_0x1c89ff0; 1 drivers
v0x1c24400_0 .net "nor_wire", 0 0, L_0x1c8a2b0; 1 drivers
v0x1c244a0_0 .alias "result", 0 0, v0x1c25400_0;
v0x1c24520_0 .alias "sel0", 0 0, v0x1c25170_0;
S_0x1c23760 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c22f40;
 .timescale 0 0;
L_0x1c8a580/d .functor NAND 1, L_0x1c8a450, L_0x1c8b6d0, C4<1>, C4<1>;
L_0x1c8a580 .delay (20,20,20) L_0x1c8a580/d;
L_0x1c8a6d0/d .functor NOT 1, L_0x1c8a580, C4<0>, C4<0>, C4<0>;
L_0x1c8a6d0 .delay (10,10,10) L_0x1c8a6d0/d;
L_0x1c8a800/d .functor NOT 1, L_0x1c8b6d0, C4<0>, C4<0>, C4<0>;
L_0x1c8a800 .delay (10,10,10) L_0x1c8a800/d;
L_0x1c8a8c0/d .functor NAND 1, L_0x1c89cd0, L_0x1c8a800, C4<1>, C4<1>;
L_0x1c8a8c0 .delay (20,20,20) L_0x1c8a8c0/d;
L_0x1c8aa10/d .functor NOT 1, L_0x1c8a8c0, C4<0>, C4<0>, C4<0>;
L_0x1c8aa10 .delay (10,10,10) L_0x1c8aa10/d;
L_0x1c8ab00/d .functor NOR 1, L_0x1c8aa10, L_0x1c8a6d0, C4<0>, C4<0>;
L_0x1c8ab00 .delay (20,20,20) L_0x1c8ab00/d;
L_0x1c8aca0/d .functor NOT 1, L_0x1c8ab00, C4<0>, C4<0>, C4<0>;
L_0x1c8aca0 .delay (10,10,10) L_0x1c8aca0/d;
v0x1c23850_0 .net "and_in0ncom", 0 0, L_0x1c8aa10; 1 drivers
v0x1c23910_0 .net "and_in1com", 0 0, L_0x1c8a6d0; 1 drivers
v0x1c239b0_0 .alias "in0", 0 0, v0x1c25320_0;
v0x1c23a50_0 .alias "in1", 0 0, v0x1c25400_0;
v0x1c23ad0_0 .net "nand_in0ncom", 0 0, L_0x1c8a8c0; 1 drivers
v0x1c23b70_0 .net "nand_in1com", 0 0, L_0x1c8a580; 1 drivers
v0x1c23c10_0 .net "ncom", 0 0, L_0x1c8a800; 1 drivers
v0x1c23cb0_0 .net "nor_wire", 0 0, L_0x1c8ab00; 1 drivers
v0x1c23d50_0 .alias "result", 0 0, v0x1c25480_0;
v0x1c23dd0_0 .alias "sel0", 0 0, v0x1c251f0_0;
S_0x1c23030 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c22f40;
 .timescale 0 0;
L_0x1c8add0/d .functor NAND 1, C4<0>, L_0x1c8b800, C4<1>, C4<1>;
L_0x1c8add0 .delay (20,20,20) L_0x1c8add0/d;
L_0x1c8af30/d .functor NOT 1, L_0x1c8add0, C4<0>, C4<0>, C4<0>;
L_0x1c8af30 .delay (10,10,10) L_0x1c8af30/d;
L_0x1c8b060/d .functor NOT 1, L_0x1c8b800, C4<0>, C4<0>, C4<0>;
L_0x1c8b060 .delay (10,10,10) L_0x1c8b060/d;
L_0x1c8b120/d .functor NAND 1, L_0x1c8aca0, L_0x1c8b060, C4<1>, C4<1>;
L_0x1c8b120 .delay (20,20,20) L_0x1c8b120/d;
L_0x1c8b270/d .functor NOT 1, L_0x1c8b120, C4<0>, C4<0>, C4<0>;
L_0x1c8b270 .delay (10,10,10) L_0x1c8b270/d;
L_0x1c8b360/d .functor NOR 1, L_0x1c8b270, L_0x1c8af30, C4<0>, C4<0>;
L_0x1c8b360 .delay (20,20,20) L_0x1c8b360/d;
L_0x1c8b500/d .functor NOT 1, L_0x1c8b360, C4<0>, C4<0>, C4<0>;
L_0x1c8b500 .delay (10,10,10) L_0x1c8b500/d;
v0x1c23120_0 .net "and_in0ncom", 0 0, L_0x1c8b270; 1 drivers
v0x1c231a0_0 .net "and_in1com", 0 0, L_0x1c8af30; 1 drivers
v0x1c23240_0 .alias "in0", 0 0, v0x1c25480_0;
v0x1c232e0_0 .alias "in1", 0 0, v0x1c25040_0;
v0x1c23360_0 .net "nand_in0ncom", 0 0, L_0x1c8b120; 1 drivers
v0x1c23400_0 .net "nand_in1com", 0 0, L_0x1c8add0; 1 drivers
v0x1c234e0_0 .net "ncom", 0 0, L_0x1c8b060; 1 drivers
v0x1c23580_0 .net "nor_wire", 0 0, L_0x1c8b360; 1 drivers
v0x1c23620_0 .alias "result", 0 0, v0x1c29850_0;
v0x1c236c0_0 .alias "sel0", 0 0, v0x1c25270_0;
S_0x1c1c3a0 .scope generate, "ALU32[6]" "ALU32[6]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c1ad78 .param/l "i" 2 65, +C4<0110>;
S_0x1c1c4d0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c1c3a0;
 .timescale 0 0;
L_0x1c8bd70/d .functor NOT 1, L_0x1c916d0, C4<0>, C4<0>, C4<0>;
L_0x1c8bd70 .delay (10,10,10) L_0x1c8bd70/d;
v0x1c22220_0 .net "carryin", 0 0, L_0x1c91940; 1 drivers
v0x1c222c0_0 .net "carryout", 0 0, L_0x1c8d5e0; 1 drivers
v0x1c22340_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c223c0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c22440_0 .net "notB", 0 0, L_0x1c8bd70; 1 drivers
v0x1c224c0_0 .net "operandA", 0 0, L_0x1c917b0; 1 drivers
v0x1c22540_0 .net "operandB", 0 0, L_0x1c916d0; 1 drivers
v0x1c22650_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c226d0_0 .net "result", 0 0, L_0x1c910d0; 1 drivers
v0x1c227a0_0 .net "trueB", 0 0, L_0x1c8c420; 1 drivers
v0x1c22880_0 .net "wAddSub", 0 0, L_0x1c8cf40; 1 drivers
v0x1c22990_0 .net "wNandAnd", 0 0, L_0x1c8e6a0; 1 drivers
v0x1c22b10_0 .net "wNorOr", 0 0, L_0x1c8f0e0; 1 drivers
v0x1c22c20_0 .net "wXor", 0 0, L_0x1c8dc40; 1 drivers
L_0x1c91200 .part v0x1c53f70_0, 0, 1;
L_0x1c912a0 .part v0x1c53f70_0, 1, 1;
L_0x1c913d0 .part v0x1c53f70_0, 2, 1;
S_0x1c21aa0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c1c4d0;
 .timescale 0 0;
L_0x1c8be50/d .functor NAND 1, L_0x1c8bd70, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c8be50 .delay (20,20,20) L_0x1c8be50/d;
L_0x1c8bf30/d .functor NOT 1, L_0x1c8be50, C4<0>, C4<0>, C4<0>;
L_0x1c8bf30 .delay (10,10,10) L_0x1c8bf30/d;
L_0x1c8c010/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c8c010 .delay (10,10,10) L_0x1c8c010/d;
L_0x1c8c0d0/d .functor NAND 1, L_0x1c916d0, L_0x1c8c010, C4<1>, C4<1>;
L_0x1c8c0d0 .delay (20,20,20) L_0x1c8c0d0/d;
L_0x1c8c190/d .functor NOT 1, L_0x1c8c0d0, C4<0>, C4<0>, C4<0>;
L_0x1c8c190 .delay (10,10,10) L_0x1c8c190/d;
L_0x1c8c280/d .functor NOR 1, L_0x1c8c190, L_0x1c8bf30, C4<0>, C4<0>;
L_0x1c8c280 .delay (20,20,20) L_0x1c8c280/d;
L_0x1c8c420/d .functor NOT 1, L_0x1c8c280, C4<0>, C4<0>, C4<0>;
L_0x1c8c420 .delay (10,10,10) L_0x1c8c420/d;
v0x1c21b90_0 .net "and_in0ncom", 0 0, L_0x1c8c190; 1 drivers
v0x1c21c50_0 .net "and_in1com", 0 0, L_0x1c8bf30; 1 drivers
v0x1c21cf0_0 .alias "in0", 0 0, v0x1c22540_0;
v0x1c21d70_0 .alias "in1", 0 0, v0x1c22440_0;
v0x1c21df0_0 .net "nand_in0ncom", 0 0, L_0x1c8c0d0; 1 drivers
v0x1c21e90_0 .net "nand_in1com", 0 0, L_0x1c8be50; 1 drivers
v0x1c21f30_0 .net "ncom", 0 0, L_0x1c8c010; 1 drivers
v0x1c21fd0_0 .net "nor_wire", 0 0, L_0x1c8c280; 1 drivers
v0x1c22070_0 .alias "result", 0 0, v0x1c227a0_0;
v0x1c22140_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c20760 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c1c4d0;
 .timescale 0 0;
L_0x1c8d050/d .functor NAND 1, L_0x1c917b0, L_0x1c8c420, C4<1>, C4<1>;
L_0x1c8d050 .delay (20,20,20) L_0x1c8d050/d;
L_0x1c8d1c0/d .functor NOT 1, L_0x1c8d050, C4<0>, C4<0>, C4<0>;
L_0x1c8d1c0 .delay (10,10,10) L_0x1c8d1c0/d;
L_0x1c8d2d0/d .functor NAND 1, L_0x1c91940, L_0x1c8c9a0, C4<1>, C4<1>;
L_0x1c8d2d0 .delay (20,20,20) L_0x1c8d2d0/d;
L_0x1c8d390/d .functor NOT 1, L_0x1c8d2d0, C4<0>, C4<0>, C4<0>;
L_0x1c8d390 .delay (10,10,10) L_0x1c8d390/d;
L_0x1c8d4a0/d .functor NOR 1, L_0x1c8d390, L_0x1c8d1c0, C4<0>, C4<0>;
L_0x1c8d4a0 .delay (20,20,20) L_0x1c8d4a0/d;
L_0x1c8d5e0/d .functor NOT 1, L_0x1c8d4a0, C4<0>, C4<0>, C4<0>;
L_0x1c8d5e0 .delay (10,10,10) L_0x1c8d5e0/d;
v0x1c21340_0 .net "And_AB", 0 0, L_0x1c8d1c0; 1 drivers
v0x1c213e0_0 .net "And_XorAB_C", 0 0, L_0x1c8d390; 1 drivers
v0x1c21480_0 .net "Nand_AB", 0 0, L_0x1c8d050; 1 drivers
v0x1c21520_0 .net "Nand_XorAB_C", 0 0, L_0x1c8d2d0; 1 drivers
v0x1c215a0_0 .net "Xor_AB", 0 0, L_0x1c8c9a0; 1 drivers
v0x1c21670_0 .alias "a", 0 0, v0x1c224c0_0;
v0x1c217c0_0 .alias "b", 0 0, v0x1c227a0_0;
v0x1c21840_0 .alias "carryin", 0 0, v0x1c22220_0;
v0x1c218c0_0 .alias "carryout", 0 0, v0x1c222c0_0;
v0x1c21940_0 .net "nco", 0 0, L_0x1c8d4a0; 1 drivers
v0x1c21a20_0 .alias "sum", 0 0, v0x1c22880_0;
S_0x1c20df0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c20760;
 .timescale 0 0;
L_0x1c8c590/d .functor NAND 1, L_0x1c917b0, L_0x1c8c420, C4<1>, C4<1>;
L_0x1c8c590 .delay (20,20,20) L_0x1c8c590/d;
L_0x1c8c650/d .functor NOR 1, L_0x1c917b0, L_0x1c8c420, C4<0>, C4<0>;
L_0x1c8c650 .delay (20,20,20) L_0x1c8c650/d;
L_0x1c8c730/d .functor NOT 1, L_0x1c8c650, C4<0>, C4<0>, C4<0>;
L_0x1c8c730 .delay (10,10,10) L_0x1c8c730/d;
L_0x1c8c840/d .functor NAND 1, L_0x1c8c730, L_0x1c8c590, C4<1>, C4<1>;
L_0x1c8c840 .delay (20,20,20) L_0x1c8c840/d;
L_0x1c8c9a0/d .functor NOT 1, L_0x1c8c840, C4<0>, C4<0>, C4<0>;
L_0x1c8c9a0 .delay (10,10,10) L_0x1c8c9a0/d;
v0x1c20ee0_0 .alias "a", 0 0, v0x1c224c0_0;
v0x1c20f80_0 .alias "b", 0 0, v0x1c227a0_0;
v0x1c21020_0 .net "nand_ab", 0 0, L_0x1c8c590; 1 drivers
v0x1c210c0_0 .net "nor_ab", 0 0, L_0x1c8c650; 1 drivers
v0x1c21140_0 .net "nxor_ab", 0 0, L_0x1c8c840; 1 drivers
v0x1c211e0_0 .net "or_ab", 0 0, L_0x1c8c730; 1 drivers
v0x1c212c0_0 .alias "result", 0 0, v0x1c215a0_0;
S_0x1c20850 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c20760;
 .timescale 0 0;
L_0x1c8cab0/d .functor NAND 1, L_0x1c8c9a0, L_0x1c91940, C4<1>, C4<1>;
L_0x1c8cab0 .delay (20,20,20) L_0x1c8cab0/d;
L_0x1c8cc00/d .functor NOR 1, L_0x1c8c9a0, L_0x1c91940, C4<0>, C4<0>;
L_0x1c8cc00 .delay (20,20,20) L_0x1c8cc00/d;
L_0x1c8cd70/d .functor NOT 1, L_0x1c8cc00, C4<0>, C4<0>, C4<0>;
L_0x1c8cd70 .delay (10,10,10) L_0x1c8cd70/d;
L_0x1c8ce30/d .functor NAND 1, L_0x1c8cd70, L_0x1c8cab0, C4<1>, C4<1>;
L_0x1c8ce30 .delay (20,20,20) L_0x1c8ce30/d;
L_0x1c8cf40/d .functor NOT 1, L_0x1c8ce30, C4<0>, C4<0>, C4<0>;
L_0x1c8cf40 .delay (10,10,10) L_0x1c8cf40/d;
v0x1c20940_0 .alias "a", 0 0, v0x1c215a0_0;
v0x1c209e0_0 .alias "b", 0 0, v0x1c22220_0;
v0x1c20a80_0 .net "nand_ab", 0 0, L_0x1c8cab0; 1 drivers
v0x1c20b20_0 .net "nor_ab", 0 0, L_0x1c8cc00; 1 drivers
v0x1c20ba0_0 .net "nxor_ab", 0 0, L_0x1c8ce30; 1 drivers
v0x1c20c40_0 .net "or_ab", 0 0, L_0x1c8cd70; 1 drivers
v0x1c20d20_0 .alias "result", 0 0, v0x1c22880_0;
S_0x1c20210 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c1c4d0;
 .timescale 0 0;
L_0x1c8d7a0/d .functor NAND 1, L_0x1c917b0, L_0x1c916d0, C4<1>, C4<1>;
L_0x1c8d7a0 .delay (20,20,20) L_0x1c8d7a0/d;
L_0x1c8d860/d .functor NOR 1, L_0x1c917b0, L_0x1c916d0, C4<0>, C4<0>;
L_0x1c8d860 .delay (20,20,20) L_0x1c8d860/d;
L_0x1c8d9f0/d .functor NOT 1, L_0x1c8d860, C4<0>, C4<0>, C4<0>;
L_0x1c8d9f0 .delay (10,10,10) L_0x1c8d9f0/d;
L_0x1c8dae0/d .functor NAND 1, L_0x1c8d9f0, L_0x1c8d7a0, C4<1>, C4<1>;
L_0x1c8dae0 .delay (20,20,20) L_0x1c8dae0/d;
L_0x1c8dc40/d .functor NOT 1, L_0x1c8dae0, C4<0>, C4<0>, C4<0>;
L_0x1c8dc40 .delay (10,10,10) L_0x1c8dc40/d;
v0x1c20300_0 .alias "a", 0 0, v0x1c224c0_0;
v0x1c20380_0 .alias "b", 0 0, v0x1c22540_0;
v0x1c20450_0 .net "nand_ab", 0 0, L_0x1c8d7a0; 1 drivers
v0x1c204d0_0 .net "nor_ab", 0 0, L_0x1c8d860; 1 drivers
v0x1c20550_0 .net "nxor_ab", 0 0, L_0x1c8dae0; 1 drivers
v0x1c205d0_0 .net "or_ab", 0 0, L_0x1c8d9f0; 1 drivers
v0x1c20690_0 .alias "result", 0 0, v0x1c22c20_0;
S_0x1c1f620 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c1c4d0;
 .timescale 0 0;
L_0x1c8dd90/d .functor NAND 1, L_0x1c917b0, L_0x1c916d0, C4<1>, C4<1>;
L_0x1c8dd90 .delay (20,20,20) L_0x1c8dd90/d;
L_0x1c8dec0/d .functor NOT 1, L_0x1c8dd90, C4<0>, C4<0>, C4<0>;
L_0x1c8dec0 .delay (10,10,10) L_0x1c8dec0/d;
v0x1c1fe90_0 .alias "a", 0 0, v0x1c224c0_0;
v0x1c1ff30_0 .net "and_ab", 0 0, L_0x1c8dec0; 1 drivers
v0x1c1ffb0_0 .alias "b", 0 0, v0x1c22540_0;
v0x1c20030_0 .net "nand_ab", 0 0, L_0x1c8dd90; 1 drivers
v0x1c20110_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c20190_0 .alias "result", 0 0, v0x1c22990_0;
S_0x1c1f710 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c1f620;
 .timescale 0 0;
L_0x1c8e010/d .functor NAND 1, L_0x1c8dec0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c8e010 .delay (20,20,20) L_0x1c8e010/d;
L_0x1c8e0d0/d .functor NOT 1, L_0x1c8e010, C4<0>, C4<0>, C4<0>;
L_0x1c8e0d0 .delay (10,10,10) L_0x1c8e0d0/d;
L_0x1c8e200/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c8e200 .delay (10,10,10) L_0x1c8e200/d;
L_0x1c8e2c0/d .functor NAND 1, L_0x1c8dd90, L_0x1c8e200, C4<1>, C4<1>;
L_0x1c8e2c0 .delay (20,20,20) L_0x1c8e2c0/d;
L_0x1c8e410/d .functor NOT 1, L_0x1c8e2c0, C4<0>, C4<0>, C4<0>;
L_0x1c8e410 .delay (10,10,10) L_0x1c8e410/d;
L_0x1c8e500/d .functor NOR 1, L_0x1c8e410, L_0x1c8e0d0, C4<0>, C4<0>;
L_0x1c8e500 .delay (20,20,20) L_0x1c8e500/d;
L_0x1c8e6a0/d .functor NOT 1, L_0x1c8e500, C4<0>, C4<0>, C4<0>;
L_0x1c8e6a0 .delay (10,10,10) L_0x1c8e6a0/d;
v0x1c1f800_0 .net "and_in0ncom", 0 0, L_0x1c8e410; 1 drivers
v0x1c1f880_0 .net "and_in1com", 0 0, L_0x1c8e0d0; 1 drivers
v0x1c1f900_0 .alias "in0", 0 0, v0x1c20030_0;
v0x1c1f9a0_0 .alias "in1", 0 0, v0x1c1ff30_0;
v0x1c1fa20_0 .net "nand_in0ncom", 0 0, L_0x1c8e2c0; 1 drivers
v0x1c1fac0_0 .net "nand_in1com", 0 0, L_0x1c8e010; 1 drivers
v0x1c1fba0_0 .net "ncom", 0 0, L_0x1c8e200; 1 drivers
v0x1c1fc40_0 .net "nor_wire", 0 0, L_0x1c8e500; 1 drivers
v0x1c1fce0_0 .alias "result", 0 0, v0x1c22990_0;
v0x1c1fdb0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c1eb80 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c1c4d0;
 .timescale 0 0;
L_0x1c8e7d0/d .functor NOR 1, L_0x1c917b0, L_0x1c916d0, C4<0>, C4<0>;
L_0x1c8e7d0 .delay (20,20,20) L_0x1c8e7d0/d;
L_0x1c8e900/d .functor NOT 1, L_0x1c8e7d0, C4<0>, C4<0>, C4<0>;
L_0x1c8e900 .delay (10,10,10) L_0x1c8e900/d;
v0x1c1f300_0 .alias "a", 0 0, v0x1c224c0_0;
v0x1c1f380_0 .alias "b", 0 0, v0x1c22540_0;
v0x1c1f420_0 .net "nor_ab", 0 0, L_0x1c8e7d0; 1 drivers
v0x1c1f4a0_0 .net "or_ab", 0 0, L_0x1c8e900; 1 drivers
v0x1c1f520_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c1f5a0_0 .alias "result", 0 0, v0x1c22b10_0;
S_0x1c1ec70 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c1eb80;
 .timescale 0 0;
L_0x1c8ea50/d .functor NAND 1, L_0x1c8e900, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c8ea50 .delay (20,20,20) L_0x1c8ea50/d;
L_0x1c8eb10/d .functor NOT 1, L_0x1c8ea50, C4<0>, C4<0>, C4<0>;
L_0x1c8eb10 .delay (10,10,10) L_0x1c8eb10/d;
L_0x1c8ec40/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c8ec40 .delay (10,10,10) L_0x1c8ec40/d;
L_0x1c8ed00/d .functor NAND 1, L_0x1c8e7d0, L_0x1c8ec40, C4<1>, C4<1>;
L_0x1c8ed00 .delay (20,20,20) L_0x1c8ed00/d;
L_0x1c8ee50/d .functor NOT 1, L_0x1c8ed00, C4<0>, C4<0>, C4<0>;
L_0x1c8ee50 .delay (10,10,10) L_0x1c8ee50/d;
L_0x1c8ef40/d .functor NOR 1, L_0x1c8ee50, L_0x1c8eb10, C4<0>, C4<0>;
L_0x1c8ef40 .delay (20,20,20) L_0x1c8ef40/d;
L_0x1c8f0e0/d .functor NOT 1, L_0x1c8ef40, C4<0>, C4<0>, C4<0>;
L_0x1c8f0e0 .delay (10,10,10) L_0x1c8f0e0/d;
v0x1c1ed60_0 .net "and_in0ncom", 0 0, L_0x1c8ee50; 1 drivers
v0x1c1ede0_0 .net "and_in1com", 0 0, L_0x1c8eb10; 1 drivers
v0x1c1ee60_0 .alias "in0", 0 0, v0x1c1f420_0;
v0x1c1eee0_0 .alias "in1", 0 0, v0x1c1f4a0_0;
v0x1c1ef60_0 .net "nand_in0ncom", 0 0, L_0x1c8ed00; 1 drivers
v0x1c1efe0_0 .net "nand_in1com", 0 0, L_0x1c8ea50; 1 drivers
v0x1c1f060_0 .net "ncom", 0 0, L_0x1c8ec40; 1 drivers
v0x1c1f0e0_0 .net "nor_wire", 0 0, L_0x1c8ef40; 1 drivers
v0x1c1f1b0_0 .alias "result", 0 0, v0x1c22b10_0;
v0x1c1f280_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c1c5c0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c1c4d0;
 .timescale 0 0;
v0x1c1e3d0_0 .alias "in0", 0 0, v0x1c22880_0;
v0x1c1e480_0 .alias "in1", 0 0, v0x1c22c20_0;
v0x1c1e530_0 .alias "in2", 0 0, v0x1c22990_0;
v0x1c1e5e0_0 .alias "in3", 0 0, v0x1c22b10_0;
v0x1c1e6c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c1e770_0 .alias "result", 0 0, v0x1c226d0_0;
v0x1c1e7f0_0 .net "sel0", 0 0, L_0x1c91200; 1 drivers
v0x1c1e870_0 .net "sel1", 0 0, L_0x1c912a0; 1 drivers
v0x1c1e8f0_0 .net "sel2", 0 0, L_0x1c913d0; 1 drivers
v0x1c1e9a0_0 .net "w0", 0 0, L_0x1c8f8a0; 1 drivers
v0x1c1ea80_0 .net "w1", 0 0, L_0x1c90020; 1 drivers
v0x1c1eb00_0 .net "w2", 0 0, L_0x1c90870; 1 drivers
S_0x1c1dc80 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c1c5c0;
 .timescale 0 0;
L_0x1c8f210/d .functor NAND 1, L_0x1c8dc40, L_0x1c91200, C4<1>, C4<1>;
L_0x1c8f210 .delay (20,20,20) L_0x1c8f210/d;
L_0x1c8f2d0/d .functor NOT 1, L_0x1c8f210, C4<0>, C4<0>, C4<0>;
L_0x1c8f2d0 .delay (10,10,10) L_0x1c8f2d0/d;
L_0x1c8f400/d .functor NOT 1, L_0x1c91200, C4<0>, C4<0>, C4<0>;
L_0x1c8f400 .delay (10,10,10) L_0x1c8f400/d;
L_0x1c8f550/d .functor NAND 1, L_0x1c8cf40, L_0x1c8f400, C4<1>, C4<1>;
L_0x1c8f550 .delay (20,20,20) L_0x1c8f550/d;
L_0x1c8f610/d .functor NOT 1, L_0x1c8f550, C4<0>, C4<0>, C4<0>;
L_0x1c8f610 .delay (10,10,10) L_0x1c8f610/d;
L_0x1c8f700/d .functor NOR 1, L_0x1c8f610, L_0x1c8f2d0, C4<0>, C4<0>;
L_0x1c8f700 .delay (20,20,20) L_0x1c8f700/d;
L_0x1c8f8a0/d .functor NOT 1, L_0x1c8f700, C4<0>, C4<0>, C4<0>;
L_0x1c8f8a0 .delay (10,10,10) L_0x1c8f8a0/d;
v0x1c1dd70_0 .net "and_in0ncom", 0 0, L_0x1c8f610; 1 drivers
v0x1c1de30_0 .net "and_in1com", 0 0, L_0x1c8f2d0; 1 drivers
v0x1c1ded0_0 .alias "in0", 0 0, v0x1c22880_0;
v0x1c1df70_0 .alias "in1", 0 0, v0x1c22c20_0;
v0x1c1dff0_0 .net "nand_in0ncom", 0 0, L_0x1c8f550; 1 drivers
v0x1c1e090_0 .net "nand_in1com", 0 0, L_0x1c8f210; 1 drivers
v0x1c1e130_0 .net "ncom", 0 0, L_0x1c8f400; 1 drivers
v0x1c1e1d0_0 .net "nor_wire", 0 0, L_0x1c8f700; 1 drivers
v0x1c1e270_0 .alias "result", 0 0, v0x1c1e9a0_0;
v0x1c1e2f0_0 .alias "sel0", 0 0, v0x1c1e7f0_0;
S_0x1c1d530 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c1c5c0;
 .timescale 0 0;
L_0x1c8f9d0/d .functor NAND 1, L_0x1c8f0e0, L_0x1c91200, C4<1>, C4<1>;
L_0x1c8f9d0 .delay (20,20,20) L_0x1c8f9d0/d;
L_0x1c8fa90/d .functor NOT 1, L_0x1c8f9d0, C4<0>, C4<0>, C4<0>;
L_0x1c8fa90 .delay (10,10,10) L_0x1c8fa90/d;
L_0x1c8fbc0/d .functor NOT 1, L_0x1c91200, C4<0>, C4<0>, C4<0>;
L_0x1c8fbc0 .delay (10,10,10) L_0x1c8fbc0/d;
L_0x1c8fc80/d .functor NAND 1, L_0x1c8e6a0, L_0x1c8fbc0, C4<1>, C4<1>;
L_0x1c8fc80 .delay (20,20,20) L_0x1c8fc80/d;
L_0x1c8fd90/d .functor NOT 1, L_0x1c8fc80, C4<0>, C4<0>, C4<0>;
L_0x1c8fd90 .delay (10,10,10) L_0x1c8fd90/d;
L_0x1c8fe80/d .functor NOR 1, L_0x1c8fd90, L_0x1c8fa90, C4<0>, C4<0>;
L_0x1c8fe80 .delay (20,20,20) L_0x1c8fe80/d;
L_0x1c90020/d .functor NOT 1, L_0x1c8fe80, C4<0>, C4<0>, C4<0>;
L_0x1c90020 .delay (10,10,10) L_0x1c90020/d;
v0x1c1d620_0 .net "and_in0ncom", 0 0, L_0x1c8fd90; 1 drivers
v0x1c1d6e0_0 .net "and_in1com", 0 0, L_0x1c8fa90; 1 drivers
v0x1c1d780_0 .alias "in0", 0 0, v0x1c22990_0;
v0x1c1d820_0 .alias "in1", 0 0, v0x1c22b10_0;
v0x1c1d8a0_0 .net "nand_in0ncom", 0 0, L_0x1c8fc80; 1 drivers
v0x1c1d940_0 .net "nand_in1com", 0 0, L_0x1c8f9d0; 1 drivers
v0x1c1d9e0_0 .net "ncom", 0 0, L_0x1c8fbc0; 1 drivers
v0x1c1da80_0 .net "nor_wire", 0 0, L_0x1c8fe80; 1 drivers
v0x1c1db20_0 .alias "result", 0 0, v0x1c1ea80_0;
v0x1c1dba0_0 .alias "sel0", 0 0, v0x1c1e7f0_0;
S_0x1c1cde0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c1c5c0;
 .timescale 0 0;
L_0x1c90150/d .functor NAND 1, L_0x1c90020, L_0x1c912a0, C4<1>, C4<1>;
L_0x1c90150 .delay (20,20,20) L_0x1c90150/d;
L_0x1c902a0/d .functor NOT 1, L_0x1c90150, C4<0>, C4<0>, C4<0>;
L_0x1c902a0 .delay (10,10,10) L_0x1c902a0/d;
L_0x1c903d0/d .functor NOT 1, L_0x1c912a0, C4<0>, C4<0>, C4<0>;
L_0x1c903d0 .delay (10,10,10) L_0x1c903d0/d;
L_0x1c90490/d .functor NAND 1, L_0x1c8f8a0, L_0x1c903d0, C4<1>, C4<1>;
L_0x1c90490 .delay (20,20,20) L_0x1c90490/d;
L_0x1c905e0/d .functor NOT 1, L_0x1c90490, C4<0>, C4<0>, C4<0>;
L_0x1c905e0 .delay (10,10,10) L_0x1c905e0/d;
L_0x1c906d0/d .functor NOR 1, L_0x1c905e0, L_0x1c902a0, C4<0>, C4<0>;
L_0x1c906d0 .delay (20,20,20) L_0x1c906d0/d;
L_0x1c90870/d .functor NOT 1, L_0x1c906d0, C4<0>, C4<0>, C4<0>;
L_0x1c90870 .delay (10,10,10) L_0x1c90870/d;
v0x1c1ced0_0 .net "and_in0ncom", 0 0, L_0x1c905e0; 1 drivers
v0x1c1cf90_0 .net "and_in1com", 0 0, L_0x1c902a0; 1 drivers
v0x1c1d030_0 .alias "in0", 0 0, v0x1c1e9a0_0;
v0x1c1d0d0_0 .alias "in1", 0 0, v0x1c1ea80_0;
v0x1c1d150_0 .net "nand_in0ncom", 0 0, L_0x1c90490; 1 drivers
v0x1c1d1f0_0 .net "nand_in1com", 0 0, L_0x1c90150; 1 drivers
v0x1c1d290_0 .net "ncom", 0 0, L_0x1c903d0; 1 drivers
v0x1c1d330_0 .net "nor_wire", 0 0, L_0x1c906d0; 1 drivers
v0x1c1d3d0_0 .alias "result", 0 0, v0x1c1eb00_0;
v0x1c1d450_0 .alias "sel0", 0 0, v0x1c1e870_0;
S_0x1c1c6b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c1c5c0;
 .timescale 0 0;
L_0x1c909a0/d .functor NAND 1, C4<0>, L_0x1c913d0, C4<1>, C4<1>;
L_0x1c909a0 .delay (20,20,20) L_0x1c909a0/d;
L_0x1c90b00/d .functor NOT 1, L_0x1c909a0, C4<0>, C4<0>, C4<0>;
L_0x1c90b00 .delay (10,10,10) L_0x1c90b00/d;
L_0x1c90c30/d .functor NOT 1, L_0x1c913d0, C4<0>, C4<0>, C4<0>;
L_0x1c90c30 .delay (10,10,10) L_0x1c90c30/d;
L_0x1c90cf0/d .functor NAND 1, L_0x1c90870, L_0x1c90c30, C4<1>, C4<1>;
L_0x1c90cf0 .delay (20,20,20) L_0x1c90cf0/d;
L_0x1c90e40/d .functor NOT 1, L_0x1c90cf0, C4<0>, C4<0>, C4<0>;
L_0x1c90e40 .delay (10,10,10) L_0x1c90e40/d;
L_0x1c90f30/d .functor NOR 1, L_0x1c90e40, L_0x1c90b00, C4<0>, C4<0>;
L_0x1c90f30 .delay (20,20,20) L_0x1c90f30/d;
L_0x1c910d0/d .functor NOT 1, L_0x1c90f30, C4<0>, C4<0>, C4<0>;
L_0x1c910d0 .delay (10,10,10) L_0x1c910d0/d;
v0x1c1c7a0_0 .net "and_in0ncom", 0 0, L_0x1c90e40; 1 drivers
v0x1c1c820_0 .net "and_in1com", 0 0, L_0x1c90b00; 1 drivers
v0x1c1c8c0_0 .alias "in0", 0 0, v0x1c1eb00_0;
v0x1c1c960_0 .alias "in1", 0 0, v0x1c1e6c0_0;
v0x1c1c9e0_0 .net "nand_in0ncom", 0 0, L_0x1c90cf0; 1 drivers
v0x1c1ca80_0 .net "nand_in1com", 0 0, L_0x1c909a0; 1 drivers
v0x1c1cb60_0 .net "ncom", 0 0, L_0x1c90c30; 1 drivers
v0x1c1cc00_0 .net "nor_wire", 0 0, L_0x1c90f30; 1 drivers
v0x1c1cca0_0 .alias "result", 0 0, v0x1c226d0_0;
v0x1c1cd40_0 .alias "sel0", 0 0, v0x1c1e8f0_0;
S_0x1c159c0 .scope generate, "ALU32[7]" "ALU32[7]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c14368 .param/l "i" 2 65, +C4<0111>;
S_0x1c15af0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c159c0;
 .timescale 0 0;
L_0x1c91850/d .functor NOT 1, L_0x1c975b0, C4<0>, C4<0>, C4<0>;
L_0x1c91850 .delay (10,10,10) L_0x1c91850/d;
v0x1c1b8a0_0 .net "carryin", 0 0, L_0x1c97390; 1 drivers
v0x1c1b940_0 .net "carryout", 0 0, L_0x1c931e0; 1 drivers
v0x1c1b9c0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c1ba40_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c1bac0_0 .net "notB", 0 0, L_0x1c91850; 1 drivers
v0x1c1bb40_0 .net "operandA", 0 0, L_0x1c919e0; 1 drivers
v0x1c1bbc0_0 .net "operandB", 0 0, L_0x1c975b0; 1 drivers
v0x1c1bcd0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c1bd50_0 .net "result", 0 0, L_0x1c96cd0; 1 drivers
v0x1c1be20_0 .net "trueB", 0 0, L_0x1c92020; 1 drivers
v0x1c1bf00_0 .net "wAddSub", 0 0, L_0x1c92b40; 1 drivers
v0x1c1c010_0 .net "wNandAnd", 0 0, L_0x1c942a0; 1 drivers
v0x1c1c190_0 .net "wNorOr", 0 0, L_0x1c94ce0; 1 drivers
v0x1c1c2a0_0 .net "wXor", 0 0, L_0x1c93840; 1 drivers
L_0x1c96e00 .part v0x1c53f70_0, 0, 1;
L_0x1c96ea0 .part v0x1c53f70_0, 1, 1;
L_0x1c96fd0 .part v0x1c53f70_0, 2, 1;
S_0x1c1b120 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c15af0;
 .timescale 0 0;
L_0x1c91ae0/d .functor NAND 1, L_0x1c91850, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c91ae0 .delay (20,20,20) L_0x1c91ae0/d;
L_0x1c91b80/d .functor NOT 1, L_0x1c91ae0, C4<0>, C4<0>, C4<0>;
L_0x1c91b80 .delay (10,10,10) L_0x1c91b80/d;
L_0x1c91c60/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c91c60 .delay (10,10,10) L_0x1c91c60/d;
L_0x1c91d20/d .functor NAND 1, L_0x1c975b0, L_0x1c91c60, C4<1>, C4<1>;
L_0x1c91d20 .delay (20,20,20) L_0x1c91d20/d;
L_0x1c91de0/d .functor NOT 1, L_0x1c91d20, C4<0>, C4<0>, C4<0>;
L_0x1c91de0 .delay (10,10,10) L_0x1c91de0/d;
L_0x1c91e80/d .functor NOR 1, L_0x1c91de0, L_0x1c91b80, C4<0>, C4<0>;
L_0x1c91e80 .delay (20,20,20) L_0x1c91e80/d;
L_0x1c92020/d .functor NOT 1, L_0x1c91e80, C4<0>, C4<0>, C4<0>;
L_0x1c92020 .delay (10,10,10) L_0x1c92020/d;
v0x1c1b210_0 .net "and_in0ncom", 0 0, L_0x1c91de0; 1 drivers
v0x1c1b2d0_0 .net "and_in1com", 0 0, L_0x1c91b80; 1 drivers
v0x1c1b370_0 .alias "in0", 0 0, v0x1c1bbc0_0;
v0x1c1b3f0_0 .alias "in1", 0 0, v0x1c1bac0_0;
v0x1c1b470_0 .net "nand_in0ncom", 0 0, L_0x1c91d20; 1 drivers
v0x1c1b510_0 .net "nand_in1com", 0 0, L_0x1c91ae0; 1 drivers
v0x1c1b5b0_0 .net "ncom", 0 0, L_0x1c91c60; 1 drivers
v0x1c1b650_0 .net "nor_wire", 0 0, L_0x1c91e80; 1 drivers
v0x1c1b6f0_0 .alias "result", 0 0, v0x1c1be20_0;
v0x1c1b7c0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c19de0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c15af0;
 .timescale 0 0;
L_0x1c92c50/d .functor NAND 1, L_0x1c919e0, L_0x1c92020, C4<1>, C4<1>;
L_0x1c92c50 .delay (20,20,20) L_0x1c92c50/d;
L_0x1c92dc0/d .functor NOT 1, L_0x1c92c50, C4<0>, C4<0>, C4<0>;
L_0x1c92dc0 .delay (10,10,10) L_0x1c92dc0/d;
L_0x1c92ed0/d .functor NAND 1, L_0x1c97390, L_0x1c925a0, C4<1>, C4<1>;
L_0x1c92ed0 .delay (20,20,20) L_0x1c92ed0/d;
L_0x1c92f90/d .functor NOT 1, L_0x1c92ed0, C4<0>, C4<0>, C4<0>;
L_0x1c92f90 .delay (10,10,10) L_0x1c92f90/d;
L_0x1c930a0/d .functor NOR 1, L_0x1c92f90, L_0x1c92dc0, C4<0>, C4<0>;
L_0x1c930a0 .delay (20,20,20) L_0x1c930a0/d;
L_0x1c931e0/d .functor NOT 1, L_0x1c930a0, C4<0>, C4<0>, C4<0>;
L_0x1c931e0 .delay (10,10,10) L_0x1c931e0/d;
v0x1c1a9c0_0 .net "And_AB", 0 0, L_0x1c92dc0; 1 drivers
v0x1c1aa60_0 .net "And_XorAB_C", 0 0, L_0x1c92f90; 1 drivers
v0x1c1ab00_0 .net "Nand_AB", 0 0, L_0x1c92c50; 1 drivers
v0x1c1aba0_0 .net "Nand_XorAB_C", 0 0, L_0x1c92ed0; 1 drivers
v0x1c1ac20_0 .net "Xor_AB", 0 0, L_0x1c925a0; 1 drivers
v0x1c1acf0_0 .alias "a", 0 0, v0x1c1bb40_0;
v0x1c1ae40_0 .alias "b", 0 0, v0x1c1be20_0;
v0x1c1aec0_0 .alias "carryin", 0 0, v0x1c1b8a0_0;
v0x1c1af40_0 .alias "carryout", 0 0, v0x1c1b940_0;
v0x1c1afc0_0 .net "nco", 0 0, L_0x1c930a0; 1 drivers
v0x1c1b0a0_0 .alias "sum", 0 0, v0x1c1bf00_0;
S_0x1c1a470 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c19de0;
 .timescale 0 0;
L_0x1c92190/d .functor NAND 1, L_0x1c919e0, L_0x1c92020, C4<1>, C4<1>;
L_0x1c92190 .delay (20,20,20) L_0x1c92190/d;
L_0x1c92250/d .functor NOR 1, L_0x1c919e0, L_0x1c92020, C4<0>, C4<0>;
L_0x1c92250 .delay (20,20,20) L_0x1c92250/d;
L_0x1c92330/d .functor NOT 1, L_0x1c92250, C4<0>, C4<0>, C4<0>;
L_0x1c92330 .delay (10,10,10) L_0x1c92330/d;
L_0x1c92440/d .functor NAND 1, L_0x1c92330, L_0x1c92190, C4<1>, C4<1>;
L_0x1c92440 .delay (20,20,20) L_0x1c92440/d;
L_0x1c925a0/d .functor NOT 1, L_0x1c92440, C4<0>, C4<0>, C4<0>;
L_0x1c925a0 .delay (10,10,10) L_0x1c925a0/d;
v0x1c1a560_0 .alias "a", 0 0, v0x1c1bb40_0;
v0x1c1a600_0 .alias "b", 0 0, v0x1c1be20_0;
v0x1c1a6a0_0 .net "nand_ab", 0 0, L_0x1c92190; 1 drivers
v0x1c1a740_0 .net "nor_ab", 0 0, L_0x1c92250; 1 drivers
v0x1c1a7c0_0 .net "nxor_ab", 0 0, L_0x1c92440; 1 drivers
v0x1c1a860_0 .net "or_ab", 0 0, L_0x1c92330; 1 drivers
v0x1c1a940_0 .alias "result", 0 0, v0x1c1ac20_0;
S_0x1c19ed0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c19de0;
 .timescale 0 0;
L_0x1c926b0/d .functor NAND 1, L_0x1c925a0, L_0x1c97390, C4<1>, C4<1>;
L_0x1c926b0 .delay (20,20,20) L_0x1c926b0/d;
L_0x1c92800/d .functor NOR 1, L_0x1c925a0, L_0x1c97390, C4<0>, C4<0>;
L_0x1c92800 .delay (20,20,20) L_0x1c92800/d;
L_0x1c92970/d .functor NOT 1, L_0x1c92800, C4<0>, C4<0>, C4<0>;
L_0x1c92970 .delay (10,10,10) L_0x1c92970/d;
L_0x1c92a30/d .functor NAND 1, L_0x1c92970, L_0x1c926b0, C4<1>, C4<1>;
L_0x1c92a30 .delay (20,20,20) L_0x1c92a30/d;
L_0x1c92b40/d .functor NOT 1, L_0x1c92a30, C4<0>, C4<0>, C4<0>;
L_0x1c92b40 .delay (10,10,10) L_0x1c92b40/d;
v0x1c19fc0_0 .alias "a", 0 0, v0x1c1ac20_0;
v0x1c1a060_0 .alias "b", 0 0, v0x1c1b8a0_0;
v0x1c1a100_0 .net "nand_ab", 0 0, L_0x1c926b0; 1 drivers
v0x1c1a1a0_0 .net "nor_ab", 0 0, L_0x1c92800; 1 drivers
v0x1c1a220_0 .net "nxor_ab", 0 0, L_0x1c92a30; 1 drivers
v0x1c1a2c0_0 .net "or_ab", 0 0, L_0x1c92970; 1 drivers
v0x1c1a3a0_0 .alias "result", 0 0, v0x1c1bf00_0;
S_0x1c19890 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c15af0;
 .timescale 0 0;
L_0x1c933a0/d .functor NAND 1, L_0x1c919e0, L_0x1c975b0, C4<1>, C4<1>;
L_0x1c933a0 .delay (20,20,20) L_0x1c933a0/d;
L_0x1c93460/d .functor NOR 1, L_0x1c919e0, L_0x1c975b0, C4<0>, C4<0>;
L_0x1c93460 .delay (20,20,20) L_0x1c93460/d;
L_0x1c935f0/d .functor NOT 1, L_0x1c93460, C4<0>, C4<0>, C4<0>;
L_0x1c935f0 .delay (10,10,10) L_0x1c935f0/d;
L_0x1c936e0/d .functor NAND 1, L_0x1c935f0, L_0x1c933a0, C4<1>, C4<1>;
L_0x1c936e0 .delay (20,20,20) L_0x1c936e0/d;
L_0x1c93840/d .functor NOT 1, L_0x1c936e0, C4<0>, C4<0>, C4<0>;
L_0x1c93840 .delay (10,10,10) L_0x1c93840/d;
v0x1c19980_0 .alias "a", 0 0, v0x1c1bb40_0;
v0x1c19a00_0 .alias "b", 0 0, v0x1c1bbc0_0;
v0x1c19ad0_0 .net "nand_ab", 0 0, L_0x1c933a0; 1 drivers
v0x1c19b50_0 .net "nor_ab", 0 0, L_0x1c93460; 1 drivers
v0x1c19bd0_0 .net "nxor_ab", 0 0, L_0x1c936e0; 1 drivers
v0x1c19c50_0 .net "or_ab", 0 0, L_0x1c935f0; 1 drivers
v0x1c19d10_0 .alias "result", 0 0, v0x1c1c2a0_0;
S_0x1c18ca0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c15af0;
 .timescale 0 0;
L_0x1c93990/d .functor NAND 1, L_0x1c919e0, L_0x1c975b0, C4<1>, C4<1>;
L_0x1c93990 .delay (20,20,20) L_0x1c93990/d;
L_0x1c93ac0/d .functor NOT 1, L_0x1c93990, C4<0>, C4<0>, C4<0>;
L_0x1c93ac0 .delay (10,10,10) L_0x1c93ac0/d;
v0x1c19510_0 .alias "a", 0 0, v0x1c1bb40_0;
v0x1c195b0_0 .net "and_ab", 0 0, L_0x1c93ac0; 1 drivers
v0x1c19630_0 .alias "b", 0 0, v0x1c1bbc0_0;
v0x1c196b0_0 .net "nand_ab", 0 0, L_0x1c93990; 1 drivers
v0x1c19790_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c19810_0 .alias "result", 0 0, v0x1c1c010_0;
S_0x1c18d90 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c18ca0;
 .timescale 0 0;
L_0x1c93c10/d .functor NAND 1, L_0x1c93ac0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c93c10 .delay (20,20,20) L_0x1c93c10/d;
L_0x1c93cd0/d .functor NOT 1, L_0x1c93c10, C4<0>, C4<0>, C4<0>;
L_0x1c93cd0 .delay (10,10,10) L_0x1c93cd0/d;
L_0x1c93e00/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c93e00 .delay (10,10,10) L_0x1c93e00/d;
L_0x1c93ec0/d .functor NAND 1, L_0x1c93990, L_0x1c93e00, C4<1>, C4<1>;
L_0x1c93ec0 .delay (20,20,20) L_0x1c93ec0/d;
L_0x1c94010/d .functor NOT 1, L_0x1c93ec0, C4<0>, C4<0>, C4<0>;
L_0x1c94010 .delay (10,10,10) L_0x1c94010/d;
L_0x1c94100/d .functor NOR 1, L_0x1c94010, L_0x1c93cd0, C4<0>, C4<0>;
L_0x1c94100 .delay (20,20,20) L_0x1c94100/d;
L_0x1c942a0/d .functor NOT 1, L_0x1c94100, C4<0>, C4<0>, C4<0>;
L_0x1c942a0 .delay (10,10,10) L_0x1c942a0/d;
v0x1c18e80_0 .net "and_in0ncom", 0 0, L_0x1c94010; 1 drivers
v0x1c18f00_0 .net "and_in1com", 0 0, L_0x1c93cd0; 1 drivers
v0x1c18f80_0 .alias "in0", 0 0, v0x1c196b0_0;
v0x1c19020_0 .alias "in1", 0 0, v0x1c195b0_0;
v0x1c190a0_0 .net "nand_in0ncom", 0 0, L_0x1c93ec0; 1 drivers
v0x1c19140_0 .net "nand_in1com", 0 0, L_0x1c93c10; 1 drivers
v0x1c19220_0 .net "ncom", 0 0, L_0x1c93e00; 1 drivers
v0x1c192c0_0 .net "nor_wire", 0 0, L_0x1c94100; 1 drivers
v0x1c19360_0 .alias "result", 0 0, v0x1c1c010_0;
v0x1c19430_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c18200 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c15af0;
 .timescale 0 0;
L_0x1c943d0/d .functor NOR 1, L_0x1c919e0, L_0x1c975b0, C4<0>, C4<0>;
L_0x1c943d0 .delay (20,20,20) L_0x1c943d0/d;
L_0x1c94500/d .functor NOT 1, L_0x1c943d0, C4<0>, C4<0>, C4<0>;
L_0x1c94500 .delay (10,10,10) L_0x1c94500/d;
v0x1c18980_0 .alias "a", 0 0, v0x1c1bb40_0;
v0x1c18a00_0 .alias "b", 0 0, v0x1c1bbc0_0;
v0x1c18aa0_0 .net "nor_ab", 0 0, L_0x1c943d0; 1 drivers
v0x1c18b20_0 .net "or_ab", 0 0, L_0x1c94500; 1 drivers
v0x1c18ba0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c18c20_0 .alias "result", 0 0, v0x1c1c190_0;
S_0x1c182f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c18200;
 .timescale 0 0;
L_0x1c94650/d .functor NAND 1, L_0x1c94500, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c94650 .delay (20,20,20) L_0x1c94650/d;
L_0x1c94710/d .functor NOT 1, L_0x1c94650, C4<0>, C4<0>, C4<0>;
L_0x1c94710 .delay (10,10,10) L_0x1c94710/d;
L_0x1c94840/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c94840 .delay (10,10,10) L_0x1c94840/d;
L_0x1c94900/d .functor NAND 1, L_0x1c943d0, L_0x1c94840, C4<1>, C4<1>;
L_0x1c94900 .delay (20,20,20) L_0x1c94900/d;
L_0x1c94a50/d .functor NOT 1, L_0x1c94900, C4<0>, C4<0>, C4<0>;
L_0x1c94a50 .delay (10,10,10) L_0x1c94a50/d;
L_0x1c94b40/d .functor NOR 1, L_0x1c94a50, L_0x1c94710, C4<0>, C4<0>;
L_0x1c94b40 .delay (20,20,20) L_0x1c94b40/d;
L_0x1c94ce0/d .functor NOT 1, L_0x1c94b40, C4<0>, C4<0>, C4<0>;
L_0x1c94ce0 .delay (10,10,10) L_0x1c94ce0/d;
v0x1c183e0_0 .net "and_in0ncom", 0 0, L_0x1c94a50; 1 drivers
v0x1c18460_0 .net "and_in1com", 0 0, L_0x1c94710; 1 drivers
v0x1c184e0_0 .alias "in0", 0 0, v0x1c18aa0_0;
v0x1c18560_0 .alias "in1", 0 0, v0x1c18b20_0;
v0x1c185e0_0 .net "nand_in0ncom", 0 0, L_0x1c94900; 1 drivers
v0x1c18660_0 .net "nand_in1com", 0 0, L_0x1c94650; 1 drivers
v0x1c186e0_0 .net "ncom", 0 0, L_0x1c94840; 1 drivers
v0x1c18760_0 .net "nor_wire", 0 0, L_0x1c94b40; 1 drivers
v0x1c18830_0 .alias "result", 0 0, v0x1c1c190_0;
v0x1c18900_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c15be0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c15af0;
 .timescale 0 0;
v0x1c17a50_0 .alias "in0", 0 0, v0x1c1bf00_0;
v0x1c17b00_0 .alias "in1", 0 0, v0x1c1c2a0_0;
v0x1c17bb0_0 .alias "in2", 0 0, v0x1c1c010_0;
v0x1c17c60_0 .alias "in3", 0 0, v0x1c1c190_0;
v0x1c17d40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c17df0_0 .alias "result", 0 0, v0x1c1bd50_0;
v0x1c17e70_0 .net "sel0", 0 0, L_0x1c96e00; 1 drivers
v0x1c17ef0_0 .net "sel1", 0 0, L_0x1c96ea0; 1 drivers
v0x1c17f70_0 .net "sel2", 0 0, L_0x1c96fd0; 1 drivers
v0x1c18020_0 .net "w0", 0 0, L_0x1c954a0; 1 drivers
v0x1c18100_0 .net "w1", 0 0, L_0x1c95c20; 1 drivers
v0x1c18180_0 .net "w2", 0 0, L_0x1c96470; 1 drivers
S_0x1c172a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c15be0;
 .timescale 0 0;
L_0x1c94e10/d .functor NAND 1, L_0x1c93840, L_0x1c96e00, C4<1>, C4<1>;
L_0x1c94e10 .delay (20,20,20) L_0x1c94e10/d;
L_0x1c94ed0/d .functor NOT 1, L_0x1c94e10, C4<0>, C4<0>, C4<0>;
L_0x1c94ed0 .delay (10,10,10) L_0x1c94ed0/d;
L_0x1c95000/d .functor NOT 1, L_0x1c96e00, C4<0>, C4<0>, C4<0>;
L_0x1c95000 .delay (10,10,10) L_0x1c95000/d;
L_0x1c95150/d .functor NAND 1, L_0x1c92b40, L_0x1c95000, C4<1>, C4<1>;
L_0x1c95150 .delay (20,20,20) L_0x1c95150/d;
L_0x1c95210/d .functor NOT 1, L_0x1c95150, C4<0>, C4<0>, C4<0>;
L_0x1c95210 .delay (10,10,10) L_0x1c95210/d;
L_0x1c95300/d .functor NOR 1, L_0x1c95210, L_0x1c94ed0, C4<0>, C4<0>;
L_0x1c95300 .delay (20,20,20) L_0x1c95300/d;
L_0x1c954a0/d .functor NOT 1, L_0x1c95300, C4<0>, C4<0>, C4<0>;
L_0x1c954a0 .delay (10,10,10) L_0x1c954a0/d;
v0x1c17390_0 .net "and_in0ncom", 0 0, L_0x1c95210; 1 drivers
v0x1c17450_0 .net "and_in1com", 0 0, L_0x1c94ed0; 1 drivers
v0x1c174f0_0 .alias "in0", 0 0, v0x1c1bf00_0;
v0x1c17590_0 .alias "in1", 0 0, v0x1c1c2a0_0;
v0x1c17640_0 .net "nand_in0ncom", 0 0, L_0x1c95150; 1 drivers
v0x1c176e0_0 .net "nand_in1com", 0 0, L_0x1c94e10; 1 drivers
v0x1c17780_0 .net "ncom", 0 0, L_0x1c95000; 1 drivers
v0x1c17820_0 .net "nor_wire", 0 0, L_0x1c95300; 1 drivers
v0x1c178c0_0 .alias "result", 0 0, v0x1c18020_0;
v0x1c17940_0 .alias "sel0", 0 0, v0x1c17e70_0;
S_0x1c16b50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c15be0;
 .timescale 0 0;
L_0x1c955d0/d .functor NAND 1, L_0x1c94ce0, L_0x1c96e00, C4<1>, C4<1>;
L_0x1c955d0 .delay (20,20,20) L_0x1c955d0/d;
L_0x1c95690/d .functor NOT 1, L_0x1c955d0, C4<0>, C4<0>, C4<0>;
L_0x1c95690 .delay (10,10,10) L_0x1c95690/d;
L_0x1c957c0/d .functor NOT 1, L_0x1c96e00, C4<0>, C4<0>, C4<0>;
L_0x1c957c0 .delay (10,10,10) L_0x1c957c0/d;
L_0x1c95880/d .functor NAND 1, L_0x1c942a0, L_0x1c957c0, C4<1>, C4<1>;
L_0x1c95880 .delay (20,20,20) L_0x1c95880/d;
L_0x1c95990/d .functor NOT 1, L_0x1c95880, C4<0>, C4<0>, C4<0>;
L_0x1c95990 .delay (10,10,10) L_0x1c95990/d;
L_0x1c95a80/d .functor NOR 1, L_0x1c95990, L_0x1c95690, C4<0>, C4<0>;
L_0x1c95a80 .delay (20,20,20) L_0x1c95a80/d;
L_0x1c95c20/d .functor NOT 1, L_0x1c95a80, C4<0>, C4<0>, C4<0>;
L_0x1c95c20 .delay (10,10,10) L_0x1c95c20/d;
v0x1c16c40_0 .net "and_in0ncom", 0 0, L_0x1c95990; 1 drivers
v0x1c16d00_0 .net "and_in1com", 0 0, L_0x1c95690; 1 drivers
v0x1c16da0_0 .alias "in0", 0 0, v0x1c1c010_0;
v0x1c16e40_0 .alias "in1", 0 0, v0x1c1c190_0;
v0x1c16ec0_0 .net "nand_in0ncom", 0 0, L_0x1c95880; 1 drivers
v0x1c16f60_0 .net "nand_in1com", 0 0, L_0x1c955d0; 1 drivers
v0x1c17000_0 .net "ncom", 0 0, L_0x1c957c0; 1 drivers
v0x1c170a0_0 .net "nor_wire", 0 0, L_0x1c95a80; 1 drivers
v0x1c17140_0 .alias "result", 0 0, v0x1c18100_0;
v0x1c171c0_0 .alias "sel0", 0 0, v0x1c17e70_0;
S_0x1c16400 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c15be0;
 .timescale 0 0;
L_0x1c95d50/d .functor NAND 1, L_0x1c95c20, L_0x1c96ea0, C4<1>, C4<1>;
L_0x1c95d50 .delay (20,20,20) L_0x1c95d50/d;
L_0x1c95ea0/d .functor NOT 1, L_0x1c95d50, C4<0>, C4<0>, C4<0>;
L_0x1c95ea0 .delay (10,10,10) L_0x1c95ea0/d;
L_0x1c95fd0/d .functor NOT 1, L_0x1c96ea0, C4<0>, C4<0>, C4<0>;
L_0x1c95fd0 .delay (10,10,10) L_0x1c95fd0/d;
L_0x1c96090/d .functor NAND 1, L_0x1c954a0, L_0x1c95fd0, C4<1>, C4<1>;
L_0x1c96090 .delay (20,20,20) L_0x1c96090/d;
L_0x1c961e0/d .functor NOT 1, L_0x1c96090, C4<0>, C4<0>, C4<0>;
L_0x1c961e0 .delay (10,10,10) L_0x1c961e0/d;
L_0x1c962d0/d .functor NOR 1, L_0x1c961e0, L_0x1c95ea0, C4<0>, C4<0>;
L_0x1c962d0 .delay (20,20,20) L_0x1c962d0/d;
L_0x1c96470/d .functor NOT 1, L_0x1c962d0, C4<0>, C4<0>, C4<0>;
L_0x1c96470 .delay (10,10,10) L_0x1c96470/d;
v0x1c164f0_0 .net "and_in0ncom", 0 0, L_0x1c961e0; 1 drivers
v0x1c165b0_0 .net "and_in1com", 0 0, L_0x1c95ea0; 1 drivers
v0x1c16650_0 .alias "in0", 0 0, v0x1c18020_0;
v0x1c166f0_0 .alias "in1", 0 0, v0x1c18100_0;
v0x1c16770_0 .net "nand_in0ncom", 0 0, L_0x1c96090; 1 drivers
v0x1c16810_0 .net "nand_in1com", 0 0, L_0x1c95d50; 1 drivers
v0x1c168b0_0 .net "ncom", 0 0, L_0x1c95fd0; 1 drivers
v0x1c16950_0 .net "nor_wire", 0 0, L_0x1c962d0; 1 drivers
v0x1c169f0_0 .alias "result", 0 0, v0x1c18180_0;
v0x1c16a70_0 .alias "sel0", 0 0, v0x1c17ef0_0;
S_0x1c15cd0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c15be0;
 .timescale 0 0;
L_0x1c965a0/d .functor NAND 1, C4<0>, L_0x1c96fd0, C4<1>, C4<1>;
L_0x1c965a0 .delay (20,20,20) L_0x1c965a0/d;
L_0x1c96700/d .functor NOT 1, L_0x1c965a0, C4<0>, C4<0>, C4<0>;
L_0x1c96700 .delay (10,10,10) L_0x1c96700/d;
L_0x1c96830/d .functor NOT 1, L_0x1c96fd0, C4<0>, C4<0>, C4<0>;
L_0x1c96830 .delay (10,10,10) L_0x1c96830/d;
L_0x1c968f0/d .functor NAND 1, L_0x1c96470, L_0x1c96830, C4<1>, C4<1>;
L_0x1c968f0 .delay (20,20,20) L_0x1c968f0/d;
L_0x1c96a40/d .functor NOT 1, L_0x1c968f0, C4<0>, C4<0>, C4<0>;
L_0x1c96a40 .delay (10,10,10) L_0x1c96a40/d;
L_0x1c96b30/d .functor NOR 1, L_0x1c96a40, L_0x1c96700, C4<0>, C4<0>;
L_0x1c96b30 .delay (20,20,20) L_0x1c96b30/d;
L_0x1c96cd0/d .functor NOT 1, L_0x1c96b30, C4<0>, C4<0>, C4<0>;
L_0x1c96cd0 .delay (10,10,10) L_0x1c96cd0/d;
v0x1c15dc0_0 .net "and_in0ncom", 0 0, L_0x1c96a40; 1 drivers
v0x1c15e40_0 .net "and_in1com", 0 0, L_0x1c96700; 1 drivers
v0x1c15ee0_0 .alias "in0", 0 0, v0x1c18180_0;
v0x1c15f80_0 .alias "in1", 0 0, v0x1c17d40_0;
v0x1c16000_0 .net "nand_in0ncom", 0 0, L_0x1c968f0; 1 drivers
v0x1c160a0_0 .net "nand_in1com", 0 0, L_0x1c965a0; 1 drivers
v0x1c16180_0 .net "ncom", 0 0, L_0x1c96830; 1 drivers
v0x1c16220_0 .net "nor_wire", 0 0, L_0x1c96b30; 1 drivers
v0x1c162c0_0 .alias "result", 0 0, v0x1c1bd50_0;
v0x1c16360_0 .alias "sel0", 0 0, v0x1c17f70_0;
S_0x1c0f070 .scope generate, "ALU32[8]" "ALU32[8]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c0da48 .param/l "i" 2 65, +C4<01000>;
S_0x1c0f1a0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c0f070;
 .timescale 0 0;
L_0x1c91a80/d .functor NOT 1, L_0x1c9ca60, C4<0>, C4<0>, C4<0>;
L_0x1c91a80 .delay (10,10,10) L_0x1c91a80/d;
v0x1c14ec0_0 .net "carryin", 0 0, L_0x1c9cd70; 1 drivers
v0x1c14f60_0 .net "carryout", 0 0, L_0x1c98ac0; 1 drivers
v0x1c14fe0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c15060_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c150e0_0 .net "notB", 0 0, L_0x1c91a80; 1 drivers
v0x1c15160_0 .net "operandA", 0 0, L_0x1c9cb90; 1 drivers
v0x1c151e0_0 .net "operandB", 0 0, L_0x1c9ca60; 1 drivers
v0x1c152f0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c15370_0 .net "result", 0 0, L_0x1c9c450; 1 drivers
v0x1c15440_0 .net "trueB", 0 0, L_0x1c97d90; 1 drivers
v0x1c15520_0 .net "wAddSub", 0 0, L_0x1c984a0; 1 drivers
v0x1c15630_0 .net "wNandAnd", 0 0, L_0x1c99a20; 1 drivers
v0x1c157b0_0 .net "wNorOr", 0 0, L_0x1c9a460; 1 drivers
v0x1c158c0_0 .net "wXor", 0 0, L_0x1c99080; 1 drivers
L_0x1c9c580 .part v0x1c53f70_0, 0, 1;
L_0x1c9c620 .part v0x1c53f70_0, 1, 1;
L_0x1c9c750 .part v0x1c53f70_0, 2, 1;
S_0x1c14710 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c0f1a0;
 .timescale 0 0;
L_0x1c80420/d .functor NAND 1, L_0x1c91a80, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c80420 .delay (20,20,20) L_0x1c80420/d;
L_0x1c978a0/d .functor NOT 1, L_0x1c80420, C4<0>, C4<0>, C4<0>;
L_0x1c978a0 .delay (10,10,10) L_0x1c978a0/d;
L_0x1c97980/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c97980 .delay (10,10,10) L_0x1c97980/d;
L_0x1c97a40/d .functor NAND 1, L_0x1c9ca60, L_0x1c97980, C4<1>, C4<1>;
L_0x1c97a40 .delay (20,20,20) L_0x1c97a40/d;
L_0x1c97b00/d .functor NOT 1, L_0x1c97a40, C4<0>, C4<0>, C4<0>;
L_0x1c97b00 .delay (10,10,10) L_0x1c97b00/d;
L_0x1c97bf0/d .functor NOR 1, L_0x1c97b00, L_0x1c978a0, C4<0>, C4<0>;
L_0x1c97bf0 .delay (20,20,20) L_0x1c97bf0/d;
L_0x1c97d90/d .functor NOT 1, L_0x1c97bf0, C4<0>, C4<0>, C4<0>;
L_0x1c97d90 .delay (10,10,10) L_0x1c97d90/d;
v0x1c14800_0 .net "and_in0ncom", 0 0, L_0x1c97b00; 1 drivers
v0x1c148c0_0 .net "and_in1com", 0 0, L_0x1c978a0; 1 drivers
v0x1c14960_0 .alias "in0", 0 0, v0x1c151e0_0;
v0x1c149e0_0 .alias "in1", 0 0, v0x1c150e0_0;
v0x1c14a90_0 .net "nand_in0ncom", 0 0, L_0x1c97a40; 1 drivers
v0x1c14b30_0 .net "nand_in1com", 0 0, L_0x1c80420; 1 drivers
v0x1c14bd0_0 .net "ncom", 0 0, L_0x1c97980; 1 drivers
v0x1c14c70_0 .net "nor_wire", 0 0, L_0x1c97bf0; 1 drivers
v0x1c14d10_0 .alias "result", 0 0, v0x1c15440_0;
v0x1c14de0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c13430 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c0f1a0;
 .timescale 0 0;
L_0x1c98590/d .functor NAND 1, L_0x1c9cb90, L_0x1c97d90, C4<1>, C4<1>;
L_0x1c98590 .delay (20,20,20) L_0x1c98590/d;
L_0x1c98700/d .functor NOT 1, L_0x1c98590, C4<0>, C4<0>, C4<0>;
L_0x1c98700 .delay (10,10,10) L_0x1c98700/d;
L_0x1c987f0/d .functor NAND 1, L_0x1c9cd70, L_0x1c97fc0, C4<1>, C4<1>;
L_0x1c987f0 .delay (20,20,20) L_0x1c987f0/d;
L_0x1c98890/d .functor NOT 1, L_0x1c987f0, C4<0>, C4<0>, C4<0>;
L_0x1c98890 .delay (10,10,10) L_0x1c98890/d;
L_0x1c98980/d .functor NOR 1, L_0x1c98890, L_0x1c98700, C4<0>, C4<0>;
L_0x1c98980 .delay (20,20,20) L_0x1c98980/d;
L_0x1c98ac0/d .functor NOT 1, L_0x1c98980, C4<0>, C4<0>, C4<0>;
L_0x1c98ac0 .delay (10,10,10) L_0x1c98ac0/d;
v0x1c14010_0 .net "And_AB", 0 0, L_0x1c98700; 1 drivers
v0x1c14090_0 .net "And_XorAB_C", 0 0, L_0x1c98890; 1 drivers
v0x1c14110_0 .net "Nand_AB", 0 0, L_0x1c98590; 1 drivers
v0x1c14190_0 .net "Nand_XorAB_C", 0 0, L_0x1c987f0; 1 drivers
v0x1c14210_0 .net "Xor_AB", 0 0, L_0x1c97fc0; 1 drivers
v0x1c142e0_0 .alias "a", 0 0, v0x1c15160_0;
v0x1c14430_0 .alias "b", 0 0, v0x1c15440_0;
v0x1c144b0_0 .alias "carryin", 0 0, v0x1c14ec0_0;
v0x1c14530_0 .alias "carryout", 0 0, v0x1c14f60_0;
v0x1c145b0_0 .net "nco", 0 0, L_0x1c98980; 1 drivers
v0x1c14690_0 .alias "sum", 0 0, v0x1c15520_0;
S_0x1c13ac0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c13430;
 .timescale 0 0;
L_0x1c97f00/d .functor NAND 1, L_0x1c9cb90, L_0x1c97d90, C4<1>, C4<1>;
L_0x1c97f00 .delay (20,20,20) L_0x1c97f00/d;
L_0x1c19730/d .functor NOR 1, L_0x1c9cb90, L_0x1c97d90, C4<0>, C4<0>;
L_0x1c19730 .delay (20,20,20) L_0x1c19730/d;
L_0x1c26a30/d .functor NOT 1, L_0x1c19730, C4<0>, C4<0>, C4<0>;
L_0x1c26a30 .delay (10,10,10) L_0x1c26a30/d;
L_0x1c39480/d .functor NAND 1, L_0x1c26a30, L_0x1c97f00, C4<1>, C4<1>;
L_0x1c39480 .delay (20,20,20) L_0x1c39480/d;
L_0x1c97fc0/d .functor NOT 1, L_0x1c39480, C4<0>, C4<0>, C4<0>;
L_0x1c97fc0 .delay (10,10,10) L_0x1c97fc0/d;
v0x1c13bb0_0 .alias "a", 0 0, v0x1c15160_0;
v0x1c13c50_0 .alias "b", 0 0, v0x1c15440_0;
v0x1c13cf0_0 .net "nand_ab", 0 0, L_0x1c97f00; 1 drivers
v0x1c13d90_0 .net "nor_ab", 0 0, L_0x1c19730; 1 drivers
v0x1c13e10_0 .net "nxor_ab", 0 0, L_0x1c39480; 1 drivers
v0x1c13eb0_0 .net "or_ab", 0 0, L_0x1c26a30; 1 drivers
v0x1c13f90_0 .alias "result", 0 0, v0x1c14210_0;
S_0x1c13520 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c13430;
 .timescale 0 0;
L_0x1c980b0/d .functor NAND 1, L_0x1c97fc0, L_0x1c9cd70, C4<1>, C4<1>;
L_0x1c980b0 .delay (20,20,20) L_0x1c980b0/d;
L_0x1c981e0/d .functor NOR 1, L_0x1c97fc0, L_0x1c9cd70, C4<0>, C4<0>;
L_0x1c981e0 .delay (20,20,20) L_0x1c981e0/d;
L_0x1c98310/d .functor NOT 1, L_0x1c981e0, C4<0>, C4<0>, C4<0>;
L_0x1c98310 .delay (10,10,10) L_0x1c98310/d;
L_0x1c983b0/d .functor NAND 1, L_0x1c98310, L_0x1c980b0, C4<1>, C4<1>;
L_0x1c983b0 .delay (20,20,20) L_0x1c983b0/d;
L_0x1c984a0/d .functor NOT 1, L_0x1c983b0, C4<0>, C4<0>, C4<0>;
L_0x1c984a0 .delay (10,10,10) L_0x1c984a0/d;
v0x1c13610_0 .alias "a", 0 0, v0x1c14210_0;
v0x1c136b0_0 .alias "b", 0 0, v0x1c14ec0_0;
v0x1c13750_0 .net "nand_ab", 0 0, L_0x1c980b0; 1 drivers
v0x1c137f0_0 .net "nor_ab", 0 0, L_0x1c981e0; 1 drivers
v0x1c13870_0 .net "nxor_ab", 0 0, L_0x1c983b0; 1 drivers
v0x1c13910_0 .net "or_ab", 0 0, L_0x1c98310; 1 drivers
v0x1c139f0_0 .alias "result", 0 0, v0x1c15520_0;
S_0x1c12ee0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c0f1a0;
 .timescale 0 0;
L_0x1c98c40/d .functor NAND 1, L_0x1c9cb90, L_0x1c9ca60, C4<1>, C4<1>;
L_0x1c98c40 .delay (20,20,20) L_0x1c98c40/d;
L_0x1c98ce0/d .functor NOR 1, L_0x1c9cb90, L_0x1c9ca60, C4<0>, C4<0>;
L_0x1c98ce0 .delay (20,20,20) L_0x1c98ce0/d;
L_0x1c98e50/d .functor NOT 1, L_0x1c98ce0, C4<0>, C4<0>, C4<0>;
L_0x1c98e50 .delay (10,10,10) L_0x1c98e50/d;
L_0x1c98f40/d .functor NAND 1, L_0x1c98e50, L_0x1c98c40, C4<1>, C4<1>;
L_0x1c98f40 .delay (20,20,20) L_0x1c98f40/d;
L_0x1c99080/d .functor NOT 1, L_0x1c98f40, C4<0>, C4<0>, C4<0>;
L_0x1c99080 .delay (10,10,10) L_0x1c99080/d;
v0x1c12fd0_0 .alias "a", 0 0, v0x1c15160_0;
v0x1c13050_0 .alias "b", 0 0, v0x1c151e0_0;
v0x1c13120_0 .net "nand_ab", 0 0, L_0x1c98c40; 1 drivers
v0x1c131a0_0 .net "nor_ab", 0 0, L_0x1c98ce0; 1 drivers
v0x1c13220_0 .net "nxor_ab", 0 0, L_0x1c98f40; 1 drivers
v0x1c132a0_0 .net "or_ab", 0 0, L_0x1c98e50; 1 drivers
v0x1c13360_0 .alias "result", 0 0, v0x1c158c0_0;
S_0x1c122f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c0f1a0;
 .timescale 0 0;
L_0x1c991b0/d .functor NAND 1, L_0x1c9cb90, L_0x1c9ca60, C4<1>, C4<1>;
L_0x1c991b0 .delay (20,20,20) L_0x1c991b0/d;
L_0x1c992a0/d .functor NOT 1, L_0x1c991b0, C4<0>, C4<0>, C4<0>;
L_0x1c992a0 .delay (10,10,10) L_0x1c992a0/d;
v0x1c12b60_0 .alias "a", 0 0, v0x1c15160_0;
v0x1c12c00_0 .net "and_ab", 0 0, L_0x1c992a0; 1 drivers
v0x1c12c80_0 .alias "b", 0 0, v0x1c151e0_0;
v0x1c12d00_0 .net "nand_ab", 0 0, L_0x1c991b0; 1 drivers
v0x1c12de0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c12e60_0 .alias "result", 0 0, v0x1c15630_0;
S_0x1c123e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c122f0;
 .timescale 0 0;
L_0x1c99390/d .functor NAND 1, L_0x1c992a0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c99390 .delay (20,20,20) L_0x1c99390/d;
L_0x1c99450/d .functor NOT 1, L_0x1c99390, C4<0>, C4<0>, C4<0>;
L_0x1c99450 .delay (10,10,10) L_0x1c99450/d;
L_0x1c99580/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c99580 .delay (10,10,10) L_0x1c99580/d;
L_0x1c99640/d .functor NAND 1, L_0x1c991b0, L_0x1c99580, C4<1>, C4<1>;
L_0x1c99640 .delay (20,20,20) L_0x1c99640/d;
L_0x1c99790/d .functor NOT 1, L_0x1c99640, C4<0>, C4<0>, C4<0>;
L_0x1c99790 .delay (10,10,10) L_0x1c99790/d;
L_0x1c99880/d .functor NOR 1, L_0x1c99790, L_0x1c99450, C4<0>, C4<0>;
L_0x1c99880 .delay (20,20,20) L_0x1c99880/d;
L_0x1c99a20/d .functor NOT 1, L_0x1c99880, C4<0>, C4<0>, C4<0>;
L_0x1c99a20 .delay (10,10,10) L_0x1c99a20/d;
v0x1c124d0_0 .net "and_in0ncom", 0 0, L_0x1c99790; 1 drivers
v0x1c12550_0 .net "and_in1com", 0 0, L_0x1c99450; 1 drivers
v0x1c125d0_0 .alias "in0", 0 0, v0x1c12d00_0;
v0x1c12670_0 .alias "in1", 0 0, v0x1c12c00_0;
v0x1c126f0_0 .net "nand_in0ncom", 0 0, L_0x1c99640; 1 drivers
v0x1c12790_0 .net "nand_in1com", 0 0, L_0x1c99390; 1 drivers
v0x1c12870_0 .net "ncom", 0 0, L_0x1c99580; 1 drivers
v0x1c12910_0 .net "nor_wire", 0 0, L_0x1c99880; 1 drivers
v0x1c129b0_0 .alias "result", 0 0, v0x1c15630_0;
v0x1c12a80_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c11850 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c0f1a0;
 .timescale 0 0;
L_0x1c99b50/d .functor NOR 1, L_0x1c9cb90, L_0x1c9ca60, C4<0>, C4<0>;
L_0x1c99b50 .delay (20,20,20) L_0x1c99b50/d;
L_0x1c99c80/d .functor NOT 1, L_0x1c99b50, C4<0>, C4<0>, C4<0>;
L_0x1c99c80 .delay (10,10,10) L_0x1c99c80/d;
v0x1c11fd0_0 .alias "a", 0 0, v0x1c15160_0;
v0x1c12050_0 .alias "b", 0 0, v0x1c151e0_0;
v0x1c120f0_0 .net "nor_ab", 0 0, L_0x1c99b50; 1 drivers
v0x1c12170_0 .net "or_ab", 0 0, L_0x1c99c80; 1 drivers
v0x1c121f0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c12270_0 .alias "result", 0 0, v0x1c157b0_0;
S_0x1c11940 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c11850;
 .timescale 0 0;
L_0x1c99dd0/d .functor NAND 1, L_0x1c99c80, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c99dd0 .delay (20,20,20) L_0x1c99dd0/d;
L_0x1c99e90/d .functor NOT 1, L_0x1c99dd0, C4<0>, C4<0>, C4<0>;
L_0x1c99e90 .delay (10,10,10) L_0x1c99e90/d;
L_0x1c99fc0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c99fc0 .delay (10,10,10) L_0x1c99fc0/d;
L_0x1c9a080/d .functor NAND 1, L_0x1c99b50, L_0x1c99fc0, C4<1>, C4<1>;
L_0x1c9a080 .delay (20,20,20) L_0x1c9a080/d;
L_0x1c9a1d0/d .functor NOT 1, L_0x1c9a080, C4<0>, C4<0>, C4<0>;
L_0x1c9a1d0 .delay (10,10,10) L_0x1c9a1d0/d;
L_0x1c9a2c0/d .functor NOR 1, L_0x1c9a1d0, L_0x1c99e90, C4<0>, C4<0>;
L_0x1c9a2c0 .delay (20,20,20) L_0x1c9a2c0/d;
L_0x1c9a460/d .functor NOT 1, L_0x1c9a2c0, C4<0>, C4<0>, C4<0>;
L_0x1c9a460 .delay (10,10,10) L_0x1c9a460/d;
v0x1c11a30_0 .net "and_in0ncom", 0 0, L_0x1c9a1d0; 1 drivers
v0x1c11ab0_0 .net "and_in1com", 0 0, L_0x1c99e90; 1 drivers
v0x1c11b30_0 .alias "in0", 0 0, v0x1c120f0_0;
v0x1c11bb0_0 .alias "in1", 0 0, v0x1c12170_0;
v0x1c11c30_0 .net "nand_in0ncom", 0 0, L_0x1c9a080; 1 drivers
v0x1c11cb0_0 .net "nand_in1com", 0 0, L_0x1c99dd0; 1 drivers
v0x1c11d30_0 .net "ncom", 0 0, L_0x1c99fc0; 1 drivers
v0x1c11db0_0 .net "nor_wire", 0 0, L_0x1c9a2c0; 1 drivers
v0x1c11e80_0 .alias "result", 0 0, v0x1c157b0_0;
v0x1c11f50_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c0f290 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c0f1a0;
 .timescale 0 0;
v0x1c110a0_0 .alias "in0", 0 0, v0x1c15520_0;
v0x1c11150_0 .alias "in1", 0 0, v0x1c158c0_0;
v0x1c11200_0 .alias "in2", 0 0, v0x1c15630_0;
v0x1c112b0_0 .alias "in3", 0 0, v0x1c157b0_0;
v0x1c11390_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c11440_0 .alias "result", 0 0, v0x1c15370_0;
v0x1c114c0_0 .net "sel0", 0 0, L_0x1c9c580; 1 drivers
v0x1c11540_0 .net "sel1", 0 0, L_0x1c9c620; 1 drivers
v0x1c115c0_0 .net "sel2", 0 0, L_0x1c9c750; 1 drivers
v0x1c11670_0 .net "w0", 0 0, L_0x1c9ac20; 1 drivers
v0x1c11750_0 .net "w1", 0 0, L_0x1c9b3a0; 1 drivers
v0x1c117d0_0 .net "w2", 0 0, L_0x1c9bbf0; 1 drivers
S_0x1c10950 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c0f290;
 .timescale 0 0;
L_0x1c9a590/d .functor NAND 1, L_0x1c99080, L_0x1c9c580, C4<1>, C4<1>;
L_0x1c9a590 .delay (20,20,20) L_0x1c9a590/d;
L_0x1c9a650/d .functor NOT 1, L_0x1c9a590, C4<0>, C4<0>, C4<0>;
L_0x1c9a650 .delay (10,10,10) L_0x1c9a650/d;
L_0x1c9a780/d .functor NOT 1, L_0x1c9c580, C4<0>, C4<0>, C4<0>;
L_0x1c9a780 .delay (10,10,10) L_0x1c9a780/d;
L_0x1c9a8d0/d .functor NAND 1, L_0x1c984a0, L_0x1c9a780, C4<1>, C4<1>;
L_0x1c9a8d0 .delay (20,20,20) L_0x1c9a8d0/d;
L_0x1c9a990/d .functor NOT 1, L_0x1c9a8d0, C4<0>, C4<0>, C4<0>;
L_0x1c9a990 .delay (10,10,10) L_0x1c9a990/d;
L_0x1c9aa80/d .functor NOR 1, L_0x1c9a990, L_0x1c9a650, C4<0>, C4<0>;
L_0x1c9aa80 .delay (20,20,20) L_0x1c9aa80/d;
L_0x1c9ac20/d .functor NOT 1, L_0x1c9aa80, C4<0>, C4<0>, C4<0>;
L_0x1c9ac20 .delay (10,10,10) L_0x1c9ac20/d;
v0x1c10a40_0 .net "and_in0ncom", 0 0, L_0x1c9a990; 1 drivers
v0x1c10b00_0 .net "and_in1com", 0 0, L_0x1c9a650; 1 drivers
v0x1c10ba0_0 .alias "in0", 0 0, v0x1c15520_0;
v0x1c10c40_0 .alias "in1", 0 0, v0x1c158c0_0;
v0x1c10cc0_0 .net "nand_in0ncom", 0 0, L_0x1c9a8d0; 1 drivers
v0x1c10d60_0 .net "nand_in1com", 0 0, L_0x1c9a590; 1 drivers
v0x1c10e00_0 .net "ncom", 0 0, L_0x1c9a780; 1 drivers
v0x1c10ea0_0 .net "nor_wire", 0 0, L_0x1c9aa80; 1 drivers
v0x1c10f40_0 .alias "result", 0 0, v0x1c11670_0;
v0x1c10fc0_0 .alias "sel0", 0 0, v0x1c114c0_0;
S_0x1c10200 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c0f290;
 .timescale 0 0;
L_0x1c9ad50/d .functor NAND 1, L_0x1c9a460, L_0x1c9c580, C4<1>, C4<1>;
L_0x1c9ad50 .delay (20,20,20) L_0x1c9ad50/d;
L_0x1c9ae10/d .functor NOT 1, L_0x1c9ad50, C4<0>, C4<0>, C4<0>;
L_0x1c9ae10 .delay (10,10,10) L_0x1c9ae10/d;
L_0x1c9af40/d .functor NOT 1, L_0x1c9c580, C4<0>, C4<0>, C4<0>;
L_0x1c9af40 .delay (10,10,10) L_0x1c9af40/d;
L_0x1c9b000/d .functor NAND 1, L_0x1c99a20, L_0x1c9af40, C4<1>, C4<1>;
L_0x1c9b000 .delay (20,20,20) L_0x1c9b000/d;
L_0x1c9b110/d .functor NOT 1, L_0x1c9b000, C4<0>, C4<0>, C4<0>;
L_0x1c9b110 .delay (10,10,10) L_0x1c9b110/d;
L_0x1c9b200/d .functor NOR 1, L_0x1c9b110, L_0x1c9ae10, C4<0>, C4<0>;
L_0x1c9b200 .delay (20,20,20) L_0x1c9b200/d;
L_0x1c9b3a0/d .functor NOT 1, L_0x1c9b200, C4<0>, C4<0>, C4<0>;
L_0x1c9b3a0 .delay (10,10,10) L_0x1c9b3a0/d;
v0x1c102f0_0 .net "and_in0ncom", 0 0, L_0x1c9b110; 1 drivers
v0x1c103b0_0 .net "and_in1com", 0 0, L_0x1c9ae10; 1 drivers
v0x1c10450_0 .alias "in0", 0 0, v0x1c15630_0;
v0x1c104f0_0 .alias "in1", 0 0, v0x1c157b0_0;
v0x1c10570_0 .net "nand_in0ncom", 0 0, L_0x1c9b000; 1 drivers
v0x1c10610_0 .net "nand_in1com", 0 0, L_0x1c9ad50; 1 drivers
v0x1c106b0_0 .net "ncom", 0 0, L_0x1c9af40; 1 drivers
v0x1c10750_0 .net "nor_wire", 0 0, L_0x1c9b200; 1 drivers
v0x1c107f0_0 .alias "result", 0 0, v0x1c11750_0;
v0x1c10870_0 .alias "sel0", 0 0, v0x1c114c0_0;
S_0x1c0fab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c0f290;
 .timescale 0 0;
L_0x1c9b4d0/d .functor NAND 1, L_0x1c9b3a0, L_0x1c9c620, C4<1>, C4<1>;
L_0x1c9b4d0 .delay (20,20,20) L_0x1c9b4d0/d;
L_0x1c9b620/d .functor NOT 1, L_0x1c9b4d0, C4<0>, C4<0>, C4<0>;
L_0x1c9b620 .delay (10,10,10) L_0x1c9b620/d;
L_0x1c9b750/d .functor NOT 1, L_0x1c9c620, C4<0>, C4<0>, C4<0>;
L_0x1c9b750 .delay (10,10,10) L_0x1c9b750/d;
L_0x1c9b810/d .functor NAND 1, L_0x1c9ac20, L_0x1c9b750, C4<1>, C4<1>;
L_0x1c9b810 .delay (20,20,20) L_0x1c9b810/d;
L_0x1c9b960/d .functor NOT 1, L_0x1c9b810, C4<0>, C4<0>, C4<0>;
L_0x1c9b960 .delay (10,10,10) L_0x1c9b960/d;
L_0x1c9ba50/d .functor NOR 1, L_0x1c9b960, L_0x1c9b620, C4<0>, C4<0>;
L_0x1c9ba50 .delay (20,20,20) L_0x1c9ba50/d;
L_0x1c9bbf0/d .functor NOT 1, L_0x1c9ba50, C4<0>, C4<0>, C4<0>;
L_0x1c9bbf0 .delay (10,10,10) L_0x1c9bbf0/d;
v0x1c0fba0_0 .net "and_in0ncom", 0 0, L_0x1c9b960; 1 drivers
v0x1c0fc60_0 .net "and_in1com", 0 0, L_0x1c9b620; 1 drivers
v0x1c0fd00_0 .alias "in0", 0 0, v0x1c11670_0;
v0x1c0fda0_0 .alias "in1", 0 0, v0x1c11750_0;
v0x1c0fe20_0 .net "nand_in0ncom", 0 0, L_0x1c9b810; 1 drivers
v0x1c0fec0_0 .net "nand_in1com", 0 0, L_0x1c9b4d0; 1 drivers
v0x1c0ff60_0 .net "ncom", 0 0, L_0x1c9b750; 1 drivers
v0x1c10000_0 .net "nor_wire", 0 0, L_0x1c9ba50; 1 drivers
v0x1c100a0_0 .alias "result", 0 0, v0x1c117d0_0;
v0x1c10120_0 .alias "sel0", 0 0, v0x1c11540_0;
S_0x1c0f380 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c0f290;
 .timescale 0 0;
L_0x1c9bd20/d .functor NAND 1, C4<0>, L_0x1c9c750, C4<1>, C4<1>;
L_0x1c9bd20 .delay (20,20,20) L_0x1c9bd20/d;
L_0x1c9be80/d .functor NOT 1, L_0x1c9bd20, C4<0>, C4<0>, C4<0>;
L_0x1c9be80 .delay (10,10,10) L_0x1c9be80/d;
L_0x1c9bfb0/d .functor NOT 1, L_0x1c9c750, C4<0>, C4<0>, C4<0>;
L_0x1c9bfb0 .delay (10,10,10) L_0x1c9bfb0/d;
L_0x1c9c070/d .functor NAND 1, L_0x1c9bbf0, L_0x1c9bfb0, C4<1>, C4<1>;
L_0x1c9c070 .delay (20,20,20) L_0x1c9c070/d;
L_0x1c9c1c0/d .functor NOT 1, L_0x1c9c070, C4<0>, C4<0>, C4<0>;
L_0x1c9c1c0 .delay (10,10,10) L_0x1c9c1c0/d;
L_0x1c9c2b0/d .functor NOR 1, L_0x1c9c1c0, L_0x1c9be80, C4<0>, C4<0>;
L_0x1c9c2b0 .delay (20,20,20) L_0x1c9c2b0/d;
L_0x1c9c450/d .functor NOT 1, L_0x1c9c2b0, C4<0>, C4<0>, C4<0>;
L_0x1c9c450 .delay (10,10,10) L_0x1c9c450/d;
v0x1c0f470_0 .net "and_in0ncom", 0 0, L_0x1c9c1c0; 1 drivers
v0x1c0f4f0_0 .net "and_in1com", 0 0, L_0x1c9be80; 1 drivers
v0x1c0f590_0 .alias "in0", 0 0, v0x1c117d0_0;
v0x1c0f630_0 .alias "in1", 0 0, v0x1c11390_0;
v0x1c0f6b0_0 .net "nand_in0ncom", 0 0, L_0x1c9c070; 1 drivers
v0x1c0f750_0 .net "nand_in1com", 0 0, L_0x1c9bd20; 1 drivers
v0x1c0f830_0 .net "ncom", 0 0, L_0x1c9bfb0; 1 drivers
v0x1c0f8d0_0 .net "nor_wire", 0 0, L_0x1c9c2b0; 1 drivers
v0x1c0f970_0 .alias "result", 0 0, v0x1c15370_0;
v0x1c0fa10_0 .alias "sel0", 0 0, v0x1c115c0_0;
S_0x1c086f0 .scope generate, "ALU32[9]" "ALU32[9]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c070c8 .param/l "i" 2 65, +C4<01001>;
S_0x1c08820 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c086f0;
 .timescale 0 0;
L_0x1c91540/d .functor NOT 1, L_0x1c9d0c0, C4<0>, C4<0>, C4<0>;
L_0x1c91540 .delay (10,10,10) L_0x1c91540/d;
v0x1c0e570_0 .net "carryin", 0 0, L_0x1ca2900; 1 drivers
v0x1c0e610_0 .net "carryout", 0 0, L_0x1c9e660; 1 drivers
v0x1c0e690_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c0e710_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c0e790_0 .net "notB", 0 0, L_0x1c91540; 1 drivers
v0x1c0e810_0 .net "operandA", 0 0, L_0x1c9d020; 1 drivers
v0x1c0e890_0 .net "operandB", 0 0, L_0x1c9d0c0; 1 drivers
v0x1c0e9a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c0ea20_0 .net "result", 0 0, L_0x1ca2150; 1 drivers
v0x1c0eaf0_0 .net "trueB", 0 0, L_0x1c9d4a0; 1 drivers
v0x1c0ebd0_0 .net "wAddSub", 0 0, L_0x1c9dfc0; 1 drivers
v0x1c0ece0_0 .net "wNandAnd", 0 0, L_0x1c9f720; 1 drivers
v0x1c0ee60_0 .net "wNorOr", 0 0, L_0x1ca0160; 1 drivers
v0x1c0ef70_0 .net "wXor", 0 0, L_0x1c9ecc0; 1 drivers
L_0x1ca2280 .part v0x1c53f70_0, 0, 1;
L_0x1ca2320 .part v0x1c53f70_0, 1, 1;
L_0x1ca2450 .part v0x1c53f70_0, 2, 1;
S_0x1c0ddf0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c08820;
 .timescale 0 0;
L_0x1c9cb20/d .functor NAND 1, L_0x1c91540, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1c9cb20 .delay (20,20,20) L_0x1c9cb20/d;
L_0x1c861d0/d .functor NOT 1, L_0x1c9cb20, C4<0>, C4<0>, C4<0>;
L_0x1c861d0 .delay (10,10,10) L_0x1c861d0/d;
L_0x1c9cc90/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9cc90 .delay (10,10,10) L_0x1c9cc90/d;
L_0x1c9d170/d .functor NAND 1, L_0x1c9d0c0, L_0x1c9cc90, C4<1>, C4<1>;
L_0x1c9d170 .delay (20,20,20) L_0x1c9d170/d;
L_0x1c9d210/d .functor NOT 1, L_0x1c9d170, C4<0>, C4<0>, C4<0>;
L_0x1c9d210 .delay (10,10,10) L_0x1c9d210/d;
L_0x1c9d300/d .functor NOR 1, L_0x1c9d210, L_0x1c861d0, C4<0>, C4<0>;
L_0x1c9d300 .delay (20,20,20) L_0x1c9d300/d;
L_0x1c9d4a0/d .functor NOT 1, L_0x1c9d300, C4<0>, C4<0>, C4<0>;
L_0x1c9d4a0 .delay (10,10,10) L_0x1c9d4a0/d;
v0x1c0dee0_0 .net "and_in0ncom", 0 0, L_0x1c9d210; 1 drivers
v0x1c0dfa0_0 .net "and_in1com", 0 0, L_0x1c861d0; 1 drivers
v0x1c0e040_0 .alias "in0", 0 0, v0x1c0e890_0;
v0x1c0e0c0_0 .alias "in1", 0 0, v0x1c0e790_0;
v0x1c0e140_0 .net "nand_in0ncom", 0 0, L_0x1c9d170; 1 drivers
v0x1c0e1e0_0 .net "nand_in1com", 0 0, L_0x1c9cb20; 1 drivers
v0x1c0e280_0 .net "ncom", 0 0, L_0x1c9cc90; 1 drivers
v0x1c0e320_0 .net "nor_wire", 0 0, L_0x1c9d300; 1 drivers
v0x1c0e3c0_0 .alias "result", 0 0, v0x1c0eaf0_0;
v0x1c0e490_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c0cab0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c08820;
 .timescale 0 0;
L_0x1c9e0d0/d .functor NAND 1, L_0x1c9d020, L_0x1c9d4a0, C4<1>, C4<1>;
L_0x1c9e0d0 .delay (20,20,20) L_0x1c9e0d0/d;
L_0x1c9e240/d .functor NOT 1, L_0x1c9e0d0, C4<0>, C4<0>, C4<0>;
L_0x1c9e240 .delay (10,10,10) L_0x1c9e240/d;
L_0x1c9e350/d .functor NAND 1, L_0x1ca2900, L_0x1c9da20, C4<1>, C4<1>;
L_0x1c9e350 .delay (20,20,20) L_0x1c9e350/d;
L_0x1c9e410/d .functor NOT 1, L_0x1c9e350, C4<0>, C4<0>, C4<0>;
L_0x1c9e410 .delay (10,10,10) L_0x1c9e410/d;
L_0x1c9e520/d .functor NOR 1, L_0x1c9e410, L_0x1c9e240, C4<0>, C4<0>;
L_0x1c9e520 .delay (20,20,20) L_0x1c9e520/d;
L_0x1c9e660/d .functor NOT 1, L_0x1c9e520, C4<0>, C4<0>, C4<0>;
L_0x1c9e660 .delay (10,10,10) L_0x1c9e660/d;
v0x1c0d690_0 .net "And_AB", 0 0, L_0x1c9e240; 1 drivers
v0x1c0d730_0 .net "And_XorAB_C", 0 0, L_0x1c9e410; 1 drivers
v0x1c0d7d0_0 .net "Nand_AB", 0 0, L_0x1c9e0d0; 1 drivers
v0x1c0d870_0 .net "Nand_XorAB_C", 0 0, L_0x1c9e350; 1 drivers
v0x1c0d8f0_0 .net "Xor_AB", 0 0, L_0x1c9da20; 1 drivers
v0x1c0d9c0_0 .alias "a", 0 0, v0x1c0e810_0;
v0x1c0db10_0 .alias "b", 0 0, v0x1c0eaf0_0;
v0x1c0db90_0 .alias "carryin", 0 0, v0x1c0e570_0;
v0x1c0dc10_0 .alias "carryout", 0 0, v0x1c0e610_0;
v0x1c0dc90_0 .net "nco", 0 0, L_0x1c9e520; 1 drivers
v0x1c0dd70_0 .alias "sum", 0 0, v0x1c0ebd0_0;
S_0x1c0d140 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c0cab0;
 .timescale 0 0;
L_0x1c9d610/d .functor NAND 1, L_0x1c9d020, L_0x1c9d4a0, C4<1>, C4<1>;
L_0x1c9d610 .delay (20,20,20) L_0x1c9d610/d;
L_0x1c9d6d0/d .functor NOR 1, L_0x1c9d020, L_0x1c9d4a0, C4<0>, C4<0>;
L_0x1c9d6d0 .delay (20,20,20) L_0x1c9d6d0/d;
L_0x1c9d7b0/d .functor NOT 1, L_0x1c9d6d0, C4<0>, C4<0>, C4<0>;
L_0x1c9d7b0 .delay (10,10,10) L_0x1c9d7b0/d;
L_0x1c9d8c0/d .functor NAND 1, L_0x1c9d7b0, L_0x1c9d610, C4<1>, C4<1>;
L_0x1c9d8c0 .delay (20,20,20) L_0x1c9d8c0/d;
L_0x1c9da20/d .functor NOT 1, L_0x1c9d8c0, C4<0>, C4<0>, C4<0>;
L_0x1c9da20 .delay (10,10,10) L_0x1c9da20/d;
v0x1c0d230_0 .alias "a", 0 0, v0x1c0e810_0;
v0x1c0d2d0_0 .alias "b", 0 0, v0x1c0eaf0_0;
v0x1c0d370_0 .net "nand_ab", 0 0, L_0x1c9d610; 1 drivers
v0x1c0d410_0 .net "nor_ab", 0 0, L_0x1c9d6d0; 1 drivers
v0x1c0d490_0 .net "nxor_ab", 0 0, L_0x1c9d8c0; 1 drivers
v0x1c0d530_0 .net "or_ab", 0 0, L_0x1c9d7b0; 1 drivers
v0x1c0d610_0 .alias "result", 0 0, v0x1c0d8f0_0;
S_0x1c0cba0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c0cab0;
 .timescale 0 0;
L_0x1c9db30/d .functor NAND 1, L_0x1c9da20, L_0x1ca2900, C4<1>, C4<1>;
L_0x1c9db30 .delay (20,20,20) L_0x1c9db30/d;
L_0x1c9dc80/d .functor NOR 1, L_0x1c9da20, L_0x1ca2900, C4<0>, C4<0>;
L_0x1c9dc80 .delay (20,20,20) L_0x1c9dc80/d;
L_0x1c9ddf0/d .functor NOT 1, L_0x1c9dc80, C4<0>, C4<0>, C4<0>;
L_0x1c9ddf0 .delay (10,10,10) L_0x1c9ddf0/d;
L_0x1c9deb0/d .functor NAND 1, L_0x1c9ddf0, L_0x1c9db30, C4<1>, C4<1>;
L_0x1c9deb0 .delay (20,20,20) L_0x1c9deb0/d;
L_0x1c9dfc0/d .functor NOT 1, L_0x1c9deb0, C4<0>, C4<0>, C4<0>;
L_0x1c9dfc0 .delay (10,10,10) L_0x1c9dfc0/d;
v0x1c0cc90_0 .alias "a", 0 0, v0x1c0d8f0_0;
v0x1c0cd30_0 .alias "b", 0 0, v0x1c0e570_0;
v0x1c0cdd0_0 .net "nand_ab", 0 0, L_0x1c9db30; 1 drivers
v0x1c0ce70_0 .net "nor_ab", 0 0, L_0x1c9dc80; 1 drivers
v0x1c0cef0_0 .net "nxor_ab", 0 0, L_0x1c9deb0; 1 drivers
v0x1c0cf90_0 .net "or_ab", 0 0, L_0x1c9ddf0; 1 drivers
v0x1c0d070_0 .alias "result", 0 0, v0x1c0ebd0_0;
S_0x1c0c560 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c08820;
 .timescale 0 0;
L_0x1c9e820/d .functor NAND 1, L_0x1c9d020, L_0x1c9d0c0, C4<1>, C4<1>;
L_0x1c9e820 .delay (20,20,20) L_0x1c9e820/d;
L_0x1c9e8e0/d .functor NOR 1, L_0x1c9d020, L_0x1c9d0c0, C4<0>, C4<0>;
L_0x1c9e8e0 .delay (20,20,20) L_0x1c9e8e0/d;
L_0x1c9ea70/d .functor NOT 1, L_0x1c9e8e0, C4<0>, C4<0>, C4<0>;
L_0x1c9ea70 .delay (10,10,10) L_0x1c9ea70/d;
L_0x1c9eb60/d .functor NAND 1, L_0x1c9ea70, L_0x1c9e820, C4<1>, C4<1>;
L_0x1c9eb60 .delay (20,20,20) L_0x1c9eb60/d;
L_0x1c9ecc0/d .functor NOT 1, L_0x1c9eb60, C4<0>, C4<0>, C4<0>;
L_0x1c9ecc0 .delay (10,10,10) L_0x1c9ecc0/d;
v0x1c0c650_0 .alias "a", 0 0, v0x1c0e810_0;
v0x1c0c6d0_0 .alias "b", 0 0, v0x1c0e890_0;
v0x1c0c7a0_0 .net "nand_ab", 0 0, L_0x1c9e820; 1 drivers
v0x1c0c820_0 .net "nor_ab", 0 0, L_0x1c9e8e0; 1 drivers
v0x1c0c8a0_0 .net "nxor_ab", 0 0, L_0x1c9eb60; 1 drivers
v0x1c0c920_0 .net "or_ab", 0 0, L_0x1c9ea70; 1 drivers
v0x1c0c9e0_0 .alias "result", 0 0, v0x1c0ef70_0;
S_0x1c0b970 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c08820;
 .timescale 0 0;
L_0x1c9ee10/d .functor NAND 1, L_0x1c9d020, L_0x1c9d0c0, C4<1>, C4<1>;
L_0x1c9ee10 .delay (20,20,20) L_0x1c9ee10/d;
L_0x1c9ef40/d .functor NOT 1, L_0x1c9ee10, C4<0>, C4<0>, C4<0>;
L_0x1c9ef40 .delay (10,10,10) L_0x1c9ef40/d;
v0x1c0c1e0_0 .alias "a", 0 0, v0x1c0e810_0;
v0x1c0c280_0 .net "and_ab", 0 0, L_0x1c9ef40; 1 drivers
v0x1c0c300_0 .alias "b", 0 0, v0x1c0e890_0;
v0x1c0c380_0 .net "nand_ab", 0 0, L_0x1c9ee10; 1 drivers
v0x1c0c460_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c0c4e0_0 .alias "result", 0 0, v0x1c0ece0_0;
S_0x1c0ba60 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c0b970;
 .timescale 0 0;
L_0x1c9f090/d .functor NAND 1, L_0x1c9ef40, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c9f090 .delay (20,20,20) L_0x1c9f090/d;
L_0x1c9f150/d .functor NOT 1, L_0x1c9f090, C4<0>, C4<0>, C4<0>;
L_0x1c9f150 .delay (10,10,10) L_0x1c9f150/d;
L_0x1c9f280/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c9f280 .delay (10,10,10) L_0x1c9f280/d;
L_0x1c9f340/d .functor NAND 1, L_0x1c9ee10, L_0x1c9f280, C4<1>, C4<1>;
L_0x1c9f340 .delay (20,20,20) L_0x1c9f340/d;
L_0x1c9f490/d .functor NOT 1, L_0x1c9f340, C4<0>, C4<0>, C4<0>;
L_0x1c9f490 .delay (10,10,10) L_0x1c9f490/d;
L_0x1c9f580/d .functor NOR 1, L_0x1c9f490, L_0x1c9f150, C4<0>, C4<0>;
L_0x1c9f580 .delay (20,20,20) L_0x1c9f580/d;
L_0x1c9f720/d .functor NOT 1, L_0x1c9f580, C4<0>, C4<0>, C4<0>;
L_0x1c9f720 .delay (10,10,10) L_0x1c9f720/d;
v0x1c0bb50_0 .net "and_in0ncom", 0 0, L_0x1c9f490; 1 drivers
v0x1c0bbd0_0 .net "and_in1com", 0 0, L_0x1c9f150; 1 drivers
v0x1c0bc50_0 .alias "in0", 0 0, v0x1c0c380_0;
v0x1c0bcf0_0 .alias "in1", 0 0, v0x1c0c280_0;
v0x1c0bd70_0 .net "nand_in0ncom", 0 0, L_0x1c9f340; 1 drivers
v0x1c0be10_0 .net "nand_in1com", 0 0, L_0x1c9f090; 1 drivers
v0x1c0bef0_0 .net "ncom", 0 0, L_0x1c9f280; 1 drivers
v0x1c0bf90_0 .net "nor_wire", 0 0, L_0x1c9f580; 1 drivers
v0x1c0c030_0 .alias "result", 0 0, v0x1c0ece0_0;
v0x1c0c100_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c0aed0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c08820;
 .timescale 0 0;
L_0x1c9f850/d .functor NOR 1, L_0x1c9d020, L_0x1c9d0c0, C4<0>, C4<0>;
L_0x1c9f850 .delay (20,20,20) L_0x1c9f850/d;
L_0x1c9f980/d .functor NOT 1, L_0x1c9f850, C4<0>, C4<0>, C4<0>;
L_0x1c9f980 .delay (10,10,10) L_0x1c9f980/d;
v0x1c0b650_0 .alias "a", 0 0, v0x1c0e810_0;
v0x1c0b6d0_0 .alias "b", 0 0, v0x1c0e890_0;
v0x1c0b770_0 .net "nor_ab", 0 0, L_0x1c9f850; 1 drivers
v0x1c0b7f0_0 .net "or_ab", 0 0, L_0x1c9f980; 1 drivers
v0x1c0b870_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c0b8f0_0 .alias "result", 0 0, v0x1c0ee60_0;
S_0x1c0afc0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c0aed0;
 .timescale 0 0;
L_0x1c9fad0/d .functor NAND 1, L_0x1c9f980, v0x1bed730_0, C4<1>, C4<1>;
L_0x1c9fad0 .delay (20,20,20) L_0x1c9fad0/d;
L_0x1c9fb90/d .functor NOT 1, L_0x1c9fad0, C4<0>, C4<0>, C4<0>;
L_0x1c9fb90 .delay (10,10,10) L_0x1c9fb90/d;
L_0x1c9fcc0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1c9fcc0 .delay (10,10,10) L_0x1c9fcc0/d;
L_0x1c9fd80/d .functor NAND 1, L_0x1c9f850, L_0x1c9fcc0, C4<1>, C4<1>;
L_0x1c9fd80 .delay (20,20,20) L_0x1c9fd80/d;
L_0x1c9fed0/d .functor NOT 1, L_0x1c9fd80, C4<0>, C4<0>, C4<0>;
L_0x1c9fed0 .delay (10,10,10) L_0x1c9fed0/d;
L_0x1c9ffc0/d .functor NOR 1, L_0x1c9fed0, L_0x1c9fb90, C4<0>, C4<0>;
L_0x1c9ffc0 .delay (20,20,20) L_0x1c9ffc0/d;
L_0x1ca0160/d .functor NOT 1, L_0x1c9ffc0, C4<0>, C4<0>, C4<0>;
L_0x1ca0160 .delay (10,10,10) L_0x1ca0160/d;
v0x1c0b0b0_0 .net "and_in0ncom", 0 0, L_0x1c9fed0; 1 drivers
v0x1c0b130_0 .net "and_in1com", 0 0, L_0x1c9fb90; 1 drivers
v0x1c0b1b0_0 .alias "in0", 0 0, v0x1c0b770_0;
v0x1c0b230_0 .alias "in1", 0 0, v0x1c0b7f0_0;
v0x1c0b2b0_0 .net "nand_in0ncom", 0 0, L_0x1c9fd80; 1 drivers
v0x1c0b330_0 .net "nand_in1com", 0 0, L_0x1c9fad0; 1 drivers
v0x1c0b3b0_0 .net "ncom", 0 0, L_0x1c9fcc0; 1 drivers
v0x1c0b430_0 .net "nor_wire", 0 0, L_0x1c9ffc0; 1 drivers
v0x1c0b500_0 .alias "result", 0 0, v0x1c0ee60_0;
v0x1c0b5d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c08910 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c08820;
 .timescale 0 0;
v0x1c0a720_0 .alias "in0", 0 0, v0x1c0ebd0_0;
v0x1c0a7d0_0 .alias "in1", 0 0, v0x1c0ef70_0;
v0x1c0a880_0 .alias "in2", 0 0, v0x1c0ece0_0;
v0x1c0a930_0 .alias "in3", 0 0, v0x1c0ee60_0;
v0x1c0aa10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c0aac0_0 .alias "result", 0 0, v0x1c0ea20_0;
v0x1c0ab40_0 .net "sel0", 0 0, L_0x1ca2280; 1 drivers
v0x1c0abc0_0 .net "sel1", 0 0, L_0x1ca2320; 1 drivers
v0x1c0ac40_0 .net "sel2", 0 0, L_0x1ca2450; 1 drivers
v0x1c0acf0_0 .net "w0", 0 0, L_0x1ca0920; 1 drivers
v0x1c0add0_0 .net "w1", 0 0, L_0x1ca10a0; 1 drivers
v0x1c0ae50_0 .net "w2", 0 0, L_0x1ca18f0; 1 drivers
S_0x1c09fd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c08910;
 .timescale 0 0;
L_0x1ca0290/d .functor NAND 1, L_0x1c9ecc0, L_0x1ca2280, C4<1>, C4<1>;
L_0x1ca0290 .delay (20,20,20) L_0x1ca0290/d;
L_0x1ca0350/d .functor NOT 1, L_0x1ca0290, C4<0>, C4<0>, C4<0>;
L_0x1ca0350 .delay (10,10,10) L_0x1ca0350/d;
L_0x1ca0480/d .functor NOT 1, L_0x1ca2280, C4<0>, C4<0>, C4<0>;
L_0x1ca0480 .delay (10,10,10) L_0x1ca0480/d;
L_0x1ca05d0/d .functor NAND 1, L_0x1c9dfc0, L_0x1ca0480, C4<1>, C4<1>;
L_0x1ca05d0 .delay (20,20,20) L_0x1ca05d0/d;
L_0x1ca0690/d .functor NOT 1, L_0x1ca05d0, C4<0>, C4<0>, C4<0>;
L_0x1ca0690 .delay (10,10,10) L_0x1ca0690/d;
L_0x1ca0780/d .functor NOR 1, L_0x1ca0690, L_0x1ca0350, C4<0>, C4<0>;
L_0x1ca0780 .delay (20,20,20) L_0x1ca0780/d;
L_0x1ca0920/d .functor NOT 1, L_0x1ca0780, C4<0>, C4<0>, C4<0>;
L_0x1ca0920 .delay (10,10,10) L_0x1ca0920/d;
v0x1c0a0c0_0 .net "and_in0ncom", 0 0, L_0x1ca0690; 1 drivers
v0x1c0a180_0 .net "and_in1com", 0 0, L_0x1ca0350; 1 drivers
v0x1c0a220_0 .alias "in0", 0 0, v0x1c0ebd0_0;
v0x1c0a2c0_0 .alias "in1", 0 0, v0x1c0ef70_0;
v0x1c0a340_0 .net "nand_in0ncom", 0 0, L_0x1ca05d0; 1 drivers
v0x1c0a3e0_0 .net "nand_in1com", 0 0, L_0x1ca0290; 1 drivers
v0x1c0a480_0 .net "ncom", 0 0, L_0x1ca0480; 1 drivers
v0x1c0a520_0 .net "nor_wire", 0 0, L_0x1ca0780; 1 drivers
v0x1c0a5c0_0 .alias "result", 0 0, v0x1c0acf0_0;
v0x1c0a640_0 .alias "sel0", 0 0, v0x1c0ab40_0;
S_0x1c09880 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c08910;
 .timescale 0 0;
L_0x1ca0a50/d .functor NAND 1, L_0x1ca0160, L_0x1ca2280, C4<1>, C4<1>;
L_0x1ca0a50 .delay (20,20,20) L_0x1ca0a50/d;
L_0x1ca0b10/d .functor NOT 1, L_0x1ca0a50, C4<0>, C4<0>, C4<0>;
L_0x1ca0b10 .delay (10,10,10) L_0x1ca0b10/d;
L_0x1ca0c40/d .functor NOT 1, L_0x1ca2280, C4<0>, C4<0>, C4<0>;
L_0x1ca0c40 .delay (10,10,10) L_0x1ca0c40/d;
L_0x1ca0d00/d .functor NAND 1, L_0x1c9f720, L_0x1ca0c40, C4<1>, C4<1>;
L_0x1ca0d00 .delay (20,20,20) L_0x1ca0d00/d;
L_0x1ca0e10/d .functor NOT 1, L_0x1ca0d00, C4<0>, C4<0>, C4<0>;
L_0x1ca0e10 .delay (10,10,10) L_0x1ca0e10/d;
L_0x1ca0f00/d .functor NOR 1, L_0x1ca0e10, L_0x1ca0b10, C4<0>, C4<0>;
L_0x1ca0f00 .delay (20,20,20) L_0x1ca0f00/d;
L_0x1ca10a0/d .functor NOT 1, L_0x1ca0f00, C4<0>, C4<0>, C4<0>;
L_0x1ca10a0 .delay (10,10,10) L_0x1ca10a0/d;
v0x1c09970_0 .net "and_in0ncom", 0 0, L_0x1ca0e10; 1 drivers
v0x1c09a30_0 .net "and_in1com", 0 0, L_0x1ca0b10; 1 drivers
v0x1c09ad0_0 .alias "in0", 0 0, v0x1c0ece0_0;
v0x1c09b70_0 .alias "in1", 0 0, v0x1c0ee60_0;
v0x1c09bf0_0 .net "nand_in0ncom", 0 0, L_0x1ca0d00; 1 drivers
v0x1c09c90_0 .net "nand_in1com", 0 0, L_0x1ca0a50; 1 drivers
v0x1c09d30_0 .net "ncom", 0 0, L_0x1ca0c40; 1 drivers
v0x1c09dd0_0 .net "nor_wire", 0 0, L_0x1ca0f00; 1 drivers
v0x1c09e70_0 .alias "result", 0 0, v0x1c0add0_0;
v0x1c09ef0_0 .alias "sel0", 0 0, v0x1c0ab40_0;
S_0x1c09130 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c08910;
 .timescale 0 0;
L_0x1ca11d0/d .functor NAND 1, L_0x1ca10a0, L_0x1ca2320, C4<1>, C4<1>;
L_0x1ca11d0 .delay (20,20,20) L_0x1ca11d0/d;
L_0x1ca1320/d .functor NOT 1, L_0x1ca11d0, C4<0>, C4<0>, C4<0>;
L_0x1ca1320 .delay (10,10,10) L_0x1ca1320/d;
L_0x1ca1450/d .functor NOT 1, L_0x1ca2320, C4<0>, C4<0>, C4<0>;
L_0x1ca1450 .delay (10,10,10) L_0x1ca1450/d;
L_0x1ca1510/d .functor NAND 1, L_0x1ca0920, L_0x1ca1450, C4<1>, C4<1>;
L_0x1ca1510 .delay (20,20,20) L_0x1ca1510/d;
L_0x1ca1660/d .functor NOT 1, L_0x1ca1510, C4<0>, C4<0>, C4<0>;
L_0x1ca1660 .delay (10,10,10) L_0x1ca1660/d;
L_0x1ca1750/d .functor NOR 1, L_0x1ca1660, L_0x1ca1320, C4<0>, C4<0>;
L_0x1ca1750 .delay (20,20,20) L_0x1ca1750/d;
L_0x1ca18f0/d .functor NOT 1, L_0x1ca1750, C4<0>, C4<0>, C4<0>;
L_0x1ca18f0 .delay (10,10,10) L_0x1ca18f0/d;
v0x1c09220_0 .net "and_in0ncom", 0 0, L_0x1ca1660; 1 drivers
v0x1c092e0_0 .net "and_in1com", 0 0, L_0x1ca1320; 1 drivers
v0x1c09380_0 .alias "in0", 0 0, v0x1c0acf0_0;
v0x1c09420_0 .alias "in1", 0 0, v0x1c0add0_0;
v0x1c094a0_0 .net "nand_in0ncom", 0 0, L_0x1ca1510; 1 drivers
v0x1c09540_0 .net "nand_in1com", 0 0, L_0x1ca11d0; 1 drivers
v0x1c095e0_0 .net "ncom", 0 0, L_0x1ca1450; 1 drivers
v0x1c09680_0 .net "nor_wire", 0 0, L_0x1ca1750; 1 drivers
v0x1c09720_0 .alias "result", 0 0, v0x1c0ae50_0;
v0x1c097a0_0 .alias "sel0", 0 0, v0x1c0abc0_0;
S_0x1c08a00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c08910;
 .timescale 0 0;
L_0x1ca1a20/d .functor NAND 1, C4<0>, L_0x1ca2450, C4<1>, C4<1>;
L_0x1ca1a20 .delay (20,20,20) L_0x1ca1a20/d;
L_0x1ca1b80/d .functor NOT 1, L_0x1ca1a20, C4<0>, C4<0>, C4<0>;
L_0x1ca1b80 .delay (10,10,10) L_0x1ca1b80/d;
L_0x1ca1cb0/d .functor NOT 1, L_0x1ca2450, C4<0>, C4<0>, C4<0>;
L_0x1ca1cb0 .delay (10,10,10) L_0x1ca1cb0/d;
L_0x1ca1d70/d .functor NAND 1, L_0x1ca18f0, L_0x1ca1cb0, C4<1>, C4<1>;
L_0x1ca1d70 .delay (20,20,20) L_0x1ca1d70/d;
L_0x1ca1ec0/d .functor NOT 1, L_0x1ca1d70, C4<0>, C4<0>, C4<0>;
L_0x1ca1ec0 .delay (10,10,10) L_0x1ca1ec0/d;
L_0x1ca1fb0/d .functor NOR 1, L_0x1ca1ec0, L_0x1ca1b80, C4<0>, C4<0>;
L_0x1ca1fb0 .delay (20,20,20) L_0x1ca1fb0/d;
L_0x1ca2150/d .functor NOT 1, L_0x1ca1fb0, C4<0>, C4<0>, C4<0>;
L_0x1ca2150 .delay (10,10,10) L_0x1ca2150/d;
v0x1c08af0_0 .net "and_in0ncom", 0 0, L_0x1ca1ec0; 1 drivers
v0x1c08b70_0 .net "and_in1com", 0 0, L_0x1ca1b80; 1 drivers
v0x1c08c10_0 .alias "in0", 0 0, v0x1c0ae50_0;
v0x1c08cb0_0 .alias "in1", 0 0, v0x1c0aa10_0;
v0x1c08d30_0 .net "nand_in0ncom", 0 0, L_0x1ca1d70; 1 drivers
v0x1c08dd0_0 .net "nand_in1com", 0 0, L_0x1ca1a20; 1 drivers
v0x1c08eb0_0 .net "ncom", 0 0, L_0x1ca1cb0; 1 drivers
v0x1c08f50_0 .net "nor_wire", 0 0, L_0x1ca1fb0; 1 drivers
v0x1c08ff0_0 .alias "result", 0 0, v0x1c0ea20_0;
v0x1c09090_0 .alias "sel0", 0 0, v0x1c0ac40_0;
S_0x1c01d70 .scope generate, "ALU32[10]" "ALU32[10]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1c00748 .param/l "i" 2 65, +C4<01010>;
S_0x1c01ea0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1c01d70;
 .timescale 0 0;
L_0x1ca29a0/d .functor NOT 1, L_0x1ca84d0, C4<0>, C4<0>, C4<0>;
L_0x1ca29a0 .delay (10,10,10) L_0x1ca29a0/d;
v0x1c07bf0_0 .net "carryin", 0 0, L_0x1ca8570; 1 drivers
v0x1c07c90_0 .net "carryout", 0 0, L_0x1ca4230; 1 drivers
v0x1c07d10_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c07d90_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c07e10_0 .net "notB", 0 0, L_0x1ca29a0; 1 drivers
v0x1c07e90_0 .net "operandA", 0 0, L_0x1ca2830; 1 drivers
v0x1c07f10_0 .net "operandB", 0 0, L_0x1ca84d0; 1 drivers
v0x1c08020_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c080a0_0 .net "result", 0 0, L_0x1ca7d20; 1 drivers
v0x1c08170_0 .net "trueB", 0 0, L_0x1ca3070; 1 drivers
v0x1c08250_0 .net "wAddSub", 0 0, L_0x1ca3b90; 1 drivers
v0x1c08360_0 .net "wNandAnd", 0 0, L_0x1ca52f0; 1 drivers
v0x1c084e0_0 .net "wNorOr", 0 0, L_0x1ca5d30; 1 drivers
v0x1c085f0_0 .net "wXor", 0 0, L_0x1ca4890; 1 drivers
L_0x1ca7e50 .part v0x1c53f70_0, 0, 1;
L_0x1ca7ef0 .part v0x1c53f70_0, 1, 1;
L_0x1ca8020 .part v0x1c53f70_0, 2, 1;
S_0x1c07470 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1c01ea0;
 .timescale 0 0;
L_0x1ca2aa0/d .functor NAND 1, L_0x1ca29a0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ca2aa0 .delay (20,20,20) L_0x1ca2aa0/d;
L_0x1ca2b80/d .functor NOT 1, L_0x1ca2aa0, C4<0>, C4<0>, C4<0>;
L_0x1ca2b80 .delay (10,10,10) L_0x1ca2b80/d;
L_0x1ca2c60/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ca2c60 .delay (10,10,10) L_0x1ca2c60/d;
L_0x1ca2d20/d .functor NAND 1, L_0x1ca84d0, L_0x1ca2c60, C4<1>, C4<1>;
L_0x1ca2d20 .delay (20,20,20) L_0x1ca2d20/d;
L_0x1ca2de0/d .functor NOT 1, L_0x1ca2d20, C4<0>, C4<0>, C4<0>;
L_0x1ca2de0 .delay (10,10,10) L_0x1ca2de0/d;
L_0x1ca2ed0/d .functor NOR 1, L_0x1ca2de0, L_0x1ca2b80, C4<0>, C4<0>;
L_0x1ca2ed0 .delay (20,20,20) L_0x1ca2ed0/d;
L_0x1ca3070/d .functor NOT 1, L_0x1ca2ed0, C4<0>, C4<0>, C4<0>;
L_0x1ca3070 .delay (10,10,10) L_0x1ca3070/d;
v0x1c07560_0 .net "and_in0ncom", 0 0, L_0x1ca2de0; 1 drivers
v0x1c07620_0 .net "and_in1com", 0 0, L_0x1ca2b80; 1 drivers
v0x1c076c0_0 .alias "in0", 0 0, v0x1c07f10_0;
v0x1c07740_0 .alias "in1", 0 0, v0x1c07e10_0;
v0x1c077c0_0 .net "nand_in0ncom", 0 0, L_0x1ca2d20; 1 drivers
v0x1c07860_0 .net "nand_in1com", 0 0, L_0x1ca2aa0; 1 drivers
v0x1c07900_0 .net "ncom", 0 0, L_0x1ca2c60; 1 drivers
v0x1c079a0_0 .net "nor_wire", 0 0, L_0x1ca2ed0; 1 drivers
v0x1c07a40_0 .alias "result", 0 0, v0x1c08170_0;
v0x1c07b10_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1c06130 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1c01ea0;
 .timescale 0 0;
L_0x1ca3ca0/d .functor NAND 1, L_0x1ca2830, L_0x1ca3070, C4<1>, C4<1>;
L_0x1ca3ca0 .delay (20,20,20) L_0x1ca3ca0/d;
L_0x1ca3e10/d .functor NOT 1, L_0x1ca3ca0, C4<0>, C4<0>, C4<0>;
L_0x1ca3e10 .delay (10,10,10) L_0x1ca3e10/d;
L_0x1ca3f20/d .functor NAND 1, L_0x1ca8570, L_0x1ca35f0, C4<1>, C4<1>;
L_0x1ca3f20 .delay (20,20,20) L_0x1ca3f20/d;
L_0x1ca3fe0/d .functor NOT 1, L_0x1ca3f20, C4<0>, C4<0>, C4<0>;
L_0x1ca3fe0 .delay (10,10,10) L_0x1ca3fe0/d;
L_0x1ca40f0/d .functor NOR 1, L_0x1ca3fe0, L_0x1ca3e10, C4<0>, C4<0>;
L_0x1ca40f0 .delay (20,20,20) L_0x1ca40f0/d;
L_0x1ca4230/d .functor NOT 1, L_0x1ca40f0, C4<0>, C4<0>, C4<0>;
L_0x1ca4230 .delay (10,10,10) L_0x1ca4230/d;
v0x1c06d10_0 .net "And_AB", 0 0, L_0x1ca3e10; 1 drivers
v0x1c06db0_0 .net "And_XorAB_C", 0 0, L_0x1ca3fe0; 1 drivers
v0x1c06e50_0 .net "Nand_AB", 0 0, L_0x1ca3ca0; 1 drivers
v0x1c06ef0_0 .net "Nand_XorAB_C", 0 0, L_0x1ca3f20; 1 drivers
v0x1c06f70_0 .net "Xor_AB", 0 0, L_0x1ca35f0; 1 drivers
v0x1c07040_0 .alias "a", 0 0, v0x1c07e90_0;
v0x1c07190_0 .alias "b", 0 0, v0x1c08170_0;
v0x1c07210_0 .alias "carryin", 0 0, v0x1c07bf0_0;
v0x1c07290_0 .alias "carryout", 0 0, v0x1c07c90_0;
v0x1c07310_0 .net "nco", 0 0, L_0x1ca40f0; 1 drivers
v0x1c073f0_0 .alias "sum", 0 0, v0x1c08250_0;
S_0x1c067c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1c06130;
 .timescale 0 0;
L_0x1ca31e0/d .functor NAND 1, L_0x1ca2830, L_0x1ca3070, C4<1>, C4<1>;
L_0x1ca31e0 .delay (20,20,20) L_0x1ca31e0/d;
L_0x1ca32a0/d .functor NOR 1, L_0x1ca2830, L_0x1ca3070, C4<0>, C4<0>;
L_0x1ca32a0 .delay (20,20,20) L_0x1ca32a0/d;
L_0x1ca3380/d .functor NOT 1, L_0x1ca32a0, C4<0>, C4<0>, C4<0>;
L_0x1ca3380 .delay (10,10,10) L_0x1ca3380/d;
L_0x1ca3490/d .functor NAND 1, L_0x1ca3380, L_0x1ca31e0, C4<1>, C4<1>;
L_0x1ca3490 .delay (20,20,20) L_0x1ca3490/d;
L_0x1ca35f0/d .functor NOT 1, L_0x1ca3490, C4<0>, C4<0>, C4<0>;
L_0x1ca35f0 .delay (10,10,10) L_0x1ca35f0/d;
v0x1c068b0_0 .alias "a", 0 0, v0x1c07e90_0;
v0x1c06950_0 .alias "b", 0 0, v0x1c08170_0;
v0x1c069f0_0 .net "nand_ab", 0 0, L_0x1ca31e0; 1 drivers
v0x1c06a90_0 .net "nor_ab", 0 0, L_0x1ca32a0; 1 drivers
v0x1c06b10_0 .net "nxor_ab", 0 0, L_0x1ca3490; 1 drivers
v0x1c06bb0_0 .net "or_ab", 0 0, L_0x1ca3380; 1 drivers
v0x1c06c90_0 .alias "result", 0 0, v0x1c06f70_0;
S_0x1c06220 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1c06130;
 .timescale 0 0;
L_0x1ca3700/d .functor NAND 1, L_0x1ca35f0, L_0x1ca8570, C4<1>, C4<1>;
L_0x1ca3700 .delay (20,20,20) L_0x1ca3700/d;
L_0x1ca3850/d .functor NOR 1, L_0x1ca35f0, L_0x1ca8570, C4<0>, C4<0>;
L_0x1ca3850 .delay (20,20,20) L_0x1ca3850/d;
L_0x1ca39c0/d .functor NOT 1, L_0x1ca3850, C4<0>, C4<0>, C4<0>;
L_0x1ca39c0 .delay (10,10,10) L_0x1ca39c0/d;
L_0x1ca3a80/d .functor NAND 1, L_0x1ca39c0, L_0x1ca3700, C4<1>, C4<1>;
L_0x1ca3a80 .delay (20,20,20) L_0x1ca3a80/d;
L_0x1ca3b90/d .functor NOT 1, L_0x1ca3a80, C4<0>, C4<0>, C4<0>;
L_0x1ca3b90 .delay (10,10,10) L_0x1ca3b90/d;
v0x1c06310_0 .alias "a", 0 0, v0x1c06f70_0;
v0x1c063b0_0 .alias "b", 0 0, v0x1c07bf0_0;
v0x1c06450_0 .net "nand_ab", 0 0, L_0x1ca3700; 1 drivers
v0x1c064f0_0 .net "nor_ab", 0 0, L_0x1ca3850; 1 drivers
v0x1c06570_0 .net "nxor_ab", 0 0, L_0x1ca3a80; 1 drivers
v0x1c06610_0 .net "or_ab", 0 0, L_0x1ca39c0; 1 drivers
v0x1c066f0_0 .alias "result", 0 0, v0x1c08250_0;
S_0x1c05be0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1c01ea0;
 .timescale 0 0;
L_0x1ca43f0/d .functor NAND 1, L_0x1ca2830, L_0x1ca84d0, C4<1>, C4<1>;
L_0x1ca43f0 .delay (20,20,20) L_0x1ca43f0/d;
L_0x1ca44b0/d .functor NOR 1, L_0x1ca2830, L_0x1ca84d0, C4<0>, C4<0>;
L_0x1ca44b0 .delay (20,20,20) L_0x1ca44b0/d;
L_0x1ca4640/d .functor NOT 1, L_0x1ca44b0, C4<0>, C4<0>, C4<0>;
L_0x1ca4640 .delay (10,10,10) L_0x1ca4640/d;
L_0x1ca4730/d .functor NAND 1, L_0x1ca4640, L_0x1ca43f0, C4<1>, C4<1>;
L_0x1ca4730 .delay (20,20,20) L_0x1ca4730/d;
L_0x1ca4890/d .functor NOT 1, L_0x1ca4730, C4<0>, C4<0>, C4<0>;
L_0x1ca4890 .delay (10,10,10) L_0x1ca4890/d;
v0x1c05cd0_0 .alias "a", 0 0, v0x1c07e90_0;
v0x1c05d50_0 .alias "b", 0 0, v0x1c07f10_0;
v0x1c05e20_0 .net "nand_ab", 0 0, L_0x1ca43f0; 1 drivers
v0x1c05ea0_0 .net "nor_ab", 0 0, L_0x1ca44b0; 1 drivers
v0x1c05f20_0 .net "nxor_ab", 0 0, L_0x1ca4730; 1 drivers
v0x1c05fa0_0 .net "or_ab", 0 0, L_0x1ca4640; 1 drivers
v0x1c06060_0 .alias "result", 0 0, v0x1c085f0_0;
S_0x1c04ff0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1c01ea0;
 .timescale 0 0;
L_0x1ca49e0/d .functor NAND 1, L_0x1ca2830, L_0x1ca84d0, C4<1>, C4<1>;
L_0x1ca49e0 .delay (20,20,20) L_0x1ca49e0/d;
L_0x1ca4b10/d .functor NOT 1, L_0x1ca49e0, C4<0>, C4<0>, C4<0>;
L_0x1ca4b10 .delay (10,10,10) L_0x1ca4b10/d;
v0x1c05860_0 .alias "a", 0 0, v0x1c07e90_0;
v0x1c05900_0 .net "and_ab", 0 0, L_0x1ca4b10; 1 drivers
v0x1c05980_0 .alias "b", 0 0, v0x1c07f10_0;
v0x1c05a00_0 .net "nand_ab", 0 0, L_0x1ca49e0; 1 drivers
v0x1c05ae0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c05b60_0 .alias "result", 0 0, v0x1c08360_0;
S_0x1c050e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1c04ff0;
 .timescale 0 0;
L_0x1ca4c60/d .functor NAND 1, L_0x1ca4b10, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ca4c60 .delay (20,20,20) L_0x1ca4c60/d;
L_0x1ca4d20/d .functor NOT 1, L_0x1ca4c60, C4<0>, C4<0>, C4<0>;
L_0x1ca4d20 .delay (10,10,10) L_0x1ca4d20/d;
L_0x1ca4e50/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ca4e50 .delay (10,10,10) L_0x1ca4e50/d;
L_0x1ca4f10/d .functor NAND 1, L_0x1ca49e0, L_0x1ca4e50, C4<1>, C4<1>;
L_0x1ca4f10 .delay (20,20,20) L_0x1ca4f10/d;
L_0x1ca5060/d .functor NOT 1, L_0x1ca4f10, C4<0>, C4<0>, C4<0>;
L_0x1ca5060 .delay (10,10,10) L_0x1ca5060/d;
L_0x1ca5150/d .functor NOR 1, L_0x1ca5060, L_0x1ca4d20, C4<0>, C4<0>;
L_0x1ca5150 .delay (20,20,20) L_0x1ca5150/d;
L_0x1ca52f0/d .functor NOT 1, L_0x1ca5150, C4<0>, C4<0>, C4<0>;
L_0x1ca52f0 .delay (10,10,10) L_0x1ca52f0/d;
v0x1c051d0_0 .net "and_in0ncom", 0 0, L_0x1ca5060; 1 drivers
v0x1c05250_0 .net "and_in1com", 0 0, L_0x1ca4d20; 1 drivers
v0x1c052d0_0 .alias "in0", 0 0, v0x1c05a00_0;
v0x1c05370_0 .alias "in1", 0 0, v0x1c05900_0;
v0x1c053f0_0 .net "nand_in0ncom", 0 0, L_0x1ca4f10; 1 drivers
v0x1c05490_0 .net "nand_in1com", 0 0, L_0x1ca4c60; 1 drivers
v0x1c05570_0 .net "ncom", 0 0, L_0x1ca4e50; 1 drivers
v0x1c05610_0 .net "nor_wire", 0 0, L_0x1ca5150; 1 drivers
v0x1c056b0_0 .alias "result", 0 0, v0x1c08360_0;
v0x1c05780_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c04550 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1c01ea0;
 .timescale 0 0;
L_0x1ca5420/d .functor NOR 1, L_0x1ca2830, L_0x1ca84d0, C4<0>, C4<0>;
L_0x1ca5420 .delay (20,20,20) L_0x1ca5420/d;
L_0x1ca5550/d .functor NOT 1, L_0x1ca5420, C4<0>, C4<0>, C4<0>;
L_0x1ca5550 .delay (10,10,10) L_0x1ca5550/d;
v0x1c04cd0_0 .alias "a", 0 0, v0x1c07e90_0;
v0x1c04d50_0 .alias "b", 0 0, v0x1c07f10_0;
v0x1c04df0_0 .net "nor_ab", 0 0, L_0x1ca5420; 1 drivers
v0x1c04e70_0 .net "or_ab", 0 0, L_0x1ca5550; 1 drivers
v0x1c04ef0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c04f70_0 .alias "result", 0 0, v0x1c084e0_0;
S_0x1c04640 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1c04550;
 .timescale 0 0;
L_0x1ca56a0/d .functor NAND 1, L_0x1ca5550, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ca56a0 .delay (20,20,20) L_0x1ca56a0/d;
L_0x1ca5760/d .functor NOT 1, L_0x1ca56a0, C4<0>, C4<0>, C4<0>;
L_0x1ca5760 .delay (10,10,10) L_0x1ca5760/d;
L_0x1ca5890/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ca5890 .delay (10,10,10) L_0x1ca5890/d;
L_0x1ca5950/d .functor NAND 1, L_0x1ca5420, L_0x1ca5890, C4<1>, C4<1>;
L_0x1ca5950 .delay (20,20,20) L_0x1ca5950/d;
L_0x1ca5aa0/d .functor NOT 1, L_0x1ca5950, C4<0>, C4<0>, C4<0>;
L_0x1ca5aa0 .delay (10,10,10) L_0x1ca5aa0/d;
L_0x1ca5b90/d .functor NOR 1, L_0x1ca5aa0, L_0x1ca5760, C4<0>, C4<0>;
L_0x1ca5b90 .delay (20,20,20) L_0x1ca5b90/d;
L_0x1ca5d30/d .functor NOT 1, L_0x1ca5b90, C4<0>, C4<0>, C4<0>;
L_0x1ca5d30 .delay (10,10,10) L_0x1ca5d30/d;
v0x1c04730_0 .net "and_in0ncom", 0 0, L_0x1ca5aa0; 1 drivers
v0x1c047b0_0 .net "and_in1com", 0 0, L_0x1ca5760; 1 drivers
v0x1c04830_0 .alias "in0", 0 0, v0x1c04df0_0;
v0x1c048b0_0 .alias "in1", 0 0, v0x1c04e70_0;
v0x1c04930_0 .net "nand_in0ncom", 0 0, L_0x1ca5950; 1 drivers
v0x1c049b0_0 .net "nand_in1com", 0 0, L_0x1ca56a0; 1 drivers
v0x1c04a30_0 .net "ncom", 0 0, L_0x1ca5890; 1 drivers
v0x1c04ab0_0 .net "nor_wire", 0 0, L_0x1ca5b90; 1 drivers
v0x1c04b80_0 .alias "result", 0 0, v0x1c084e0_0;
v0x1c04c50_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1c01f90 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1c01ea0;
 .timescale 0 0;
v0x1c03da0_0 .alias "in0", 0 0, v0x1c08250_0;
v0x1c03e50_0 .alias "in1", 0 0, v0x1c085f0_0;
v0x1c03f00_0 .alias "in2", 0 0, v0x1c08360_0;
v0x1c03fb0_0 .alias "in3", 0 0, v0x1c084e0_0;
v0x1c04090_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1c04140_0 .alias "result", 0 0, v0x1c080a0_0;
v0x1c041c0_0 .net "sel0", 0 0, L_0x1ca7e50; 1 drivers
v0x1c04240_0 .net "sel1", 0 0, L_0x1ca7ef0; 1 drivers
v0x1c042c0_0 .net "sel2", 0 0, L_0x1ca8020; 1 drivers
v0x1c04370_0 .net "w0", 0 0, L_0x1ca64f0; 1 drivers
v0x1c04450_0 .net "w1", 0 0, L_0x1ca6c70; 1 drivers
v0x1c044d0_0 .net "w2", 0 0, L_0x1ca74c0; 1 drivers
S_0x1c03650 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1c01f90;
 .timescale 0 0;
L_0x1ca5e60/d .functor NAND 1, L_0x1ca4890, L_0x1ca7e50, C4<1>, C4<1>;
L_0x1ca5e60 .delay (20,20,20) L_0x1ca5e60/d;
L_0x1ca5f20/d .functor NOT 1, L_0x1ca5e60, C4<0>, C4<0>, C4<0>;
L_0x1ca5f20 .delay (10,10,10) L_0x1ca5f20/d;
L_0x1ca6050/d .functor NOT 1, L_0x1ca7e50, C4<0>, C4<0>, C4<0>;
L_0x1ca6050 .delay (10,10,10) L_0x1ca6050/d;
L_0x1ca61a0/d .functor NAND 1, L_0x1ca3b90, L_0x1ca6050, C4<1>, C4<1>;
L_0x1ca61a0 .delay (20,20,20) L_0x1ca61a0/d;
L_0x1ca6260/d .functor NOT 1, L_0x1ca61a0, C4<0>, C4<0>, C4<0>;
L_0x1ca6260 .delay (10,10,10) L_0x1ca6260/d;
L_0x1ca6350/d .functor NOR 1, L_0x1ca6260, L_0x1ca5f20, C4<0>, C4<0>;
L_0x1ca6350 .delay (20,20,20) L_0x1ca6350/d;
L_0x1ca64f0/d .functor NOT 1, L_0x1ca6350, C4<0>, C4<0>, C4<0>;
L_0x1ca64f0 .delay (10,10,10) L_0x1ca64f0/d;
v0x1c03740_0 .net "and_in0ncom", 0 0, L_0x1ca6260; 1 drivers
v0x1c03800_0 .net "and_in1com", 0 0, L_0x1ca5f20; 1 drivers
v0x1c038a0_0 .alias "in0", 0 0, v0x1c08250_0;
v0x1c03940_0 .alias "in1", 0 0, v0x1c085f0_0;
v0x1c039c0_0 .net "nand_in0ncom", 0 0, L_0x1ca61a0; 1 drivers
v0x1c03a60_0 .net "nand_in1com", 0 0, L_0x1ca5e60; 1 drivers
v0x1c03b00_0 .net "ncom", 0 0, L_0x1ca6050; 1 drivers
v0x1c03ba0_0 .net "nor_wire", 0 0, L_0x1ca6350; 1 drivers
v0x1c03c40_0 .alias "result", 0 0, v0x1c04370_0;
v0x1c03cc0_0 .alias "sel0", 0 0, v0x1c041c0_0;
S_0x1c02f00 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1c01f90;
 .timescale 0 0;
L_0x1ca6620/d .functor NAND 1, L_0x1ca5d30, L_0x1ca7e50, C4<1>, C4<1>;
L_0x1ca6620 .delay (20,20,20) L_0x1ca6620/d;
L_0x1ca66e0/d .functor NOT 1, L_0x1ca6620, C4<0>, C4<0>, C4<0>;
L_0x1ca66e0 .delay (10,10,10) L_0x1ca66e0/d;
L_0x1ca6810/d .functor NOT 1, L_0x1ca7e50, C4<0>, C4<0>, C4<0>;
L_0x1ca6810 .delay (10,10,10) L_0x1ca6810/d;
L_0x1ca68d0/d .functor NAND 1, L_0x1ca52f0, L_0x1ca6810, C4<1>, C4<1>;
L_0x1ca68d0 .delay (20,20,20) L_0x1ca68d0/d;
L_0x1ca69e0/d .functor NOT 1, L_0x1ca68d0, C4<0>, C4<0>, C4<0>;
L_0x1ca69e0 .delay (10,10,10) L_0x1ca69e0/d;
L_0x1ca6ad0/d .functor NOR 1, L_0x1ca69e0, L_0x1ca66e0, C4<0>, C4<0>;
L_0x1ca6ad0 .delay (20,20,20) L_0x1ca6ad0/d;
L_0x1ca6c70/d .functor NOT 1, L_0x1ca6ad0, C4<0>, C4<0>, C4<0>;
L_0x1ca6c70 .delay (10,10,10) L_0x1ca6c70/d;
v0x1c02ff0_0 .net "and_in0ncom", 0 0, L_0x1ca69e0; 1 drivers
v0x1c030b0_0 .net "and_in1com", 0 0, L_0x1ca66e0; 1 drivers
v0x1c03150_0 .alias "in0", 0 0, v0x1c08360_0;
v0x1c031f0_0 .alias "in1", 0 0, v0x1c084e0_0;
v0x1c03270_0 .net "nand_in0ncom", 0 0, L_0x1ca68d0; 1 drivers
v0x1c03310_0 .net "nand_in1com", 0 0, L_0x1ca6620; 1 drivers
v0x1c033b0_0 .net "ncom", 0 0, L_0x1ca6810; 1 drivers
v0x1c03450_0 .net "nor_wire", 0 0, L_0x1ca6ad0; 1 drivers
v0x1c034f0_0 .alias "result", 0 0, v0x1c04450_0;
v0x1c03570_0 .alias "sel0", 0 0, v0x1c041c0_0;
S_0x1c027b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1c01f90;
 .timescale 0 0;
L_0x1ca6da0/d .functor NAND 1, L_0x1ca6c70, L_0x1ca7ef0, C4<1>, C4<1>;
L_0x1ca6da0 .delay (20,20,20) L_0x1ca6da0/d;
L_0x1ca6ef0/d .functor NOT 1, L_0x1ca6da0, C4<0>, C4<0>, C4<0>;
L_0x1ca6ef0 .delay (10,10,10) L_0x1ca6ef0/d;
L_0x1ca7020/d .functor NOT 1, L_0x1ca7ef0, C4<0>, C4<0>, C4<0>;
L_0x1ca7020 .delay (10,10,10) L_0x1ca7020/d;
L_0x1ca70e0/d .functor NAND 1, L_0x1ca64f0, L_0x1ca7020, C4<1>, C4<1>;
L_0x1ca70e0 .delay (20,20,20) L_0x1ca70e0/d;
L_0x1ca7230/d .functor NOT 1, L_0x1ca70e0, C4<0>, C4<0>, C4<0>;
L_0x1ca7230 .delay (10,10,10) L_0x1ca7230/d;
L_0x1ca7320/d .functor NOR 1, L_0x1ca7230, L_0x1ca6ef0, C4<0>, C4<0>;
L_0x1ca7320 .delay (20,20,20) L_0x1ca7320/d;
L_0x1ca74c0/d .functor NOT 1, L_0x1ca7320, C4<0>, C4<0>, C4<0>;
L_0x1ca74c0 .delay (10,10,10) L_0x1ca74c0/d;
v0x1c028a0_0 .net "and_in0ncom", 0 0, L_0x1ca7230; 1 drivers
v0x1c02960_0 .net "and_in1com", 0 0, L_0x1ca6ef0; 1 drivers
v0x1c02a00_0 .alias "in0", 0 0, v0x1c04370_0;
v0x1c02aa0_0 .alias "in1", 0 0, v0x1c04450_0;
v0x1c02b20_0 .net "nand_in0ncom", 0 0, L_0x1ca70e0; 1 drivers
v0x1c02bc0_0 .net "nand_in1com", 0 0, L_0x1ca6da0; 1 drivers
v0x1c02c60_0 .net "ncom", 0 0, L_0x1ca7020; 1 drivers
v0x1c02d00_0 .net "nor_wire", 0 0, L_0x1ca7320; 1 drivers
v0x1c02da0_0 .alias "result", 0 0, v0x1c044d0_0;
v0x1c02e20_0 .alias "sel0", 0 0, v0x1c04240_0;
S_0x1c02080 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1c01f90;
 .timescale 0 0;
L_0x1ca75f0/d .functor NAND 1, C4<0>, L_0x1ca8020, C4<1>, C4<1>;
L_0x1ca75f0 .delay (20,20,20) L_0x1ca75f0/d;
L_0x1ca7750/d .functor NOT 1, L_0x1ca75f0, C4<0>, C4<0>, C4<0>;
L_0x1ca7750 .delay (10,10,10) L_0x1ca7750/d;
L_0x1ca7880/d .functor NOT 1, L_0x1ca8020, C4<0>, C4<0>, C4<0>;
L_0x1ca7880 .delay (10,10,10) L_0x1ca7880/d;
L_0x1ca7940/d .functor NAND 1, L_0x1ca74c0, L_0x1ca7880, C4<1>, C4<1>;
L_0x1ca7940 .delay (20,20,20) L_0x1ca7940/d;
L_0x1ca7a90/d .functor NOT 1, L_0x1ca7940, C4<0>, C4<0>, C4<0>;
L_0x1ca7a90 .delay (10,10,10) L_0x1ca7a90/d;
L_0x1ca7b80/d .functor NOR 1, L_0x1ca7a90, L_0x1ca7750, C4<0>, C4<0>;
L_0x1ca7b80 .delay (20,20,20) L_0x1ca7b80/d;
L_0x1ca7d20/d .functor NOT 1, L_0x1ca7b80, C4<0>, C4<0>, C4<0>;
L_0x1ca7d20 .delay (10,10,10) L_0x1ca7d20/d;
v0x1c02170_0 .net "and_in0ncom", 0 0, L_0x1ca7a90; 1 drivers
v0x1c021f0_0 .net "and_in1com", 0 0, L_0x1ca7750; 1 drivers
v0x1c02290_0 .alias "in0", 0 0, v0x1c044d0_0;
v0x1c02330_0 .alias "in1", 0 0, v0x1c04090_0;
v0x1c023b0_0 .net "nand_in0ncom", 0 0, L_0x1ca7940; 1 drivers
v0x1c02450_0 .net "nand_in1com", 0 0, L_0x1ca75f0; 1 drivers
v0x1c02530_0 .net "ncom", 0 0, L_0x1ca7880; 1 drivers
v0x1c025d0_0 .net "nor_wire", 0 0, L_0x1ca7b80; 1 drivers
v0x1c02670_0 .alias "result", 0 0, v0x1c080a0_0;
v0x1c02710_0 .alias "sel0", 0 0, v0x1c042c0_0;
S_0x1bfb3f0 .scope generate, "ALU32[11]" "ALU32[11]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bf9dc8 .param/l "i" 2 65, +C4<01011>;
S_0x1bfb520 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bfb3f0;
 .timescale 0 0;
L_0x1ca8340/d .functor NOT 1, L_0x1ca86b0, C4<0>, C4<0>, C4<0>;
L_0x1ca8340 .delay (10,10,10) L_0x1ca8340/d;
v0x1c01270_0 .net "carryin", 0 0, L_0x1cae5d0; 1 drivers
v0x1c01310_0 .net "carryout", 0 0, L_0x1ca9ea0; 1 drivers
v0x1c01390_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1c01410_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1c01490_0 .net "notB", 0 0, L_0x1ca8340; 1 drivers
v0x1c01510_0 .net "operandA", 0 0, L_0x1ca8610; 1 drivers
v0x1c01590_0 .net "operandB", 0 0, L_0x1ca86b0; 1 drivers
v0x1c016a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1c01720_0 .net "result", 0 0, L_0x1cad990; 1 drivers
v0x1c017f0_0 .net "trueB", 0 0, L_0x1ca8ce0; 1 drivers
v0x1c018d0_0 .net "wAddSub", 0 0, L_0x1ca9800; 1 drivers
v0x1c019e0_0 .net "wNandAnd", 0 0, L_0x1caaf60; 1 drivers
v0x1c01b60_0 .net "wNorOr", 0 0, L_0x1cab9a0; 1 drivers
v0x1c01c70_0 .net "wXor", 0 0, L_0x1caa500; 1 drivers
L_0x1cadac0 .part v0x1c53f70_0, 0, 1;
L_0x1c53ff0 .part v0x1c53f70_0, 1, 1;
L_0x1c54120 .part v0x1c53f70_0, 2, 1;
S_0x1c00af0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bfb520;
 .timescale 0 0;
L_0x1ca8440/d .functor NAND 1, L_0x1ca8340, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ca8440 .delay (20,20,20) L_0x1ca8440/d;
L_0x1ca87f0/d .functor NOT 1, L_0x1ca8440, C4<0>, C4<0>, C4<0>;
L_0x1ca87f0 .delay (10,10,10) L_0x1ca87f0/d;
L_0x1ca88d0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ca88d0 .delay (10,10,10) L_0x1ca88d0/d;
L_0x1ca8990/d .functor NAND 1, L_0x1ca86b0, L_0x1ca88d0, C4<1>, C4<1>;
L_0x1ca8990 .delay (20,20,20) L_0x1ca8990/d;
L_0x1ca8a50/d .functor NOT 1, L_0x1ca8990, C4<0>, C4<0>, C4<0>;
L_0x1ca8a50 .delay (10,10,10) L_0x1ca8a50/d;
L_0x1ca8b40/d .functor NOR 1, L_0x1ca8a50, L_0x1ca87f0, C4<0>, C4<0>;
L_0x1ca8b40 .delay (20,20,20) L_0x1ca8b40/d;
L_0x1ca8ce0/d .functor NOT 1, L_0x1ca8b40, C4<0>, C4<0>, C4<0>;
L_0x1ca8ce0 .delay (10,10,10) L_0x1ca8ce0/d;
v0x1c00be0_0 .net "and_in0ncom", 0 0, L_0x1ca8a50; 1 drivers
v0x1c00ca0_0 .net "and_in1com", 0 0, L_0x1ca87f0; 1 drivers
v0x1c00d40_0 .alias "in0", 0 0, v0x1c01590_0;
v0x1c00dc0_0 .alias "in1", 0 0, v0x1c01490_0;
v0x1c00e40_0 .net "nand_in0ncom", 0 0, L_0x1ca8990; 1 drivers
v0x1c00ee0_0 .net "nand_in1com", 0 0, L_0x1ca8440; 1 drivers
v0x1c00f80_0 .net "ncom", 0 0, L_0x1ca88d0; 1 drivers
v0x1c01020_0 .net "nor_wire", 0 0, L_0x1ca8b40; 1 drivers
v0x1c010c0_0 .alias "result", 0 0, v0x1c017f0_0;
v0x1c01190_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bff7b0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bfb520;
 .timescale 0 0;
L_0x1ca9910/d .functor NAND 1, L_0x1ca8610, L_0x1ca8ce0, C4<1>, C4<1>;
L_0x1ca9910 .delay (20,20,20) L_0x1ca9910/d;
L_0x1ca9a80/d .functor NOT 1, L_0x1ca9910, C4<0>, C4<0>, C4<0>;
L_0x1ca9a80 .delay (10,10,10) L_0x1ca9a80/d;
L_0x1ca9b90/d .functor NAND 1, L_0x1cae5d0, L_0x1ca9260, C4<1>, C4<1>;
L_0x1ca9b90 .delay (20,20,20) L_0x1ca9b90/d;
L_0x1ca9c50/d .functor NOT 1, L_0x1ca9b90, C4<0>, C4<0>, C4<0>;
L_0x1ca9c50 .delay (10,10,10) L_0x1ca9c50/d;
L_0x1ca9d60/d .functor NOR 1, L_0x1ca9c50, L_0x1ca9a80, C4<0>, C4<0>;
L_0x1ca9d60 .delay (20,20,20) L_0x1ca9d60/d;
L_0x1ca9ea0/d .functor NOT 1, L_0x1ca9d60, C4<0>, C4<0>, C4<0>;
L_0x1ca9ea0 .delay (10,10,10) L_0x1ca9ea0/d;
v0x1c00390_0 .net "And_AB", 0 0, L_0x1ca9a80; 1 drivers
v0x1c00430_0 .net "And_XorAB_C", 0 0, L_0x1ca9c50; 1 drivers
v0x1c004d0_0 .net "Nand_AB", 0 0, L_0x1ca9910; 1 drivers
v0x1c00570_0 .net "Nand_XorAB_C", 0 0, L_0x1ca9b90; 1 drivers
v0x1c005f0_0 .net "Xor_AB", 0 0, L_0x1ca9260; 1 drivers
v0x1c006c0_0 .alias "a", 0 0, v0x1c01510_0;
v0x1c00810_0 .alias "b", 0 0, v0x1c017f0_0;
v0x1c00890_0 .alias "carryin", 0 0, v0x1c01270_0;
v0x1c00910_0 .alias "carryout", 0 0, v0x1c01310_0;
v0x1c00990_0 .net "nco", 0 0, L_0x1ca9d60; 1 drivers
v0x1c00a70_0 .alias "sum", 0 0, v0x1c018d0_0;
S_0x1bffe40 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bff7b0;
 .timescale 0 0;
L_0x1ca8e50/d .functor NAND 1, L_0x1ca8610, L_0x1ca8ce0, C4<1>, C4<1>;
L_0x1ca8e50 .delay (20,20,20) L_0x1ca8e50/d;
L_0x1ca8f10/d .functor NOR 1, L_0x1ca8610, L_0x1ca8ce0, C4<0>, C4<0>;
L_0x1ca8f10 .delay (20,20,20) L_0x1ca8f10/d;
L_0x1ca8ff0/d .functor NOT 1, L_0x1ca8f10, C4<0>, C4<0>, C4<0>;
L_0x1ca8ff0 .delay (10,10,10) L_0x1ca8ff0/d;
L_0x1ca9100/d .functor NAND 1, L_0x1ca8ff0, L_0x1ca8e50, C4<1>, C4<1>;
L_0x1ca9100 .delay (20,20,20) L_0x1ca9100/d;
L_0x1ca9260/d .functor NOT 1, L_0x1ca9100, C4<0>, C4<0>, C4<0>;
L_0x1ca9260 .delay (10,10,10) L_0x1ca9260/d;
v0x1bfff30_0 .alias "a", 0 0, v0x1c01510_0;
v0x1bfffd0_0 .alias "b", 0 0, v0x1c017f0_0;
v0x1c00070_0 .net "nand_ab", 0 0, L_0x1ca8e50; 1 drivers
v0x1c00110_0 .net "nor_ab", 0 0, L_0x1ca8f10; 1 drivers
v0x1c00190_0 .net "nxor_ab", 0 0, L_0x1ca9100; 1 drivers
v0x1c00230_0 .net "or_ab", 0 0, L_0x1ca8ff0; 1 drivers
v0x1c00310_0 .alias "result", 0 0, v0x1c005f0_0;
S_0x1bff8a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bff7b0;
 .timescale 0 0;
L_0x1ca9370/d .functor NAND 1, L_0x1ca9260, L_0x1cae5d0, C4<1>, C4<1>;
L_0x1ca9370 .delay (20,20,20) L_0x1ca9370/d;
L_0x1ca94c0/d .functor NOR 1, L_0x1ca9260, L_0x1cae5d0, C4<0>, C4<0>;
L_0x1ca94c0 .delay (20,20,20) L_0x1ca94c0/d;
L_0x1ca9630/d .functor NOT 1, L_0x1ca94c0, C4<0>, C4<0>, C4<0>;
L_0x1ca9630 .delay (10,10,10) L_0x1ca9630/d;
L_0x1ca96f0/d .functor NAND 1, L_0x1ca9630, L_0x1ca9370, C4<1>, C4<1>;
L_0x1ca96f0 .delay (20,20,20) L_0x1ca96f0/d;
L_0x1ca9800/d .functor NOT 1, L_0x1ca96f0, C4<0>, C4<0>, C4<0>;
L_0x1ca9800 .delay (10,10,10) L_0x1ca9800/d;
v0x1bff990_0 .alias "a", 0 0, v0x1c005f0_0;
v0x1bffa30_0 .alias "b", 0 0, v0x1c01270_0;
v0x1bffad0_0 .net "nand_ab", 0 0, L_0x1ca9370; 1 drivers
v0x1bffb70_0 .net "nor_ab", 0 0, L_0x1ca94c0; 1 drivers
v0x1bffbf0_0 .net "nxor_ab", 0 0, L_0x1ca96f0; 1 drivers
v0x1bffc90_0 .net "or_ab", 0 0, L_0x1ca9630; 1 drivers
v0x1bffd70_0 .alias "result", 0 0, v0x1c018d0_0;
S_0x1bff260 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bfb520;
 .timescale 0 0;
L_0x1caa060/d .functor NAND 1, L_0x1ca8610, L_0x1ca86b0, C4<1>, C4<1>;
L_0x1caa060 .delay (20,20,20) L_0x1caa060/d;
L_0x1caa120/d .functor NOR 1, L_0x1ca8610, L_0x1ca86b0, C4<0>, C4<0>;
L_0x1caa120 .delay (20,20,20) L_0x1caa120/d;
L_0x1caa2b0/d .functor NOT 1, L_0x1caa120, C4<0>, C4<0>, C4<0>;
L_0x1caa2b0 .delay (10,10,10) L_0x1caa2b0/d;
L_0x1caa3a0/d .functor NAND 1, L_0x1caa2b0, L_0x1caa060, C4<1>, C4<1>;
L_0x1caa3a0 .delay (20,20,20) L_0x1caa3a0/d;
L_0x1caa500/d .functor NOT 1, L_0x1caa3a0, C4<0>, C4<0>, C4<0>;
L_0x1caa500 .delay (10,10,10) L_0x1caa500/d;
v0x1bff350_0 .alias "a", 0 0, v0x1c01510_0;
v0x1bff3d0_0 .alias "b", 0 0, v0x1c01590_0;
v0x1bff4a0_0 .net "nand_ab", 0 0, L_0x1caa060; 1 drivers
v0x1bff520_0 .net "nor_ab", 0 0, L_0x1caa120; 1 drivers
v0x1bff5a0_0 .net "nxor_ab", 0 0, L_0x1caa3a0; 1 drivers
v0x1bff620_0 .net "or_ab", 0 0, L_0x1caa2b0; 1 drivers
v0x1bff6e0_0 .alias "result", 0 0, v0x1c01c70_0;
S_0x1bfe670 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bfb520;
 .timescale 0 0;
L_0x1caa650/d .functor NAND 1, L_0x1ca8610, L_0x1ca86b0, C4<1>, C4<1>;
L_0x1caa650 .delay (20,20,20) L_0x1caa650/d;
L_0x1caa780/d .functor NOT 1, L_0x1caa650, C4<0>, C4<0>, C4<0>;
L_0x1caa780 .delay (10,10,10) L_0x1caa780/d;
v0x1bfeee0_0 .alias "a", 0 0, v0x1c01510_0;
v0x1bfef80_0 .net "and_ab", 0 0, L_0x1caa780; 1 drivers
v0x1bff000_0 .alias "b", 0 0, v0x1c01590_0;
v0x1bff080_0 .net "nand_ab", 0 0, L_0x1caa650; 1 drivers
v0x1bff160_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bff1e0_0 .alias "result", 0 0, v0x1c019e0_0;
S_0x1bfe760 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bfe670;
 .timescale 0 0;
L_0x1caa8d0/d .functor NAND 1, L_0x1caa780, v0x1bed730_0, C4<1>, C4<1>;
L_0x1caa8d0 .delay (20,20,20) L_0x1caa8d0/d;
L_0x1caa990/d .functor NOT 1, L_0x1caa8d0, C4<0>, C4<0>, C4<0>;
L_0x1caa990 .delay (10,10,10) L_0x1caa990/d;
L_0x1caaac0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1caaac0 .delay (10,10,10) L_0x1caaac0/d;
L_0x1caab80/d .functor NAND 1, L_0x1caa650, L_0x1caaac0, C4<1>, C4<1>;
L_0x1caab80 .delay (20,20,20) L_0x1caab80/d;
L_0x1caacd0/d .functor NOT 1, L_0x1caab80, C4<0>, C4<0>, C4<0>;
L_0x1caacd0 .delay (10,10,10) L_0x1caacd0/d;
L_0x1caadc0/d .functor NOR 1, L_0x1caacd0, L_0x1caa990, C4<0>, C4<0>;
L_0x1caadc0 .delay (20,20,20) L_0x1caadc0/d;
L_0x1caaf60/d .functor NOT 1, L_0x1caadc0, C4<0>, C4<0>, C4<0>;
L_0x1caaf60 .delay (10,10,10) L_0x1caaf60/d;
v0x1bfe850_0 .net "and_in0ncom", 0 0, L_0x1caacd0; 1 drivers
v0x1bfe8d0_0 .net "and_in1com", 0 0, L_0x1caa990; 1 drivers
v0x1bfe950_0 .alias "in0", 0 0, v0x1bff080_0;
v0x1bfe9f0_0 .alias "in1", 0 0, v0x1bfef80_0;
v0x1bfea70_0 .net "nand_in0ncom", 0 0, L_0x1caab80; 1 drivers
v0x1bfeb10_0 .net "nand_in1com", 0 0, L_0x1caa8d0; 1 drivers
v0x1bfebf0_0 .net "ncom", 0 0, L_0x1caaac0; 1 drivers
v0x1bfec90_0 .net "nor_wire", 0 0, L_0x1caadc0; 1 drivers
v0x1bfed30_0 .alias "result", 0 0, v0x1c019e0_0;
v0x1bfee00_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bfdbd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bfb520;
 .timescale 0 0;
L_0x1cab090/d .functor NOR 1, L_0x1ca8610, L_0x1ca86b0, C4<0>, C4<0>;
L_0x1cab090 .delay (20,20,20) L_0x1cab090/d;
L_0x1cab1c0/d .functor NOT 1, L_0x1cab090, C4<0>, C4<0>, C4<0>;
L_0x1cab1c0 .delay (10,10,10) L_0x1cab1c0/d;
v0x1bfe350_0 .alias "a", 0 0, v0x1c01510_0;
v0x1bfe3d0_0 .alias "b", 0 0, v0x1c01590_0;
v0x1bfe470_0 .net "nor_ab", 0 0, L_0x1cab090; 1 drivers
v0x1bfe4f0_0 .net "or_ab", 0 0, L_0x1cab1c0; 1 drivers
v0x1bfe570_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bfe5f0_0 .alias "result", 0 0, v0x1c01b60_0;
S_0x1bfdcc0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bfdbd0;
 .timescale 0 0;
L_0x1cab310/d .functor NAND 1, L_0x1cab1c0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cab310 .delay (20,20,20) L_0x1cab310/d;
L_0x1cab3d0/d .functor NOT 1, L_0x1cab310, C4<0>, C4<0>, C4<0>;
L_0x1cab3d0 .delay (10,10,10) L_0x1cab3d0/d;
L_0x1cab500/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cab500 .delay (10,10,10) L_0x1cab500/d;
L_0x1cab5c0/d .functor NAND 1, L_0x1cab090, L_0x1cab500, C4<1>, C4<1>;
L_0x1cab5c0 .delay (20,20,20) L_0x1cab5c0/d;
L_0x1cab710/d .functor NOT 1, L_0x1cab5c0, C4<0>, C4<0>, C4<0>;
L_0x1cab710 .delay (10,10,10) L_0x1cab710/d;
L_0x1cab800/d .functor NOR 1, L_0x1cab710, L_0x1cab3d0, C4<0>, C4<0>;
L_0x1cab800 .delay (20,20,20) L_0x1cab800/d;
L_0x1cab9a0/d .functor NOT 1, L_0x1cab800, C4<0>, C4<0>, C4<0>;
L_0x1cab9a0 .delay (10,10,10) L_0x1cab9a0/d;
v0x1bfddb0_0 .net "and_in0ncom", 0 0, L_0x1cab710; 1 drivers
v0x1bfde30_0 .net "and_in1com", 0 0, L_0x1cab3d0; 1 drivers
v0x1bfdeb0_0 .alias "in0", 0 0, v0x1bfe470_0;
v0x1bfdf30_0 .alias "in1", 0 0, v0x1bfe4f0_0;
v0x1bfdfb0_0 .net "nand_in0ncom", 0 0, L_0x1cab5c0; 1 drivers
v0x1bfe030_0 .net "nand_in1com", 0 0, L_0x1cab310; 1 drivers
v0x1bfe0b0_0 .net "ncom", 0 0, L_0x1cab500; 1 drivers
v0x1bfe130_0 .net "nor_wire", 0 0, L_0x1cab800; 1 drivers
v0x1bfe200_0 .alias "result", 0 0, v0x1c01b60_0;
v0x1bfe2d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bfb610 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bfb520;
 .timescale 0 0;
v0x1bfd420_0 .alias "in0", 0 0, v0x1c018d0_0;
v0x1bfd4d0_0 .alias "in1", 0 0, v0x1c01c70_0;
v0x1bfd580_0 .alias "in2", 0 0, v0x1c019e0_0;
v0x1bfd630_0 .alias "in3", 0 0, v0x1c01b60_0;
v0x1bfd710_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bfd7c0_0 .alias "result", 0 0, v0x1c01720_0;
v0x1bfd840_0 .net "sel0", 0 0, L_0x1cadac0; 1 drivers
v0x1bfd8c0_0 .net "sel1", 0 0, L_0x1c53ff0; 1 drivers
v0x1bfd940_0 .net "sel2", 0 0, L_0x1c54120; 1 drivers
v0x1bfd9f0_0 .net "w0", 0 0, L_0x1cac160; 1 drivers
v0x1bfdad0_0 .net "w1", 0 0, L_0x1cac8e0; 1 drivers
v0x1bfdb50_0 .net "w2", 0 0, L_0x1cad130; 1 drivers
S_0x1bfccd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bfb610;
 .timescale 0 0;
L_0x1cabad0/d .functor NAND 1, L_0x1caa500, L_0x1cadac0, C4<1>, C4<1>;
L_0x1cabad0 .delay (20,20,20) L_0x1cabad0/d;
L_0x1cabb90/d .functor NOT 1, L_0x1cabad0, C4<0>, C4<0>, C4<0>;
L_0x1cabb90 .delay (10,10,10) L_0x1cabb90/d;
L_0x1cabcc0/d .functor NOT 1, L_0x1cadac0, C4<0>, C4<0>, C4<0>;
L_0x1cabcc0 .delay (10,10,10) L_0x1cabcc0/d;
L_0x1cabe10/d .functor NAND 1, L_0x1ca9800, L_0x1cabcc0, C4<1>, C4<1>;
L_0x1cabe10 .delay (20,20,20) L_0x1cabe10/d;
L_0x1cabed0/d .functor NOT 1, L_0x1cabe10, C4<0>, C4<0>, C4<0>;
L_0x1cabed0 .delay (10,10,10) L_0x1cabed0/d;
L_0x1cabfc0/d .functor NOR 1, L_0x1cabed0, L_0x1cabb90, C4<0>, C4<0>;
L_0x1cabfc0 .delay (20,20,20) L_0x1cabfc0/d;
L_0x1cac160/d .functor NOT 1, L_0x1cabfc0, C4<0>, C4<0>, C4<0>;
L_0x1cac160 .delay (10,10,10) L_0x1cac160/d;
v0x1bfcdc0_0 .net "and_in0ncom", 0 0, L_0x1cabed0; 1 drivers
v0x1bfce80_0 .net "and_in1com", 0 0, L_0x1cabb90; 1 drivers
v0x1bfcf20_0 .alias "in0", 0 0, v0x1c018d0_0;
v0x1bfcfc0_0 .alias "in1", 0 0, v0x1c01c70_0;
v0x1bfd040_0 .net "nand_in0ncom", 0 0, L_0x1cabe10; 1 drivers
v0x1bfd0e0_0 .net "nand_in1com", 0 0, L_0x1cabad0; 1 drivers
v0x1bfd180_0 .net "ncom", 0 0, L_0x1cabcc0; 1 drivers
v0x1bfd220_0 .net "nor_wire", 0 0, L_0x1cabfc0; 1 drivers
v0x1bfd2c0_0 .alias "result", 0 0, v0x1bfd9f0_0;
v0x1bfd340_0 .alias "sel0", 0 0, v0x1bfd840_0;
S_0x1bfc580 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bfb610;
 .timescale 0 0;
L_0x1cac290/d .functor NAND 1, L_0x1cab9a0, L_0x1cadac0, C4<1>, C4<1>;
L_0x1cac290 .delay (20,20,20) L_0x1cac290/d;
L_0x1cac350/d .functor NOT 1, L_0x1cac290, C4<0>, C4<0>, C4<0>;
L_0x1cac350 .delay (10,10,10) L_0x1cac350/d;
L_0x1cac480/d .functor NOT 1, L_0x1cadac0, C4<0>, C4<0>, C4<0>;
L_0x1cac480 .delay (10,10,10) L_0x1cac480/d;
L_0x1cac540/d .functor NAND 1, L_0x1caaf60, L_0x1cac480, C4<1>, C4<1>;
L_0x1cac540 .delay (20,20,20) L_0x1cac540/d;
L_0x1cac650/d .functor NOT 1, L_0x1cac540, C4<0>, C4<0>, C4<0>;
L_0x1cac650 .delay (10,10,10) L_0x1cac650/d;
L_0x1cac740/d .functor NOR 1, L_0x1cac650, L_0x1cac350, C4<0>, C4<0>;
L_0x1cac740 .delay (20,20,20) L_0x1cac740/d;
L_0x1cac8e0/d .functor NOT 1, L_0x1cac740, C4<0>, C4<0>, C4<0>;
L_0x1cac8e0 .delay (10,10,10) L_0x1cac8e0/d;
v0x1bfc670_0 .net "and_in0ncom", 0 0, L_0x1cac650; 1 drivers
v0x1bfc730_0 .net "and_in1com", 0 0, L_0x1cac350; 1 drivers
v0x1bfc7d0_0 .alias "in0", 0 0, v0x1c019e0_0;
v0x1bfc870_0 .alias "in1", 0 0, v0x1c01b60_0;
v0x1bfc8f0_0 .net "nand_in0ncom", 0 0, L_0x1cac540; 1 drivers
v0x1bfc990_0 .net "nand_in1com", 0 0, L_0x1cac290; 1 drivers
v0x1bfca30_0 .net "ncom", 0 0, L_0x1cac480; 1 drivers
v0x1bfcad0_0 .net "nor_wire", 0 0, L_0x1cac740; 1 drivers
v0x1bfcb70_0 .alias "result", 0 0, v0x1bfdad0_0;
v0x1bfcbf0_0 .alias "sel0", 0 0, v0x1bfd840_0;
S_0x1bfbe30 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bfb610;
 .timescale 0 0;
L_0x1caca10/d .functor NAND 1, L_0x1cac8e0, L_0x1c53ff0, C4<1>, C4<1>;
L_0x1caca10 .delay (20,20,20) L_0x1caca10/d;
L_0x1cacb60/d .functor NOT 1, L_0x1caca10, C4<0>, C4<0>, C4<0>;
L_0x1cacb60 .delay (10,10,10) L_0x1cacb60/d;
L_0x1cacc90/d .functor NOT 1, L_0x1c53ff0, C4<0>, C4<0>, C4<0>;
L_0x1cacc90 .delay (10,10,10) L_0x1cacc90/d;
L_0x1cacd50/d .functor NAND 1, L_0x1cac160, L_0x1cacc90, C4<1>, C4<1>;
L_0x1cacd50 .delay (20,20,20) L_0x1cacd50/d;
L_0x1cacea0/d .functor NOT 1, L_0x1cacd50, C4<0>, C4<0>, C4<0>;
L_0x1cacea0 .delay (10,10,10) L_0x1cacea0/d;
L_0x1cacf90/d .functor NOR 1, L_0x1cacea0, L_0x1cacb60, C4<0>, C4<0>;
L_0x1cacf90 .delay (20,20,20) L_0x1cacf90/d;
L_0x1cad130/d .functor NOT 1, L_0x1cacf90, C4<0>, C4<0>, C4<0>;
L_0x1cad130 .delay (10,10,10) L_0x1cad130/d;
v0x1bfbf20_0 .net "and_in0ncom", 0 0, L_0x1cacea0; 1 drivers
v0x1bfbfe0_0 .net "and_in1com", 0 0, L_0x1cacb60; 1 drivers
v0x1bfc080_0 .alias "in0", 0 0, v0x1bfd9f0_0;
v0x1bfc120_0 .alias "in1", 0 0, v0x1bfdad0_0;
v0x1bfc1a0_0 .net "nand_in0ncom", 0 0, L_0x1cacd50; 1 drivers
v0x1bfc240_0 .net "nand_in1com", 0 0, L_0x1caca10; 1 drivers
v0x1bfc2e0_0 .net "ncom", 0 0, L_0x1cacc90; 1 drivers
v0x1bfc380_0 .net "nor_wire", 0 0, L_0x1cacf90; 1 drivers
v0x1bfc420_0 .alias "result", 0 0, v0x1bfdb50_0;
v0x1bfc4a0_0 .alias "sel0", 0 0, v0x1bfd8c0_0;
S_0x1bfb700 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bfb610;
 .timescale 0 0;
L_0x1cad260/d .functor NAND 1, C4<0>, L_0x1c54120, C4<1>, C4<1>;
L_0x1cad260 .delay (20,20,20) L_0x1cad260/d;
L_0x1cad3c0/d .functor NOT 1, L_0x1cad260, C4<0>, C4<0>, C4<0>;
L_0x1cad3c0 .delay (10,10,10) L_0x1cad3c0/d;
L_0x1cad4f0/d .functor NOT 1, L_0x1c54120, C4<0>, C4<0>, C4<0>;
L_0x1cad4f0 .delay (10,10,10) L_0x1cad4f0/d;
L_0x1cad5b0/d .functor NAND 1, L_0x1cad130, L_0x1cad4f0, C4<1>, C4<1>;
L_0x1cad5b0 .delay (20,20,20) L_0x1cad5b0/d;
L_0x1cad700/d .functor NOT 1, L_0x1cad5b0, C4<0>, C4<0>, C4<0>;
L_0x1cad700 .delay (10,10,10) L_0x1cad700/d;
L_0x1cad7f0/d .functor NOR 1, L_0x1cad700, L_0x1cad3c0, C4<0>, C4<0>;
L_0x1cad7f0 .delay (20,20,20) L_0x1cad7f0/d;
L_0x1cad990/d .functor NOT 1, L_0x1cad7f0, C4<0>, C4<0>, C4<0>;
L_0x1cad990 .delay (10,10,10) L_0x1cad990/d;
v0x1bfb7f0_0 .net "and_in0ncom", 0 0, L_0x1cad700; 1 drivers
v0x1bfb870_0 .net "and_in1com", 0 0, L_0x1cad3c0; 1 drivers
v0x1bfb910_0 .alias "in0", 0 0, v0x1bfdb50_0;
v0x1bfb9b0_0 .alias "in1", 0 0, v0x1bfd710_0;
v0x1bfba30_0 .net "nand_in0ncom", 0 0, L_0x1cad5b0; 1 drivers
v0x1bfbad0_0 .net "nand_in1com", 0 0, L_0x1cad260; 1 drivers
v0x1bfbbb0_0 .net "ncom", 0 0, L_0x1cad4f0; 1 drivers
v0x1bfbc50_0 .net "nor_wire", 0 0, L_0x1cad7f0; 1 drivers
v0x1bfbcf0_0 .alias "result", 0 0, v0x1c01720_0;
v0x1bfbd90_0 .alias "sel0", 0 0, v0x1bfd940_0;
S_0x1bf4a10 .scope generate, "ALU32[12]" "ALU32[12]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bf33b8 .param/l "i" 2 65, +C4<01100>;
S_0x1bf4b40 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bf4a10;
 .timescale 0 0;
L_0x1bff100/d .functor NOT 1, L_0x1cb3cb0, C4<0>, C4<0>, C4<0>;
L_0x1bff100 .delay (10,10,10) L_0x1bff100/d;
v0x1bfa8f0_0 .net "carryin", 0 0, L_0x1cb3d50; 1 drivers
v0x1bfa990_0 .net "carryout", 0 0, L_0x1caf9b0; 1 drivers
v0x1bfaa10_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bfaa90_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bfab10_0 .net "notB", 0 0, L_0x1bff100; 1 drivers
v0x1bfab90_0 .net "operandA", 0 0, L_0x1cae4b0; 1 drivers
v0x1bfac10_0 .net "operandB", 0 0, L_0x1cb3cb0; 1 drivers
v0x1bfad20_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bfada0_0 .net "result", 0 0, L_0x1cb34a0; 1 drivers
v0x1bfae70_0 .net "trueB", 0 0, L_0x1cae9c0; 1 drivers
v0x1bfaf50_0 .net "wAddSub", 0 0, L_0x1caf340; 1 drivers
v0x1bfb060_0 .net "wNandAnd", 0 0, L_0x1cb0a70; 1 drivers
v0x1bfb1e0_0 .net "wNorOr", 0 0, L_0x1cb14b0; 1 drivers
v0x1bfb2f0_0 .net "wXor", 0 0, L_0x1cb0010; 1 drivers
L_0x1cb35d0 .part v0x1c53f70_0, 0, 1;
L_0x1cb3670 .part v0x1c53f70_0, 1, 1;
L_0x1cb37a0 .part v0x1c53f70_0, 2, 1;
S_0x1bfa170 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bf4b40;
 .timescale 0 0;
L_0x1bfd6b0/d .functor NAND 1, L_0x1bff100, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1bfd6b0 .delay (20,20,20) L_0x1bfd6b0/d;
L_0x1c0c400/d .functor NOT 1, L_0x1bfd6b0, C4<0>, C4<0>, C4<0>;
L_0x1c0c400 .delay (10,10,10) L_0x1c0c400/d;
L_0x1c9c8c0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9c8c0 .delay (10,10,10) L_0x1c9c8c0/d;
L_0x1cae6b0/d .functor NAND 1, L_0x1cb3cb0, L_0x1c9c8c0, C4<1>, C4<1>;
L_0x1cae6b0 .delay (20,20,20) L_0x1cae6b0/d;
L_0x1cae750/d .functor NOT 1, L_0x1cae6b0, C4<0>, C4<0>, C4<0>;
L_0x1cae750 .delay (10,10,10) L_0x1cae750/d;
L_0x1cae840/d .functor NOR 1, L_0x1cae750, L_0x1c0c400, C4<0>, C4<0>;
L_0x1cae840 .delay (20,20,20) L_0x1cae840/d;
L_0x1cae9c0/d .functor NOT 1, L_0x1cae840, C4<0>, C4<0>, C4<0>;
L_0x1cae9c0 .delay (10,10,10) L_0x1cae9c0/d;
v0x1bfa260_0 .net "and_in0ncom", 0 0, L_0x1cae750; 1 drivers
v0x1bfa320_0 .net "and_in1com", 0 0, L_0x1c0c400; 1 drivers
v0x1bfa3c0_0 .alias "in0", 0 0, v0x1bfac10_0;
v0x1bfa440_0 .alias "in1", 0 0, v0x1bfab10_0;
v0x1bfa4c0_0 .net "nand_in0ncom", 0 0, L_0x1cae6b0; 1 drivers
v0x1bfa560_0 .net "nand_in1com", 0 0, L_0x1bfd6b0; 1 drivers
v0x1bfa600_0 .net "ncom", 0 0, L_0x1c9c8c0; 1 drivers
v0x1bfa6a0_0 .net "nor_wire", 0 0, L_0x1cae840; 1 drivers
v0x1bfa740_0 .alias "result", 0 0, v0x1bfae70_0;
v0x1bfa810_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bf8e30 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bf4b40;
 .timescale 0 0;
L_0x1caf430/d .functor NAND 1, L_0x1cae4b0, L_0x1cae9c0, C4<1>, C4<1>;
L_0x1caf430 .delay (20,20,20) L_0x1caf430/d;
L_0x1caf5a0/d .functor NOT 1, L_0x1caf430, C4<0>, C4<0>, C4<0>;
L_0x1caf5a0 .delay (10,10,10) L_0x1caf5a0/d;
L_0x1caf690/d .functor NAND 1, L_0x1cb3d50, L_0x1caee60, C4<1>, C4<1>;
L_0x1caf690 .delay (20,20,20) L_0x1caf690/d;
L_0x1caf730/d .functor NOT 1, L_0x1caf690, C4<0>, C4<0>, C4<0>;
L_0x1caf730 .delay (10,10,10) L_0x1caf730/d;
L_0x1caf840/d .functor NOR 1, L_0x1caf730, L_0x1caf5a0, C4<0>, C4<0>;
L_0x1caf840 .delay (20,20,20) L_0x1caf840/d;
L_0x1caf9b0/d .functor NOT 1, L_0x1caf840, C4<0>, C4<0>, C4<0>;
L_0x1caf9b0 .delay (10,10,10) L_0x1caf9b0/d;
v0x1bf9a10_0 .net "And_AB", 0 0, L_0x1caf5a0; 1 drivers
v0x1bf9ab0_0 .net "And_XorAB_C", 0 0, L_0x1caf730; 1 drivers
v0x1bf9b50_0 .net "Nand_AB", 0 0, L_0x1caf430; 1 drivers
v0x1bf9bf0_0 .net "Nand_XorAB_C", 0 0, L_0x1caf690; 1 drivers
v0x1bf9c70_0 .net "Xor_AB", 0 0, L_0x1caee60; 1 drivers
v0x1bf9d40_0 .alias "a", 0 0, v0x1bfab90_0;
v0x1bf9e90_0 .alias "b", 0 0, v0x1bfae70_0;
v0x1bf9f10_0 .alias "carryin", 0 0, v0x1bfa8f0_0;
v0x1bf9f90_0 .alias "carryout", 0 0, v0x1bfa990_0;
v0x1bfa010_0 .net "nco", 0 0, L_0x1caf840; 1 drivers
v0x1bfa0f0_0 .alias "sum", 0 0, v0x1bfaf50_0;
S_0x1bf94c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bf8e30;
 .timescale 0 0;
L_0x1caeaf0/d .functor NAND 1, L_0x1cae4b0, L_0x1cae9c0, C4<1>, C4<1>;
L_0x1caeaf0 .delay (20,20,20) L_0x1caeaf0/d;
L_0x1caeb90/d .functor NOR 1, L_0x1cae4b0, L_0x1cae9c0, C4<0>, C4<0>;
L_0x1caeb90 .delay (20,20,20) L_0x1caeb90/d;
L_0x1caec30/d .functor NOT 1, L_0x1caeb90, C4<0>, C4<0>, C4<0>;
L_0x1caec30 .delay (10,10,10) L_0x1caec30/d;
L_0x1caed20/d .functor NAND 1, L_0x1caec30, L_0x1caeaf0, C4<1>, C4<1>;
L_0x1caed20 .delay (20,20,20) L_0x1caed20/d;
L_0x1caee60/d .functor NOT 1, L_0x1caed20, C4<0>, C4<0>, C4<0>;
L_0x1caee60 .delay (10,10,10) L_0x1caee60/d;
v0x1bf95b0_0 .alias "a", 0 0, v0x1bfab90_0;
v0x1bf9650_0 .alias "b", 0 0, v0x1bfae70_0;
v0x1bf96f0_0 .net "nand_ab", 0 0, L_0x1caeaf0; 1 drivers
v0x1bf9790_0 .net "nor_ab", 0 0, L_0x1caeb90; 1 drivers
v0x1bf9810_0 .net "nxor_ab", 0 0, L_0x1caed20; 1 drivers
v0x1bf98b0_0 .net "or_ab", 0 0, L_0x1caec30; 1 drivers
v0x1bf9990_0 .alias "result", 0 0, v0x1bf9c70_0;
S_0x1bf8f20 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bf8e30;
 .timescale 0 0;
L_0x1caef50/d .functor NAND 1, L_0x1caee60, L_0x1cb3d50, C4<1>, C4<1>;
L_0x1caef50 .delay (20,20,20) L_0x1caef50/d;
L_0x1caf080/d .functor NOR 1, L_0x1caee60, L_0x1cb3d50, C4<0>, C4<0>;
L_0x1caf080 .delay (20,20,20) L_0x1caf080/d;
L_0x1caf1b0/d .functor NOT 1, L_0x1caf080, C4<0>, C4<0>, C4<0>;
L_0x1caf1b0 .delay (10,10,10) L_0x1caf1b0/d;
L_0x1caf250/d .functor NAND 1, L_0x1caf1b0, L_0x1caef50, C4<1>, C4<1>;
L_0x1caf250 .delay (20,20,20) L_0x1caf250/d;
L_0x1caf340/d .functor NOT 1, L_0x1caf250, C4<0>, C4<0>, C4<0>;
L_0x1caf340 .delay (10,10,10) L_0x1caf340/d;
v0x1bf9010_0 .alias "a", 0 0, v0x1bf9c70_0;
v0x1bf90b0_0 .alias "b", 0 0, v0x1bfa8f0_0;
v0x1bf9150_0 .net "nand_ab", 0 0, L_0x1caef50; 1 drivers
v0x1bf91f0_0 .net "nor_ab", 0 0, L_0x1caf080; 1 drivers
v0x1bf9270_0 .net "nxor_ab", 0 0, L_0x1caf250; 1 drivers
v0x1bf9310_0 .net "or_ab", 0 0, L_0x1caf1b0; 1 drivers
v0x1bf93f0_0 .alias "result", 0 0, v0x1bfaf50_0;
S_0x1bf88e0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bf4b40;
 .timescale 0 0;
L_0x1cafb70/d .functor NAND 1, L_0x1cae4b0, L_0x1cb3cb0, C4<1>, C4<1>;
L_0x1cafb70 .delay (20,20,20) L_0x1cafb70/d;
L_0x1cafc30/d .functor NOR 1, L_0x1cae4b0, L_0x1cb3cb0, C4<0>, C4<0>;
L_0x1cafc30 .delay (20,20,20) L_0x1cafc30/d;
L_0x1cafdc0/d .functor NOT 1, L_0x1cafc30, C4<0>, C4<0>, C4<0>;
L_0x1cafdc0 .delay (10,10,10) L_0x1cafdc0/d;
L_0x1cafeb0/d .functor NAND 1, L_0x1cafdc0, L_0x1cafb70, C4<1>, C4<1>;
L_0x1cafeb0 .delay (20,20,20) L_0x1cafeb0/d;
L_0x1cb0010/d .functor NOT 1, L_0x1cafeb0, C4<0>, C4<0>, C4<0>;
L_0x1cb0010 .delay (10,10,10) L_0x1cb0010/d;
v0x1bf89d0_0 .alias "a", 0 0, v0x1bfab90_0;
v0x1bf8a50_0 .alias "b", 0 0, v0x1bfac10_0;
v0x1bf8b20_0 .net "nand_ab", 0 0, L_0x1cafb70; 1 drivers
v0x1bf8ba0_0 .net "nor_ab", 0 0, L_0x1cafc30; 1 drivers
v0x1bf8c20_0 .net "nxor_ab", 0 0, L_0x1cafeb0; 1 drivers
v0x1bf8ca0_0 .net "or_ab", 0 0, L_0x1cafdc0; 1 drivers
v0x1bf8d60_0 .alias "result", 0 0, v0x1bfb2f0_0;
S_0x1bf7cf0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bf4b40;
 .timescale 0 0;
L_0x1cb0160/d .functor NAND 1, L_0x1cae4b0, L_0x1cb3cb0, C4<1>, C4<1>;
L_0x1cb0160 .delay (20,20,20) L_0x1cb0160/d;
L_0x1cb0290/d .functor NOT 1, L_0x1cb0160, C4<0>, C4<0>, C4<0>;
L_0x1cb0290 .delay (10,10,10) L_0x1cb0290/d;
v0x1bf8560_0 .alias "a", 0 0, v0x1bfab90_0;
v0x1bf8600_0 .net "and_ab", 0 0, L_0x1cb0290; 1 drivers
v0x1bf8680_0 .alias "b", 0 0, v0x1bfac10_0;
v0x1bf8700_0 .net "nand_ab", 0 0, L_0x1cb0160; 1 drivers
v0x1bf87e0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bf8860_0 .alias "result", 0 0, v0x1bfb060_0;
S_0x1bf7de0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bf7cf0;
 .timescale 0 0;
L_0x1cb03e0/d .functor NAND 1, L_0x1cb0290, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cb03e0 .delay (20,20,20) L_0x1cb03e0/d;
L_0x1cb04a0/d .functor NOT 1, L_0x1cb03e0, C4<0>, C4<0>, C4<0>;
L_0x1cb04a0 .delay (10,10,10) L_0x1cb04a0/d;
L_0x1cb05d0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cb05d0 .delay (10,10,10) L_0x1cb05d0/d;
L_0x1cb0690/d .functor NAND 1, L_0x1cb0160, L_0x1cb05d0, C4<1>, C4<1>;
L_0x1cb0690 .delay (20,20,20) L_0x1cb0690/d;
L_0x1cb07e0/d .functor NOT 1, L_0x1cb0690, C4<0>, C4<0>, C4<0>;
L_0x1cb07e0 .delay (10,10,10) L_0x1cb07e0/d;
L_0x1cb08d0/d .functor NOR 1, L_0x1cb07e0, L_0x1cb04a0, C4<0>, C4<0>;
L_0x1cb08d0 .delay (20,20,20) L_0x1cb08d0/d;
L_0x1cb0a70/d .functor NOT 1, L_0x1cb08d0, C4<0>, C4<0>, C4<0>;
L_0x1cb0a70 .delay (10,10,10) L_0x1cb0a70/d;
v0x1bf7ed0_0 .net "and_in0ncom", 0 0, L_0x1cb07e0; 1 drivers
v0x1bf7f50_0 .net "and_in1com", 0 0, L_0x1cb04a0; 1 drivers
v0x1bf7fd0_0 .alias "in0", 0 0, v0x1bf8700_0;
v0x1bf8070_0 .alias "in1", 0 0, v0x1bf8600_0;
v0x1bf80f0_0 .net "nand_in0ncom", 0 0, L_0x1cb0690; 1 drivers
v0x1bf8190_0 .net "nand_in1com", 0 0, L_0x1cb03e0; 1 drivers
v0x1bf8270_0 .net "ncom", 0 0, L_0x1cb05d0; 1 drivers
v0x1bf8310_0 .net "nor_wire", 0 0, L_0x1cb08d0; 1 drivers
v0x1bf83b0_0 .alias "result", 0 0, v0x1bfb060_0;
v0x1bf8480_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bf7250 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bf4b40;
 .timescale 0 0;
L_0x1cb0ba0/d .functor NOR 1, L_0x1cae4b0, L_0x1cb3cb0, C4<0>, C4<0>;
L_0x1cb0ba0 .delay (20,20,20) L_0x1cb0ba0/d;
L_0x1cb0cd0/d .functor NOT 1, L_0x1cb0ba0, C4<0>, C4<0>, C4<0>;
L_0x1cb0cd0 .delay (10,10,10) L_0x1cb0cd0/d;
v0x1bf79d0_0 .alias "a", 0 0, v0x1bfab90_0;
v0x1bf7a50_0 .alias "b", 0 0, v0x1bfac10_0;
v0x1bf7af0_0 .net "nor_ab", 0 0, L_0x1cb0ba0; 1 drivers
v0x1bf7b70_0 .net "or_ab", 0 0, L_0x1cb0cd0; 1 drivers
v0x1bf7bf0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bf7c70_0 .alias "result", 0 0, v0x1bfb1e0_0;
S_0x1bf7340 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bf7250;
 .timescale 0 0;
L_0x1cb0e20/d .functor NAND 1, L_0x1cb0cd0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cb0e20 .delay (20,20,20) L_0x1cb0e20/d;
L_0x1cb0ee0/d .functor NOT 1, L_0x1cb0e20, C4<0>, C4<0>, C4<0>;
L_0x1cb0ee0 .delay (10,10,10) L_0x1cb0ee0/d;
L_0x1cb1010/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cb1010 .delay (10,10,10) L_0x1cb1010/d;
L_0x1cb10d0/d .functor NAND 1, L_0x1cb0ba0, L_0x1cb1010, C4<1>, C4<1>;
L_0x1cb10d0 .delay (20,20,20) L_0x1cb10d0/d;
L_0x1cb1220/d .functor NOT 1, L_0x1cb10d0, C4<0>, C4<0>, C4<0>;
L_0x1cb1220 .delay (10,10,10) L_0x1cb1220/d;
L_0x1cb1310/d .functor NOR 1, L_0x1cb1220, L_0x1cb0ee0, C4<0>, C4<0>;
L_0x1cb1310 .delay (20,20,20) L_0x1cb1310/d;
L_0x1cb14b0/d .functor NOT 1, L_0x1cb1310, C4<0>, C4<0>, C4<0>;
L_0x1cb14b0 .delay (10,10,10) L_0x1cb14b0/d;
v0x1bf7430_0 .net "and_in0ncom", 0 0, L_0x1cb1220; 1 drivers
v0x1bf74b0_0 .net "and_in1com", 0 0, L_0x1cb0ee0; 1 drivers
v0x1bf7530_0 .alias "in0", 0 0, v0x1bf7af0_0;
v0x1bf75b0_0 .alias "in1", 0 0, v0x1bf7b70_0;
v0x1bf7630_0 .net "nand_in0ncom", 0 0, L_0x1cb10d0; 1 drivers
v0x1bf76b0_0 .net "nand_in1com", 0 0, L_0x1cb0e20; 1 drivers
v0x1bf7730_0 .net "ncom", 0 0, L_0x1cb1010; 1 drivers
v0x1bf77b0_0 .net "nor_wire", 0 0, L_0x1cb1310; 1 drivers
v0x1bf7880_0 .alias "result", 0 0, v0x1bfb1e0_0;
v0x1bf7950_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bf4c30 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bf4b40;
 .timescale 0 0;
v0x1bf6aa0_0 .alias "in0", 0 0, v0x1bfaf50_0;
v0x1bf6b50_0 .alias "in1", 0 0, v0x1bfb2f0_0;
v0x1bf6c00_0 .alias "in2", 0 0, v0x1bfb060_0;
v0x1bf6cb0_0 .alias "in3", 0 0, v0x1bfb1e0_0;
v0x1bf6d90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bf6e40_0 .alias "result", 0 0, v0x1bfada0_0;
v0x1bf6ec0_0 .net "sel0", 0 0, L_0x1cb35d0; 1 drivers
v0x1bf6f40_0 .net "sel1", 0 0, L_0x1cb3670; 1 drivers
v0x1bf6fc0_0 .net "sel2", 0 0, L_0x1cb37a0; 1 drivers
v0x1bf7070_0 .net "w0", 0 0, L_0x1cb1c70; 1 drivers
v0x1bf7150_0 .net "w1", 0 0, L_0x1cb23f0; 1 drivers
v0x1bf71d0_0 .net "w2", 0 0, L_0x1cb2c40; 1 drivers
S_0x1bf62f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bf4c30;
 .timescale 0 0;
L_0x1cb15e0/d .functor NAND 1, L_0x1cb0010, L_0x1cb35d0, C4<1>, C4<1>;
L_0x1cb15e0 .delay (20,20,20) L_0x1cb15e0/d;
L_0x1cb16a0/d .functor NOT 1, L_0x1cb15e0, C4<0>, C4<0>, C4<0>;
L_0x1cb16a0 .delay (10,10,10) L_0x1cb16a0/d;
L_0x1cb17d0/d .functor NOT 1, L_0x1cb35d0, C4<0>, C4<0>, C4<0>;
L_0x1cb17d0 .delay (10,10,10) L_0x1cb17d0/d;
L_0x1cb1920/d .functor NAND 1, L_0x1caf340, L_0x1cb17d0, C4<1>, C4<1>;
L_0x1cb1920 .delay (20,20,20) L_0x1cb1920/d;
L_0x1cb19e0/d .functor NOT 1, L_0x1cb1920, C4<0>, C4<0>, C4<0>;
L_0x1cb19e0 .delay (10,10,10) L_0x1cb19e0/d;
L_0x1cb1ad0/d .functor NOR 1, L_0x1cb19e0, L_0x1cb16a0, C4<0>, C4<0>;
L_0x1cb1ad0 .delay (20,20,20) L_0x1cb1ad0/d;
L_0x1cb1c70/d .functor NOT 1, L_0x1cb1ad0, C4<0>, C4<0>, C4<0>;
L_0x1cb1c70 .delay (10,10,10) L_0x1cb1c70/d;
v0x1bf63e0_0 .net "and_in0ncom", 0 0, L_0x1cb19e0; 1 drivers
v0x1bf64a0_0 .net "and_in1com", 0 0, L_0x1cb16a0; 1 drivers
v0x1bf6540_0 .alias "in0", 0 0, v0x1bfaf50_0;
v0x1bf65e0_0 .alias "in1", 0 0, v0x1bfb2f0_0;
v0x1bf6690_0 .net "nand_in0ncom", 0 0, L_0x1cb1920; 1 drivers
v0x1bf6730_0 .net "nand_in1com", 0 0, L_0x1cb15e0; 1 drivers
v0x1bf67d0_0 .net "ncom", 0 0, L_0x1cb17d0; 1 drivers
v0x1bf6870_0 .net "nor_wire", 0 0, L_0x1cb1ad0; 1 drivers
v0x1bf6910_0 .alias "result", 0 0, v0x1bf7070_0;
v0x1bf6990_0 .alias "sel0", 0 0, v0x1bf6ec0_0;
S_0x1bf5ba0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bf4c30;
 .timescale 0 0;
L_0x1cb1da0/d .functor NAND 1, L_0x1cb14b0, L_0x1cb35d0, C4<1>, C4<1>;
L_0x1cb1da0 .delay (20,20,20) L_0x1cb1da0/d;
L_0x1cb1e60/d .functor NOT 1, L_0x1cb1da0, C4<0>, C4<0>, C4<0>;
L_0x1cb1e60 .delay (10,10,10) L_0x1cb1e60/d;
L_0x1cb1f90/d .functor NOT 1, L_0x1cb35d0, C4<0>, C4<0>, C4<0>;
L_0x1cb1f90 .delay (10,10,10) L_0x1cb1f90/d;
L_0x1cb2050/d .functor NAND 1, L_0x1cb0a70, L_0x1cb1f90, C4<1>, C4<1>;
L_0x1cb2050 .delay (20,20,20) L_0x1cb2050/d;
L_0x1cb2160/d .functor NOT 1, L_0x1cb2050, C4<0>, C4<0>, C4<0>;
L_0x1cb2160 .delay (10,10,10) L_0x1cb2160/d;
L_0x1cb2250/d .functor NOR 1, L_0x1cb2160, L_0x1cb1e60, C4<0>, C4<0>;
L_0x1cb2250 .delay (20,20,20) L_0x1cb2250/d;
L_0x1cb23f0/d .functor NOT 1, L_0x1cb2250, C4<0>, C4<0>, C4<0>;
L_0x1cb23f0 .delay (10,10,10) L_0x1cb23f0/d;
v0x1bf5c90_0 .net "and_in0ncom", 0 0, L_0x1cb2160; 1 drivers
v0x1bf5d50_0 .net "and_in1com", 0 0, L_0x1cb1e60; 1 drivers
v0x1bf5df0_0 .alias "in0", 0 0, v0x1bfb060_0;
v0x1bf5e90_0 .alias "in1", 0 0, v0x1bfb1e0_0;
v0x1bf5f10_0 .net "nand_in0ncom", 0 0, L_0x1cb2050; 1 drivers
v0x1bf5fb0_0 .net "nand_in1com", 0 0, L_0x1cb1da0; 1 drivers
v0x1bf6050_0 .net "ncom", 0 0, L_0x1cb1f90; 1 drivers
v0x1bf60f0_0 .net "nor_wire", 0 0, L_0x1cb2250; 1 drivers
v0x1bf6190_0 .alias "result", 0 0, v0x1bf7150_0;
v0x1bf6210_0 .alias "sel0", 0 0, v0x1bf6ec0_0;
S_0x1bf5450 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bf4c30;
 .timescale 0 0;
L_0x1cb2520/d .functor NAND 1, L_0x1cb23f0, L_0x1cb3670, C4<1>, C4<1>;
L_0x1cb2520 .delay (20,20,20) L_0x1cb2520/d;
L_0x1cb2670/d .functor NOT 1, L_0x1cb2520, C4<0>, C4<0>, C4<0>;
L_0x1cb2670 .delay (10,10,10) L_0x1cb2670/d;
L_0x1cb27a0/d .functor NOT 1, L_0x1cb3670, C4<0>, C4<0>, C4<0>;
L_0x1cb27a0 .delay (10,10,10) L_0x1cb27a0/d;
L_0x1cb2860/d .functor NAND 1, L_0x1cb1c70, L_0x1cb27a0, C4<1>, C4<1>;
L_0x1cb2860 .delay (20,20,20) L_0x1cb2860/d;
L_0x1cb29b0/d .functor NOT 1, L_0x1cb2860, C4<0>, C4<0>, C4<0>;
L_0x1cb29b0 .delay (10,10,10) L_0x1cb29b0/d;
L_0x1cb2aa0/d .functor NOR 1, L_0x1cb29b0, L_0x1cb2670, C4<0>, C4<0>;
L_0x1cb2aa0 .delay (20,20,20) L_0x1cb2aa0/d;
L_0x1cb2c40/d .functor NOT 1, L_0x1cb2aa0, C4<0>, C4<0>, C4<0>;
L_0x1cb2c40 .delay (10,10,10) L_0x1cb2c40/d;
v0x1bf5540_0 .net "and_in0ncom", 0 0, L_0x1cb29b0; 1 drivers
v0x1bf5600_0 .net "and_in1com", 0 0, L_0x1cb2670; 1 drivers
v0x1bf56a0_0 .alias "in0", 0 0, v0x1bf7070_0;
v0x1bf5740_0 .alias "in1", 0 0, v0x1bf7150_0;
v0x1bf57c0_0 .net "nand_in0ncom", 0 0, L_0x1cb2860; 1 drivers
v0x1bf5860_0 .net "nand_in1com", 0 0, L_0x1cb2520; 1 drivers
v0x1bf5900_0 .net "ncom", 0 0, L_0x1cb27a0; 1 drivers
v0x1bf59a0_0 .net "nor_wire", 0 0, L_0x1cb2aa0; 1 drivers
v0x1bf5a40_0 .alias "result", 0 0, v0x1bf71d0_0;
v0x1bf5ac0_0 .alias "sel0", 0 0, v0x1bf6f40_0;
S_0x1bf4d20 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bf4c30;
 .timescale 0 0;
L_0x1cb2d70/d .functor NAND 1, C4<0>, L_0x1cb37a0, C4<1>, C4<1>;
L_0x1cb2d70 .delay (20,20,20) L_0x1cb2d70/d;
L_0x1cb2ed0/d .functor NOT 1, L_0x1cb2d70, C4<0>, C4<0>, C4<0>;
L_0x1cb2ed0 .delay (10,10,10) L_0x1cb2ed0/d;
L_0x1cb3000/d .functor NOT 1, L_0x1cb37a0, C4<0>, C4<0>, C4<0>;
L_0x1cb3000 .delay (10,10,10) L_0x1cb3000/d;
L_0x1cb30c0/d .functor NAND 1, L_0x1cb2c40, L_0x1cb3000, C4<1>, C4<1>;
L_0x1cb30c0 .delay (20,20,20) L_0x1cb30c0/d;
L_0x1cb3210/d .functor NOT 1, L_0x1cb30c0, C4<0>, C4<0>, C4<0>;
L_0x1cb3210 .delay (10,10,10) L_0x1cb3210/d;
L_0x1cb3300/d .functor NOR 1, L_0x1cb3210, L_0x1cb2ed0, C4<0>, C4<0>;
L_0x1cb3300 .delay (20,20,20) L_0x1cb3300/d;
L_0x1cb34a0/d .functor NOT 1, L_0x1cb3300, C4<0>, C4<0>, C4<0>;
L_0x1cb34a0 .delay (10,10,10) L_0x1cb34a0/d;
v0x1bf4e10_0 .net "and_in0ncom", 0 0, L_0x1cb3210; 1 drivers
v0x1bf4e90_0 .net "and_in1com", 0 0, L_0x1cb2ed0; 1 drivers
v0x1bf4f30_0 .alias "in0", 0 0, v0x1bf71d0_0;
v0x1bf4fd0_0 .alias "in1", 0 0, v0x1bf6d90_0;
v0x1bf5050_0 .net "nand_in0ncom", 0 0, L_0x1cb30c0; 1 drivers
v0x1bf50f0_0 .net "nand_in1com", 0 0, L_0x1cb2d70; 1 drivers
v0x1bf51d0_0 .net "ncom", 0 0, L_0x1cb3000; 1 drivers
v0x1bf5270_0 .net "nor_wire", 0 0, L_0x1cb3300; 1 drivers
v0x1bf5310_0 .alias "result", 0 0, v0x1bfada0_0;
v0x1bf53b0_0 .alias "sel0", 0 0, v0x1bf6fc0_0;
S_0x1bee0d0 .scope generate, "ALU32[13]" "ALU32[13]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bec778 .param/l "i" 2 65, +C4<01101>;
S_0x1bee200 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bee0d0;
 .timescale 0 0;
L_0x1cae550/d .functor NOT 1, L_0x1cb3e90, C4<0>, C4<0>, C4<0>;
L_0x1cae550 .delay (10,10,10) L_0x1cae550/d;
v0x1bf3f10_0 .net "carryin", 0 0, L_0x1cb3f30; 1 drivers
v0x1bf3fb0_0 .net "carryout", 0 0, L_0x1cb5670; 1 drivers
v0x1bf4030_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bf40b0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bf4130_0 .net "notB", 0 0, L_0x1cae550; 1 drivers
v0x1bf41b0_0 .net "operandA", 0 0, L_0x1cb3df0; 1 drivers
v0x1bf4230_0 .net "operandB", 0 0, L_0x1cb3e90; 1 drivers
v0x1bf4340_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bf43c0_0 .net "result", 0 0, L_0x1cb90b0; 1 drivers
v0x1bf4490_0 .net "trueB", 0 0, L_0x1cb4450; 1 drivers
v0x1bf4570_0 .net "wAddSub", 0 0, L_0x1cb4f70; 1 drivers
v0x1bf4680_0 .net "wNandAnd", 0 0, L_0x1cb6730; 1 drivers
v0x1bf4800_0 .net "wNorOr", 0 0, L_0x1cb7170; 1 drivers
v0x1bf4910_0 .net "wXor", 0 0, L_0x1cb5cd0; 1 drivers
L_0x1cb91a0 .part v0x1c53f70_0, 0, 1;
L_0x1cb9240 .part v0x1c53f70_0, 1, 1;
L_0x1cb9370 .part v0x1c53f70_0, 2, 1;
S_0x1bf3760 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bee200;
 .timescale 0 0;
L_0x1cb3b50/d .functor NAND 1, L_0x1cae550, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cb3b50 .delay (20,20,20) L_0x1cb3b50/d;
L_0x1cb3c30/d .functor NOT 1, L_0x1cb3b50, C4<0>, C4<0>, C4<0>;
L_0x1cb3c30 .delay (10,10,10) L_0x1cb3c30/d;
L_0x1cb4040/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb4040 .delay (10,10,10) L_0x1cb4040/d;
L_0x1cb4100/d .functor NAND 1, L_0x1cb3e90, L_0x1cb4040, C4<1>, C4<1>;
L_0x1cb4100 .delay (20,20,20) L_0x1cb4100/d;
L_0x1cb41c0/d .functor NOT 1, L_0x1cb4100, C4<0>, C4<0>, C4<0>;
L_0x1cb41c0 .delay (10,10,10) L_0x1cb41c0/d;
L_0x1cb42b0/d .functor NOR 1, L_0x1cb41c0, L_0x1cb3c30, C4<0>, C4<0>;
L_0x1cb42b0 .delay (20,20,20) L_0x1cb42b0/d;
L_0x1cb4450/d .functor NOT 1, L_0x1cb42b0, C4<0>, C4<0>, C4<0>;
L_0x1cb4450 .delay (10,10,10) L_0x1cb4450/d;
v0x1bf3850_0 .net "and_in0ncom", 0 0, L_0x1cb41c0; 1 drivers
v0x1bf3910_0 .net "and_in1com", 0 0, L_0x1cb3c30; 1 drivers
v0x1bf39b0_0 .alias "in0", 0 0, v0x1bf4230_0;
v0x1bf3a30_0 .alias "in1", 0 0, v0x1bf4130_0;
v0x1bf3ae0_0 .net "nand_in0ncom", 0 0, L_0x1cb4100; 1 drivers
v0x1bf3b80_0 .net "nand_in1com", 0 0, L_0x1cb3b50; 1 drivers
v0x1bf3c20_0 .net "ncom", 0 0, L_0x1cb4040; 1 drivers
v0x1bf3cc0_0 .net "nor_wire", 0 0, L_0x1cb42b0; 1 drivers
v0x1bf3d60_0 .alias "result", 0 0, v0x1bf4490_0;
v0x1bf3e30_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bf2480 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bee200;
 .timescale 0 0;
L_0x1cb5080/d .functor NAND 1, L_0x1cb3df0, L_0x1cb4450, C4<1>, C4<1>;
L_0x1cb5080 .delay (20,20,20) L_0x1cb5080/d;
L_0x1cb51f0/d .functor NOT 1, L_0x1cb5080, C4<0>, C4<0>, C4<0>;
L_0x1cb51f0 .delay (10,10,10) L_0x1cb51f0/d;
L_0x1cb5340/d .functor NAND 1, L_0x1cb3f30, L_0x1cb49d0, C4<1>, C4<1>;
L_0x1cb5340 .delay (20,20,20) L_0x1cb5340/d;
L_0x1cb5400/d .functor NOT 1, L_0x1cb5340, C4<0>, C4<0>, C4<0>;
L_0x1cb5400 .delay (10,10,10) L_0x1cb5400/d;
L_0x1cb5530/d .functor NOR 1, L_0x1cb5400, L_0x1cb51f0, C4<0>, C4<0>;
L_0x1cb5530 .delay (20,20,20) L_0x1cb5530/d;
L_0x1cb5670/d .functor NOT 1, L_0x1cb5530, C4<0>, C4<0>, C4<0>;
L_0x1cb5670 .delay (10,10,10) L_0x1cb5670/d;
v0x1bf3060_0 .net "And_AB", 0 0, L_0x1cb51f0; 1 drivers
v0x1bf30e0_0 .net "And_XorAB_C", 0 0, L_0x1cb5400; 1 drivers
v0x1bf3160_0 .net "Nand_AB", 0 0, L_0x1cb5080; 1 drivers
v0x1bf31e0_0 .net "Nand_XorAB_C", 0 0, L_0x1cb5340; 1 drivers
v0x1bf3260_0 .net "Xor_AB", 0 0, L_0x1cb49d0; 1 drivers
v0x1bf3330_0 .alias "a", 0 0, v0x1bf41b0_0;
v0x1bf3480_0 .alias "b", 0 0, v0x1bf4490_0;
v0x1bf3500_0 .alias "carryin", 0 0, v0x1bf3f10_0;
v0x1bf3580_0 .alias "carryout", 0 0, v0x1bf3fb0_0;
v0x1bf3600_0 .net "nco", 0 0, L_0x1cb5530; 1 drivers
v0x1bf36e0_0 .alias "sum", 0 0, v0x1bf4570_0;
S_0x1bf2b10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bf2480;
 .timescale 0 0;
L_0x1cb45c0/d .functor NAND 1, L_0x1cb3df0, L_0x1cb4450, C4<1>, C4<1>;
L_0x1cb45c0 .delay (20,20,20) L_0x1cb45c0/d;
L_0x1cb4680/d .functor NOR 1, L_0x1cb3df0, L_0x1cb4450, C4<0>, C4<0>;
L_0x1cb4680 .delay (20,20,20) L_0x1cb4680/d;
L_0x1cb4760/d .functor NOT 1, L_0x1cb4680, C4<0>, C4<0>, C4<0>;
L_0x1cb4760 .delay (10,10,10) L_0x1cb4760/d;
L_0x1cb4870/d .functor NAND 1, L_0x1cb4760, L_0x1cb45c0, C4<1>, C4<1>;
L_0x1cb4870 .delay (20,20,20) L_0x1cb4870/d;
L_0x1cb49d0/d .functor NOT 1, L_0x1cb4870, C4<0>, C4<0>, C4<0>;
L_0x1cb49d0 .delay (10,10,10) L_0x1cb49d0/d;
v0x1bf2c00_0 .alias "a", 0 0, v0x1bf41b0_0;
v0x1bf2ca0_0 .alias "b", 0 0, v0x1bf4490_0;
v0x1bf2d40_0 .net "nand_ab", 0 0, L_0x1cb45c0; 1 drivers
v0x1bf2de0_0 .net "nor_ab", 0 0, L_0x1cb4680; 1 drivers
v0x1bf2e60_0 .net "nxor_ab", 0 0, L_0x1cb4870; 1 drivers
v0x1bf2f00_0 .net "or_ab", 0 0, L_0x1cb4760; 1 drivers
v0x1bf2fe0_0 .alias "result", 0 0, v0x1bf3260_0;
S_0x1bf2570 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bf2480;
 .timescale 0 0;
L_0x1cb4ae0/d .functor NAND 1, L_0x1cb49d0, L_0x1cb3f30, C4<1>, C4<1>;
L_0x1cb4ae0 .delay (20,20,20) L_0x1cb4ae0/d;
L_0x1cb4c30/d .functor NOR 1, L_0x1cb49d0, L_0x1cb3f30, C4<0>, C4<0>;
L_0x1cb4c30 .delay (20,20,20) L_0x1cb4c30/d;
L_0x1cb4da0/d .functor NOT 1, L_0x1cb4c30, C4<0>, C4<0>, C4<0>;
L_0x1cb4da0 .delay (10,10,10) L_0x1cb4da0/d;
L_0x1cb4e60/d .functor NAND 1, L_0x1cb4da0, L_0x1cb4ae0, C4<1>, C4<1>;
L_0x1cb4e60 .delay (20,20,20) L_0x1cb4e60/d;
L_0x1cb4f70/d .functor NOT 1, L_0x1cb4e60, C4<0>, C4<0>, C4<0>;
L_0x1cb4f70 .delay (10,10,10) L_0x1cb4f70/d;
v0x1bf2660_0 .alias "a", 0 0, v0x1bf3260_0;
v0x1bf2700_0 .alias "b", 0 0, v0x1bf3f10_0;
v0x1bf27a0_0 .net "nand_ab", 0 0, L_0x1cb4ae0; 1 drivers
v0x1bf2840_0 .net "nor_ab", 0 0, L_0x1cb4c30; 1 drivers
v0x1bf28c0_0 .net "nxor_ab", 0 0, L_0x1cb4e60; 1 drivers
v0x1bf2960_0 .net "or_ab", 0 0, L_0x1cb4da0; 1 drivers
v0x1bf2a40_0 .alias "result", 0 0, v0x1bf4570_0;
S_0x1bf1f30 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bee200;
 .timescale 0 0;
L_0x1cb5830/d .functor NAND 1, L_0x1cb3df0, L_0x1cb3e90, C4<1>, C4<1>;
L_0x1cb5830 .delay (20,20,20) L_0x1cb5830/d;
L_0x1cb58f0/d .functor NOR 1, L_0x1cb3df0, L_0x1cb3e90, C4<0>, C4<0>;
L_0x1cb58f0 .delay (20,20,20) L_0x1cb58f0/d;
L_0x1cb5a80/d .functor NOT 1, L_0x1cb58f0, C4<0>, C4<0>, C4<0>;
L_0x1cb5a80 .delay (10,10,10) L_0x1cb5a80/d;
L_0x1cb5b70/d .functor NAND 1, L_0x1cb5a80, L_0x1cb5830, C4<1>, C4<1>;
L_0x1cb5b70 .delay (20,20,20) L_0x1cb5b70/d;
L_0x1cb5cd0/d .functor NOT 1, L_0x1cb5b70, C4<0>, C4<0>, C4<0>;
L_0x1cb5cd0 .delay (10,10,10) L_0x1cb5cd0/d;
v0x1bf2020_0 .alias "a", 0 0, v0x1bf41b0_0;
v0x1bf20a0_0 .alias "b", 0 0, v0x1bf4230_0;
v0x1bf2170_0 .net "nand_ab", 0 0, L_0x1cb5830; 1 drivers
v0x1bf21f0_0 .net "nor_ab", 0 0, L_0x1cb58f0; 1 drivers
v0x1bf2270_0 .net "nxor_ab", 0 0, L_0x1cb5b70; 1 drivers
v0x1bf22f0_0 .net "or_ab", 0 0, L_0x1cb5a80; 1 drivers
v0x1bf23b0_0 .alias "result", 0 0, v0x1bf4910_0;
S_0x1bf1340 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bee200;
 .timescale 0 0;
L_0x1cb5e20/d .functor NAND 1, L_0x1cb3df0, L_0x1cb3e90, C4<1>, C4<1>;
L_0x1cb5e20 .delay (20,20,20) L_0x1cb5e20/d;
L_0x1cb5f50/d .functor NOT 1, L_0x1cb5e20, C4<0>, C4<0>, C4<0>;
L_0x1cb5f50 .delay (10,10,10) L_0x1cb5f50/d;
v0x1bf1bb0_0 .alias "a", 0 0, v0x1bf41b0_0;
v0x1bf1c50_0 .net "and_ab", 0 0, L_0x1cb5f50; 1 drivers
v0x1bf1cd0_0 .alias "b", 0 0, v0x1bf4230_0;
v0x1bf1d50_0 .net "nand_ab", 0 0, L_0x1cb5e20; 1 drivers
v0x1bf1e30_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bf1eb0_0 .alias "result", 0 0, v0x1bf4680_0;
S_0x1bf1430 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bf1340;
 .timescale 0 0;
L_0x1cb60a0/d .functor NAND 1, L_0x1cb5f50, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cb60a0 .delay (20,20,20) L_0x1cb60a0/d;
L_0x1cb6160/d .functor NOT 1, L_0x1cb60a0, C4<0>, C4<0>, C4<0>;
L_0x1cb6160 .delay (10,10,10) L_0x1cb6160/d;
L_0x1cb6290/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6290 .delay (10,10,10) L_0x1cb6290/d;
L_0x1cb6350/d .functor NAND 1, L_0x1cb5e20, L_0x1cb6290, C4<1>, C4<1>;
L_0x1cb6350 .delay (20,20,20) L_0x1cb6350/d;
L_0x1cb64a0/d .functor NOT 1, L_0x1cb6350, C4<0>, C4<0>, C4<0>;
L_0x1cb64a0 .delay (10,10,10) L_0x1cb64a0/d;
L_0x1cb6590/d .functor NOR 1, L_0x1cb64a0, L_0x1cb6160, C4<0>, C4<0>;
L_0x1cb6590 .delay (20,20,20) L_0x1cb6590/d;
L_0x1cb6730/d .functor NOT 1, L_0x1cb6590, C4<0>, C4<0>, C4<0>;
L_0x1cb6730 .delay (10,10,10) L_0x1cb6730/d;
v0x1bf1520_0 .net "and_in0ncom", 0 0, L_0x1cb64a0; 1 drivers
v0x1bf15a0_0 .net "and_in1com", 0 0, L_0x1cb6160; 1 drivers
v0x1bf1620_0 .alias "in0", 0 0, v0x1bf1d50_0;
v0x1bf16c0_0 .alias "in1", 0 0, v0x1bf1c50_0;
v0x1bf1740_0 .net "nand_in0ncom", 0 0, L_0x1cb6350; 1 drivers
v0x1bf17e0_0 .net "nand_in1com", 0 0, L_0x1cb60a0; 1 drivers
v0x1bf18c0_0 .net "ncom", 0 0, L_0x1cb6290; 1 drivers
v0x1bf1960_0 .net "nor_wire", 0 0, L_0x1cb6590; 1 drivers
v0x1bf1a00_0 .alias "result", 0 0, v0x1bf4680_0;
v0x1bf1ad0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bf08a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bee200;
 .timescale 0 0;
L_0x1cb6860/d .functor NOR 1, L_0x1cb3df0, L_0x1cb3e90, C4<0>, C4<0>;
L_0x1cb6860 .delay (20,20,20) L_0x1cb6860/d;
L_0x1cb6990/d .functor NOT 1, L_0x1cb6860, C4<0>, C4<0>, C4<0>;
L_0x1cb6990 .delay (10,10,10) L_0x1cb6990/d;
v0x1bf1020_0 .alias "a", 0 0, v0x1bf41b0_0;
v0x1bf10a0_0 .alias "b", 0 0, v0x1bf4230_0;
v0x1bf1140_0 .net "nor_ab", 0 0, L_0x1cb6860; 1 drivers
v0x1bf11c0_0 .net "or_ab", 0 0, L_0x1cb6990; 1 drivers
v0x1bf1240_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bf12c0_0 .alias "result", 0 0, v0x1bf4800_0;
S_0x1bf0990 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bf08a0;
 .timescale 0 0;
L_0x1cb6ae0/d .functor NAND 1, L_0x1cb6990, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cb6ae0 .delay (20,20,20) L_0x1cb6ae0/d;
L_0x1cb6ba0/d .functor NOT 1, L_0x1cb6ae0, C4<0>, C4<0>, C4<0>;
L_0x1cb6ba0 .delay (10,10,10) L_0x1cb6ba0/d;
L_0x1cb6cd0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6cd0 .delay (10,10,10) L_0x1cb6cd0/d;
L_0x1cb6d90/d .functor NAND 1, L_0x1cb6860, L_0x1cb6cd0, C4<1>, C4<1>;
L_0x1cb6d90 .delay (20,20,20) L_0x1cb6d90/d;
L_0x1cb6ee0/d .functor NOT 1, L_0x1cb6d90, C4<0>, C4<0>, C4<0>;
L_0x1cb6ee0 .delay (10,10,10) L_0x1cb6ee0/d;
L_0x1cb6fd0/d .functor NOR 1, L_0x1cb6ee0, L_0x1cb6ba0, C4<0>, C4<0>;
L_0x1cb6fd0 .delay (20,20,20) L_0x1cb6fd0/d;
L_0x1cb7170/d .functor NOT 1, L_0x1cb6fd0, C4<0>, C4<0>, C4<0>;
L_0x1cb7170 .delay (10,10,10) L_0x1cb7170/d;
v0x1bf0a80_0 .net "and_in0ncom", 0 0, L_0x1cb6ee0; 1 drivers
v0x1bf0b00_0 .net "and_in1com", 0 0, L_0x1cb6ba0; 1 drivers
v0x1bf0b80_0 .alias "in0", 0 0, v0x1bf1140_0;
v0x1bf0c00_0 .alias "in1", 0 0, v0x1bf11c0_0;
v0x1bf0c80_0 .net "nand_in0ncom", 0 0, L_0x1cb6d90; 1 drivers
v0x1bf0d00_0 .net "nand_in1com", 0 0, L_0x1cb6ae0; 1 drivers
v0x1bf0d80_0 .net "ncom", 0 0, L_0x1cb6cd0; 1 drivers
v0x1bf0e00_0 .net "nor_wire", 0 0, L_0x1cb6fd0; 1 drivers
v0x1bf0ed0_0 .alias "result", 0 0, v0x1bf4800_0;
v0x1bf0fa0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bee2f0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bee200;
 .timescale 0 0;
v0x1bf00f0_0 .alias "in0", 0 0, v0x1bf4570_0;
v0x1bf01a0_0 .alias "in1", 0 0, v0x1bf4910_0;
v0x1bf0250_0 .alias "in2", 0 0, v0x1bf4680_0;
v0x1bf0300_0 .alias "in3", 0 0, v0x1bf4800_0;
v0x1bf03e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bf0490_0 .alias "result", 0 0, v0x1bf43c0_0;
v0x1bf0510_0 .net "sel0", 0 0, L_0x1cb91a0; 1 drivers
v0x1bf0590_0 .net "sel1", 0 0, L_0x1cb9240; 1 drivers
v0x1bf0610_0 .net "sel2", 0 0, L_0x1cb9370; 1 drivers
v0x1bf06c0_0 .net "w0", 0 0, L_0x1cb7930; 1 drivers
v0x1bf07a0_0 .net "w1", 0 0, L_0x1cb80b0; 1 drivers
v0x1bf0820_0 .net "w2", 0 0, L_0x1cb8900; 1 drivers
S_0x1bef970 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bee2f0;
 .timescale 0 0;
L_0x1cb72a0/d .functor NAND 1, L_0x1cb5cd0, L_0x1cb91a0, C4<1>, C4<1>;
L_0x1cb72a0 .delay (20,20,20) L_0x1cb72a0/d;
L_0x1cb7360/d .functor NOT 1, L_0x1cb72a0, C4<0>, C4<0>, C4<0>;
L_0x1cb7360 .delay (10,10,10) L_0x1cb7360/d;
L_0x1cb7490/d .functor NOT 1, L_0x1cb91a0, C4<0>, C4<0>, C4<0>;
L_0x1cb7490 .delay (10,10,10) L_0x1cb7490/d;
L_0x1cb75e0/d .functor NAND 1, L_0x1cb4f70, L_0x1cb7490, C4<1>, C4<1>;
L_0x1cb75e0 .delay (20,20,20) L_0x1cb75e0/d;
L_0x1cb76a0/d .functor NOT 1, L_0x1cb75e0, C4<0>, C4<0>, C4<0>;
L_0x1cb76a0 .delay (10,10,10) L_0x1cb76a0/d;
L_0x1cb7790/d .functor NOR 1, L_0x1cb76a0, L_0x1cb7360, C4<0>, C4<0>;
L_0x1cb7790 .delay (20,20,20) L_0x1cb7790/d;
L_0x1cb7930/d .functor NOT 1, L_0x1cb7790, C4<0>, C4<0>, C4<0>;
L_0x1cb7930 .delay (10,10,10) L_0x1cb7930/d;
v0x1befa60_0 .net "and_in0ncom", 0 0, L_0x1cb76a0; 1 drivers
v0x1befb20_0 .net "and_in1com", 0 0, L_0x1cb7360; 1 drivers
v0x1befbc0_0 .alias "in0", 0 0, v0x1bf4570_0;
v0x1befc60_0 .alias "in1", 0 0, v0x1bf4910_0;
v0x1befce0_0 .net "nand_in0ncom", 0 0, L_0x1cb75e0; 1 drivers
v0x1befd80_0 .net "nand_in1com", 0 0, L_0x1cb72a0; 1 drivers
v0x1befe20_0 .net "ncom", 0 0, L_0x1cb7490; 1 drivers
v0x1befec0_0 .net "nor_wire", 0 0, L_0x1cb7790; 1 drivers
v0x1beff60_0 .alias "result", 0 0, v0x1bf06c0_0;
v0x1beffe0_0 .alias "sel0", 0 0, v0x1bf0510_0;
S_0x1bef220 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bee2f0;
 .timescale 0 0;
L_0x1cb7a60/d .functor NAND 1, L_0x1cb7170, L_0x1cb91a0, C4<1>, C4<1>;
L_0x1cb7a60 .delay (20,20,20) L_0x1cb7a60/d;
L_0x1cb7b20/d .functor NOT 1, L_0x1cb7a60, C4<0>, C4<0>, C4<0>;
L_0x1cb7b20 .delay (10,10,10) L_0x1cb7b20/d;
L_0x1cb7c50/d .functor NOT 1, L_0x1cb91a0, C4<0>, C4<0>, C4<0>;
L_0x1cb7c50 .delay (10,10,10) L_0x1cb7c50/d;
L_0x1cb7d10/d .functor NAND 1, L_0x1cb6730, L_0x1cb7c50, C4<1>, C4<1>;
L_0x1cb7d10 .delay (20,20,20) L_0x1cb7d10/d;
L_0x1cb7e20/d .functor NOT 1, L_0x1cb7d10, C4<0>, C4<0>, C4<0>;
L_0x1cb7e20 .delay (10,10,10) L_0x1cb7e20/d;
L_0x1cb7f10/d .functor NOR 1, L_0x1cb7e20, L_0x1cb7b20, C4<0>, C4<0>;
L_0x1cb7f10 .delay (20,20,20) L_0x1cb7f10/d;
L_0x1cb80b0/d .functor NOT 1, L_0x1cb7f10, C4<0>, C4<0>, C4<0>;
L_0x1cb80b0 .delay (10,10,10) L_0x1cb80b0/d;
v0x1bef310_0 .net "and_in0ncom", 0 0, L_0x1cb7e20; 1 drivers
v0x1bef3d0_0 .net "and_in1com", 0 0, L_0x1cb7b20; 1 drivers
v0x1bef470_0 .alias "in0", 0 0, v0x1bf4680_0;
v0x1bef510_0 .alias "in1", 0 0, v0x1bf4800_0;
v0x1bef590_0 .net "nand_in0ncom", 0 0, L_0x1cb7d10; 1 drivers
v0x1bef630_0 .net "nand_in1com", 0 0, L_0x1cb7a60; 1 drivers
v0x1bef6d0_0 .net "ncom", 0 0, L_0x1cb7c50; 1 drivers
v0x1bef770_0 .net "nor_wire", 0 0, L_0x1cb7f10; 1 drivers
v0x1bef810_0 .alias "result", 0 0, v0x1bf07a0_0;
v0x1bef890_0 .alias "sel0", 0 0, v0x1bf0510_0;
S_0x1beeab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bee2f0;
 .timescale 0 0;
L_0x1cb81e0/d .functor NAND 1, L_0x1cb80b0, L_0x1cb9240, C4<1>, C4<1>;
L_0x1cb81e0 .delay (20,20,20) L_0x1cb81e0/d;
L_0x1cb8330/d .functor NOT 1, L_0x1cb81e0, C4<0>, C4<0>, C4<0>;
L_0x1cb8330 .delay (10,10,10) L_0x1cb8330/d;
L_0x1cb8460/d .functor NOT 1, L_0x1cb9240, C4<0>, C4<0>, C4<0>;
L_0x1cb8460 .delay (10,10,10) L_0x1cb8460/d;
L_0x1cb8520/d .functor NAND 1, L_0x1cb7930, L_0x1cb8460, C4<1>, C4<1>;
L_0x1cb8520 .delay (20,20,20) L_0x1cb8520/d;
L_0x1cb8670/d .functor NOT 1, L_0x1cb8520, C4<0>, C4<0>, C4<0>;
L_0x1cb8670 .delay (10,10,10) L_0x1cb8670/d;
L_0x1cb8760/d .functor NOR 1, L_0x1cb8670, L_0x1cb8330, C4<0>, C4<0>;
L_0x1cb8760 .delay (20,20,20) L_0x1cb8760/d;
L_0x1cb8900/d .functor NOT 1, L_0x1cb8760, C4<0>, C4<0>, C4<0>;
L_0x1cb8900 .delay (10,10,10) L_0x1cb8900/d;
v0x1beeba0_0 .net "and_in0ncom", 0 0, L_0x1cb8670; 1 drivers
v0x1beec60_0 .net "and_in1com", 0 0, L_0x1cb8330; 1 drivers
v0x1beed00_0 .alias "in0", 0 0, v0x1bf06c0_0;
v0x1beeda0_0 .alias "in1", 0 0, v0x1bf07a0_0;
v0x1beee20_0 .net "nand_in0ncom", 0 0, L_0x1cb8520; 1 drivers
v0x1beeec0_0 .net "nand_in1com", 0 0, L_0x1cb81e0; 1 drivers
v0x1beef60_0 .net "ncom", 0 0, L_0x1cb8460; 1 drivers
v0x1bef000_0 .net "nor_wire", 0 0, L_0x1cb8760; 1 drivers
v0x1bef0a0_0 .alias "result", 0 0, v0x1bf0820_0;
v0x1bef120_0 .alias "sel0", 0 0, v0x1bf0590_0;
S_0x1bee3e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bee2f0;
 .timescale 0 0;
L_0x1cb8a30/d .functor NAND 1, C4<0>, L_0x1cb9370, C4<1>, C4<1>;
L_0x1cb8a30 .delay (20,20,20) L_0x1cb8a30/d;
L_0x1cb8b90/d .functor NOT 1, L_0x1cb8a30, C4<0>, C4<0>, C4<0>;
L_0x1cb8b90 .delay (10,10,10) L_0x1cb8b90/d;
L_0x1cb8cc0/d .functor NOT 1, L_0x1cb9370, C4<0>, C4<0>, C4<0>;
L_0x1cb8cc0 .delay (10,10,10) L_0x1cb8cc0/d;
L_0x1cb8d80/d .functor NAND 1, L_0x1cb8900, L_0x1cb8cc0, C4<1>, C4<1>;
L_0x1cb8d80 .delay (20,20,20) L_0x1cb8d80/d;
L_0x1cb8ef0/d .functor NOT 1, L_0x1cb8d80, C4<0>, C4<0>, C4<0>;
L_0x1cb8ef0 .delay (10,10,10) L_0x1cb8ef0/d;
L_0x1bf1dd0/d .functor NOR 1, L_0x1cb8ef0, L_0x1cb8b90, C4<0>, C4<0>;
L_0x1bf1dd0 .delay (20,20,20) L_0x1bf1dd0/d;
L_0x1cb90b0/d .functor NOT 1, L_0x1bf1dd0, C4<0>, C4<0>, C4<0>;
L_0x1cb90b0 .delay (10,10,10) L_0x1cb90b0/d;
v0x1bee4d0_0 .net "and_in0ncom", 0 0, L_0x1cb8ef0; 1 drivers
v0x1bee550_0 .net "and_in1com", 0 0, L_0x1cb8b90; 1 drivers
v0x1bee5d0_0 .alias "in0", 0 0, v0x1bf0820_0;
v0x1bee650_0 .alias "in1", 0 0, v0x1bf03e0_0;
v0x1bee6d0_0 .net "nand_in0ncom", 0 0, L_0x1cb8d80; 1 drivers
v0x1bee750_0 .net "nand_in1com", 0 0, L_0x1cb8a30; 1 drivers
v0x1bee830_0 .net "ncom", 0 0, L_0x1cb8cc0; 1 drivers
v0x1bee8d0_0 .net "nor_wire", 0 0, L_0x1bf1dd0; 1 drivers
v0x1bee970_0 .alias "result", 0 0, v0x1bf43c0_0;
v0x1beea10_0 .alias "sel0", 0 0, v0x1bf0610_0;
S_0x1be7420 .scope generate, "ALU32[14]" "ALU32[14]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1be5df8 .param/l "i" 2 65, +C4<01110>;
S_0x1be7550 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1be7420;
 .timescale 0 0;
L_0x1cb98c0/d .functor NOT 1, L_0x1cb97f0, C4<0>, C4<0>, C4<0>;
L_0x1cb98c0 .delay (10,10,10) L_0x1cb98c0/d;
v0x1bb80e0_0 .net "carryin", 0 0, L_0x1cbf2c0; 1 drivers
v0x1bb8180_0 .net "carryout", 0 0, L_0x1cbaff0; 1 drivers
v0x1bb8200_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bed6b0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bb8470_0 .net "notB", 0 0, L_0x1cb98c0; 1 drivers
v0x1bb84f0_0 .net "operandA", 0 0, L_0x1cb9750; 1 drivers
v0x1bed940_0 .net "operandB", 0 0, L_0x1cb97f0; 1 drivers
v0x1beda50_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bedad0_0 .net "result", 0 0, L_0x1cbeae0; 1 drivers
v0x1bedb50_0 .net "trueB", 0 0, L_0x1cb9e50; 1 drivers
v0x1bedc30_0 .net "wAddSub", 0 0, L_0x1cba950; 1 drivers
v0x1bedd40_0 .net "wNandAnd", 0 0, L_0x1cbc0b0; 1 drivers
v0x1bedec0_0 .net "wNorOr", 0 0, L_0x1cbcaf0; 1 drivers
v0x1bedfd0_0 .net "wXor", 0 0, L_0x1cbb650; 1 drivers
L_0x1cbec10 .part v0x1c53f70_0, 0, 1;
L_0x1cbecb0 .part v0x1c53f70_0, 1, 1;
L_0x1cbede0 .part v0x1c53f70_0, 2, 1;
S_0x1becb20 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1be7550;
 .timescale 0 0;
L_0x1cb9960/d .functor NAND 1, L_0x1cb98c0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cb9960 .delay (20,20,20) L_0x1cb9960/d;
L_0x1cb9a00/d .functor NOT 1, L_0x1cb9960, C4<0>, C4<0>, C4<0>;
L_0x1cb9a00 .delay (10,10,10) L_0x1cb9a00/d;
L_0x1cb9aa0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9aa0 .delay (10,10,10) L_0x1cb9aa0/d;
L_0x1cb9b40/d .functor NAND 1, L_0x1cb97f0, L_0x1cb9aa0, C4<1>, C4<1>;
L_0x1cb9b40 .delay (20,20,20) L_0x1cb9b40/d;
L_0x1cb9be0/d .functor NOT 1, L_0x1cb9b40, C4<0>, C4<0>, C4<0>;
L_0x1cb9be0 .delay (10,10,10) L_0x1cb9be0/d;
L_0x1cb9cd0/d .functor NOR 1, L_0x1cb9be0, L_0x1cb9a00, C4<0>, C4<0>;
L_0x1cb9cd0 .delay (20,20,20) L_0x1cb9cd0/d;
L_0x1cb9e50/d .functor NOT 1, L_0x1cb9cd0, C4<0>, C4<0>, C4<0>;
L_0x1cb9e50 .delay (10,10,10) L_0x1cb9e50/d;
v0x1becc10_0 .net "and_in0ncom", 0 0, L_0x1cb9be0; 1 drivers
v0x1beccd0_0 .net "and_in1com", 0 0, L_0x1cb9a00; 1 drivers
v0x1becd70_0 .alias "in0", 0 0, v0x1bed940_0;
v0x1becdf0_0 .alias "in1", 0 0, v0x1bb8470_0;
v0x1bece70_0 .net "nand_in0ncom", 0 0, L_0x1cb9b40; 1 drivers
v0x1becf10_0 .net "nand_in1com", 0 0, L_0x1cb9960; 1 drivers
v0x1becfb0_0 .net "ncom", 0 0, L_0x1cb9aa0; 1 drivers
v0x1bed050_0 .net "nor_wire", 0 0, L_0x1cb9cd0; 1 drivers
v0x1bed0f0_0 .alias "result", 0 0, v0x1bedb50_0;
v0x1bed1c0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1beb7e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1be7550;
 .timescale 0 0;
L_0x1cbaa60/d .functor NAND 1, L_0x1cb9750, L_0x1cb9e50, C4<1>, C4<1>;
L_0x1cbaa60 .delay (20,20,20) L_0x1cbaa60/d;
L_0x1cbabd0/d .functor NOT 1, L_0x1cbaa60, C4<0>, C4<0>, C4<0>;
L_0x1cbabd0 .delay (10,10,10) L_0x1cbabd0/d;
L_0x1cbace0/d .functor NAND 1, L_0x1cbf2c0, L_0x1cba3b0, C4<1>, C4<1>;
L_0x1cbace0 .delay (20,20,20) L_0x1cbace0/d;
L_0x1cbada0/d .functor NOT 1, L_0x1cbace0, C4<0>, C4<0>, C4<0>;
L_0x1cbada0 .delay (10,10,10) L_0x1cbada0/d;
L_0x1cbaeb0/d .functor NOR 1, L_0x1cbada0, L_0x1cbabd0, C4<0>, C4<0>;
L_0x1cbaeb0 .delay (20,20,20) L_0x1cbaeb0/d;
L_0x1cbaff0/d .functor NOT 1, L_0x1cbaeb0, C4<0>, C4<0>, C4<0>;
L_0x1cbaff0 .delay (10,10,10) L_0x1cbaff0/d;
v0x1bec3c0_0 .net "And_AB", 0 0, L_0x1cbabd0; 1 drivers
v0x1bec460_0 .net "And_XorAB_C", 0 0, L_0x1cbada0; 1 drivers
v0x1bec500_0 .net "Nand_AB", 0 0, L_0x1cbaa60; 1 drivers
v0x1bec5a0_0 .net "Nand_XorAB_C", 0 0, L_0x1cbace0; 1 drivers
v0x1bec620_0 .net "Xor_AB", 0 0, L_0x1cba3b0; 1 drivers
v0x1bec6f0_0 .alias "a", 0 0, v0x1bb84f0_0;
v0x1bec840_0 .alias "b", 0 0, v0x1bedb50_0;
v0x1bec8c0_0 .alias "carryin", 0 0, v0x1bb80e0_0;
v0x1bec940_0 .alias "carryout", 0 0, v0x1bb8180_0;
v0x1bec9c0_0 .net "nco", 0 0, L_0x1cbaeb0; 1 drivers
v0x1becaa0_0 .alias "sum", 0 0, v0x1bedc30_0;
S_0x1bebe70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1beb7e0;
 .timescale 0 0;
L_0x1cb9f80/d .functor NAND 1, L_0x1cb9750, L_0x1cb9e50, C4<1>, C4<1>;
L_0x1cb9f80 .delay (20,20,20) L_0x1cb9f80/d;
L_0x1cba060/d .functor NOR 1, L_0x1cb9750, L_0x1cb9e50, C4<0>, C4<0>;
L_0x1cba060 .delay (20,20,20) L_0x1cba060/d;
L_0x1cba140/d .functor NOT 1, L_0x1cba060, C4<0>, C4<0>, C4<0>;
L_0x1cba140 .delay (10,10,10) L_0x1cba140/d;
L_0x1cba250/d .functor NAND 1, L_0x1cba140, L_0x1cb9f80, C4<1>, C4<1>;
L_0x1cba250 .delay (20,20,20) L_0x1cba250/d;
L_0x1cba3b0/d .functor NOT 1, L_0x1cba250, C4<0>, C4<0>, C4<0>;
L_0x1cba3b0 .delay (10,10,10) L_0x1cba3b0/d;
v0x1bebf60_0 .alias "a", 0 0, v0x1bb84f0_0;
v0x1bec000_0 .alias "b", 0 0, v0x1bedb50_0;
v0x1bec0a0_0 .net "nand_ab", 0 0, L_0x1cb9f80; 1 drivers
v0x1bec140_0 .net "nor_ab", 0 0, L_0x1cba060; 1 drivers
v0x1bec1c0_0 .net "nxor_ab", 0 0, L_0x1cba250; 1 drivers
v0x1bec260_0 .net "or_ab", 0 0, L_0x1cba140; 1 drivers
v0x1bec340_0 .alias "result", 0 0, v0x1bec620_0;
S_0x1beb8d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1beb7e0;
 .timescale 0 0;
L_0x1cba4c0/d .functor NAND 1, L_0x1cba3b0, L_0x1cbf2c0, C4<1>, C4<1>;
L_0x1cba4c0 .delay (20,20,20) L_0x1cba4c0/d;
L_0x1cba610/d .functor NOR 1, L_0x1cba3b0, L_0x1cbf2c0, C4<0>, C4<0>;
L_0x1cba610 .delay (20,20,20) L_0x1cba610/d;
L_0x1cba780/d .functor NOT 1, L_0x1cba610, C4<0>, C4<0>, C4<0>;
L_0x1cba780 .delay (10,10,10) L_0x1cba780/d;
L_0x1cba840/d .functor NAND 1, L_0x1cba780, L_0x1cba4c0, C4<1>, C4<1>;
L_0x1cba840 .delay (20,20,20) L_0x1cba840/d;
L_0x1cba950/d .functor NOT 1, L_0x1cba840, C4<0>, C4<0>, C4<0>;
L_0x1cba950 .delay (10,10,10) L_0x1cba950/d;
v0x1beb9c0_0 .alias "a", 0 0, v0x1bec620_0;
v0x1beba60_0 .alias "b", 0 0, v0x1bb80e0_0;
v0x1bebb00_0 .net "nand_ab", 0 0, L_0x1cba4c0; 1 drivers
v0x1bebba0_0 .net "nor_ab", 0 0, L_0x1cba610; 1 drivers
v0x1bebc20_0 .net "nxor_ab", 0 0, L_0x1cba840; 1 drivers
v0x1bebcc0_0 .net "or_ab", 0 0, L_0x1cba780; 1 drivers
v0x1bebda0_0 .alias "result", 0 0, v0x1bedc30_0;
S_0x1beb290 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1be7550;
 .timescale 0 0;
L_0x1cbb1b0/d .functor NAND 1, L_0x1cb9750, L_0x1cb97f0, C4<1>, C4<1>;
L_0x1cbb1b0 .delay (20,20,20) L_0x1cbb1b0/d;
L_0x1cbb270/d .functor NOR 1, L_0x1cb9750, L_0x1cb97f0, C4<0>, C4<0>;
L_0x1cbb270 .delay (20,20,20) L_0x1cbb270/d;
L_0x1cbb400/d .functor NOT 1, L_0x1cbb270, C4<0>, C4<0>, C4<0>;
L_0x1cbb400 .delay (10,10,10) L_0x1cbb400/d;
L_0x1cbb4f0/d .functor NAND 1, L_0x1cbb400, L_0x1cbb1b0, C4<1>, C4<1>;
L_0x1cbb4f0 .delay (20,20,20) L_0x1cbb4f0/d;
L_0x1cbb650/d .functor NOT 1, L_0x1cbb4f0, C4<0>, C4<0>, C4<0>;
L_0x1cbb650 .delay (10,10,10) L_0x1cbb650/d;
v0x1beb380_0 .alias "a", 0 0, v0x1bb84f0_0;
v0x1beb400_0 .alias "b", 0 0, v0x1bed940_0;
v0x1beb4d0_0 .net "nand_ab", 0 0, L_0x1cbb1b0; 1 drivers
v0x1beb550_0 .net "nor_ab", 0 0, L_0x1cbb270; 1 drivers
v0x1beb5d0_0 .net "nxor_ab", 0 0, L_0x1cbb4f0; 1 drivers
v0x1beb650_0 .net "or_ab", 0 0, L_0x1cbb400; 1 drivers
v0x1beb710_0 .alias "result", 0 0, v0x1bedfd0_0;
S_0x1bea6a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1be7550;
 .timescale 0 0;
L_0x1cbb7a0/d .functor NAND 1, L_0x1cb9750, L_0x1cb97f0, C4<1>, C4<1>;
L_0x1cbb7a0 .delay (20,20,20) L_0x1cbb7a0/d;
L_0x1cbb8d0/d .functor NOT 1, L_0x1cbb7a0, C4<0>, C4<0>, C4<0>;
L_0x1cbb8d0 .delay (10,10,10) L_0x1cbb8d0/d;
v0x1beaf10_0 .alias "a", 0 0, v0x1bb84f0_0;
v0x1beafb0_0 .net "and_ab", 0 0, L_0x1cbb8d0; 1 drivers
v0x1beb030_0 .alias "b", 0 0, v0x1bed940_0;
v0x1beb0b0_0 .net "nand_ab", 0 0, L_0x1cbb7a0; 1 drivers
v0x1beb190_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1beb210_0 .alias "result", 0 0, v0x1bedd40_0;
S_0x1bea790 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bea6a0;
 .timescale 0 0;
L_0x1cbba20/d .functor NAND 1, L_0x1cbb8d0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cbba20 .delay (20,20,20) L_0x1cbba20/d;
L_0x1cbbae0/d .functor NOT 1, L_0x1cbba20, C4<0>, C4<0>, C4<0>;
L_0x1cbbae0 .delay (10,10,10) L_0x1cbbae0/d;
L_0x1cbbc10/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbc10 .delay (10,10,10) L_0x1cbbc10/d;
L_0x1cbbcd0/d .functor NAND 1, L_0x1cbb7a0, L_0x1cbbc10, C4<1>, C4<1>;
L_0x1cbbcd0 .delay (20,20,20) L_0x1cbbcd0/d;
L_0x1cbbe20/d .functor NOT 1, L_0x1cbbcd0, C4<0>, C4<0>, C4<0>;
L_0x1cbbe20 .delay (10,10,10) L_0x1cbbe20/d;
L_0x1cbbf10/d .functor NOR 1, L_0x1cbbe20, L_0x1cbbae0, C4<0>, C4<0>;
L_0x1cbbf10 .delay (20,20,20) L_0x1cbbf10/d;
L_0x1cbc0b0/d .functor NOT 1, L_0x1cbbf10, C4<0>, C4<0>, C4<0>;
L_0x1cbc0b0 .delay (10,10,10) L_0x1cbc0b0/d;
v0x1bea880_0 .net "and_in0ncom", 0 0, L_0x1cbbe20; 1 drivers
v0x1bea900_0 .net "and_in1com", 0 0, L_0x1cbbae0; 1 drivers
v0x1bea980_0 .alias "in0", 0 0, v0x1beb0b0_0;
v0x1beaa20_0 .alias "in1", 0 0, v0x1beafb0_0;
v0x1beaaa0_0 .net "nand_in0ncom", 0 0, L_0x1cbbcd0; 1 drivers
v0x1beab40_0 .net "nand_in1com", 0 0, L_0x1cbba20; 1 drivers
v0x1beac20_0 .net "ncom", 0 0, L_0x1cbbc10; 1 drivers
v0x1beacc0_0 .net "nor_wire", 0 0, L_0x1cbbf10; 1 drivers
v0x1bead60_0 .alias "result", 0 0, v0x1bedd40_0;
v0x1beae30_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1be9c00 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1be7550;
 .timescale 0 0;
L_0x1cbc1e0/d .functor NOR 1, L_0x1cb9750, L_0x1cb97f0, C4<0>, C4<0>;
L_0x1cbc1e0 .delay (20,20,20) L_0x1cbc1e0/d;
L_0x1cbc310/d .functor NOT 1, L_0x1cbc1e0, C4<0>, C4<0>, C4<0>;
L_0x1cbc310 .delay (10,10,10) L_0x1cbc310/d;
v0x1bea380_0 .alias "a", 0 0, v0x1bb84f0_0;
v0x1bea400_0 .alias "b", 0 0, v0x1bed940_0;
v0x1bea4a0_0 .net "nor_ab", 0 0, L_0x1cbc1e0; 1 drivers
v0x1bea520_0 .net "or_ab", 0 0, L_0x1cbc310; 1 drivers
v0x1bea5a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bea620_0 .alias "result", 0 0, v0x1bedec0_0;
S_0x1be9cf0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1be9c00;
 .timescale 0 0;
L_0x1cbc460/d .functor NAND 1, L_0x1cbc310, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cbc460 .delay (20,20,20) L_0x1cbc460/d;
L_0x1cbc520/d .functor NOT 1, L_0x1cbc460, C4<0>, C4<0>, C4<0>;
L_0x1cbc520 .delay (10,10,10) L_0x1cbc520/d;
L_0x1cbc650/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cbc650 .delay (10,10,10) L_0x1cbc650/d;
L_0x1cbc710/d .functor NAND 1, L_0x1cbc1e0, L_0x1cbc650, C4<1>, C4<1>;
L_0x1cbc710 .delay (20,20,20) L_0x1cbc710/d;
L_0x1cbc860/d .functor NOT 1, L_0x1cbc710, C4<0>, C4<0>, C4<0>;
L_0x1cbc860 .delay (10,10,10) L_0x1cbc860/d;
L_0x1cbc950/d .functor NOR 1, L_0x1cbc860, L_0x1cbc520, C4<0>, C4<0>;
L_0x1cbc950 .delay (20,20,20) L_0x1cbc950/d;
L_0x1cbcaf0/d .functor NOT 1, L_0x1cbc950, C4<0>, C4<0>, C4<0>;
L_0x1cbcaf0 .delay (10,10,10) L_0x1cbcaf0/d;
v0x1be9de0_0 .net "and_in0ncom", 0 0, L_0x1cbc860; 1 drivers
v0x1be9e60_0 .net "and_in1com", 0 0, L_0x1cbc520; 1 drivers
v0x1be9ee0_0 .alias "in0", 0 0, v0x1bea4a0_0;
v0x1be9f60_0 .alias "in1", 0 0, v0x1bea520_0;
v0x1be9fe0_0 .net "nand_in0ncom", 0 0, L_0x1cbc710; 1 drivers
v0x1bea060_0 .net "nand_in1com", 0 0, L_0x1cbc460; 1 drivers
v0x1bea0e0_0 .net "ncom", 0 0, L_0x1cbc650; 1 drivers
v0x1bea160_0 .net "nor_wire", 0 0, L_0x1cbc950; 1 drivers
v0x1bea230_0 .alias "result", 0 0, v0x1bedec0_0;
v0x1bea300_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1be7640 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1be7550;
 .timescale 0 0;
v0x1be9450_0 .alias "in0", 0 0, v0x1bedc30_0;
v0x1be9500_0 .alias "in1", 0 0, v0x1bedfd0_0;
v0x1be95b0_0 .alias "in2", 0 0, v0x1bedd40_0;
v0x1be9660_0 .alias "in3", 0 0, v0x1bedec0_0;
v0x1be9740_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1be97f0_0 .alias "result", 0 0, v0x1bedad0_0;
v0x1be9870_0 .net "sel0", 0 0, L_0x1cbec10; 1 drivers
v0x1be98f0_0 .net "sel1", 0 0, L_0x1cbecb0; 1 drivers
v0x1be9970_0 .net "sel2", 0 0, L_0x1cbede0; 1 drivers
v0x1be9a20_0 .net "w0", 0 0, L_0x1cbd2b0; 1 drivers
v0x1be9b00_0 .net "w1", 0 0, L_0x1cbda30; 1 drivers
v0x1be9b80_0 .net "w2", 0 0, L_0x1cbe280; 1 drivers
S_0x1be8d00 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1be7640;
 .timescale 0 0;
L_0x1cbcc20/d .functor NAND 1, L_0x1cbb650, L_0x1cbec10, C4<1>, C4<1>;
L_0x1cbcc20 .delay (20,20,20) L_0x1cbcc20/d;
L_0x1cbcce0/d .functor NOT 1, L_0x1cbcc20, C4<0>, C4<0>, C4<0>;
L_0x1cbcce0 .delay (10,10,10) L_0x1cbcce0/d;
L_0x1cbce10/d .functor NOT 1, L_0x1cbec10, C4<0>, C4<0>, C4<0>;
L_0x1cbce10 .delay (10,10,10) L_0x1cbce10/d;
L_0x1cbcf60/d .functor NAND 1, L_0x1cba950, L_0x1cbce10, C4<1>, C4<1>;
L_0x1cbcf60 .delay (20,20,20) L_0x1cbcf60/d;
L_0x1cbd020/d .functor NOT 1, L_0x1cbcf60, C4<0>, C4<0>, C4<0>;
L_0x1cbd020 .delay (10,10,10) L_0x1cbd020/d;
L_0x1cbd110/d .functor NOR 1, L_0x1cbd020, L_0x1cbcce0, C4<0>, C4<0>;
L_0x1cbd110 .delay (20,20,20) L_0x1cbd110/d;
L_0x1cbd2b0/d .functor NOT 1, L_0x1cbd110, C4<0>, C4<0>, C4<0>;
L_0x1cbd2b0 .delay (10,10,10) L_0x1cbd2b0/d;
v0x1be8df0_0 .net "and_in0ncom", 0 0, L_0x1cbd020; 1 drivers
v0x1be8eb0_0 .net "and_in1com", 0 0, L_0x1cbcce0; 1 drivers
v0x1be8f50_0 .alias "in0", 0 0, v0x1bedc30_0;
v0x1be8ff0_0 .alias "in1", 0 0, v0x1bedfd0_0;
v0x1be9070_0 .net "nand_in0ncom", 0 0, L_0x1cbcf60; 1 drivers
v0x1be9110_0 .net "nand_in1com", 0 0, L_0x1cbcc20; 1 drivers
v0x1be91b0_0 .net "ncom", 0 0, L_0x1cbce10; 1 drivers
v0x1be9250_0 .net "nor_wire", 0 0, L_0x1cbd110; 1 drivers
v0x1be92f0_0 .alias "result", 0 0, v0x1be9a20_0;
v0x1be9370_0 .alias "sel0", 0 0, v0x1be9870_0;
S_0x1be85b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1be7640;
 .timescale 0 0;
L_0x1cbd3e0/d .functor NAND 1, L_0x1cbcaf0, L_0x1cbec10, C4<1>, C4<1>;
L_0x1cbd3e0 .delay (20,20,20) L_0x1cbd3e0/d;
L_0x1cbd4a0/d .functor NOT 1, L_0x1cbd3e0, C4<0>, C4<0>, C4<0>;
L_0x1cbd4a0 .delay (10,10,10) L_0x1cbd4a0/d;
L_0x1cbd5d0/d .functor NOT 1, L_0x1cbec10, C4<0>, C4<0>, C4<0>;
L_0x1cbd5d0 .delay (10,10,10) L_0x1cbd5d0/d;
L_0x1cbd690/d .functor NAND 1, L_0x1cbc0b0, L_0x1cbd5d0, C4<1>, C4<1>;
L_0x1cbd690 .delay (20,20,20) L_0x1cbd690/d;
L_0x1cbd7a0/d .functor NOT 1, L_0x1cbd690, C4<0>, C4<0>, C4<0>;
L_0x1cbd7a0 .delay (10,10,10) L_0x1cbd7a0/d;
L_0x1cbd890/d .functor NOR 1, L_0x1cbd7a0, L_0x1cbd4a0, C4<0>, C4<0>;
L_0x1cbd890 .delay (20,20,20) L_0x1cbd890/d;
L_0x1cbda30/d .functor NOT 1, L_0x1cbd890, C4<0>, C4<0>, C4<0>;
L_0x1cbda30 .delay (10,10,10) L_0x1cbda30/d;
v0x1be86a0_0 .net "and_in0ncom", 0 0, L_0x1cbd7a0; 1 drivers
v0x1be8760_0 .net "and_in1com", 0 0, L_0x1cbd4a0; 1 drivers
v0x1be8800_0 .alias "in0", 0 0, v0x1bedd40_0;
v0x1be88a0_0 .alias "in1", 0 0, v0x1bedec0_0;
v0x1be8920_0 .net "nand_in0ncom", 0 0, L_0x1cbd690; 1 drivers
v0x1be89c0_0 .net "nand_in1com", 0 0, L_0x1cbd3e0; 1 drivers
v0x1be8a60_0 .net "ncom", 0 0, L_0x1cbd5d0; 1 drivers
v0x1be8b00_0 .net "nor_wire", 0 0, L_0x1cbd890; 1 drivers
v0x1be8ba0_0 .alias "result", 0 0, v0x1be9b00_0;
v0x1be8c20_0 .alias "sel0", 0 0, v0x1be9870_0;
S_0x1be7e60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1be7640;
 .timescale 0 0;
L_0x1cbdb60/d .functor NAND 1, L_0x1cbda30, L_0x1cbecb0, C4<1>, C4<1>;
L_0x1cbdb60 .delay (20,20,20) L_0x1cbdb60/d;
L_0x1cbdcb0/d .functor NOT 1, L_0x1cbdb60, C4<0>, C4<0>, C4<0>;
L_0x1cbdcb0 .delay (10,10,10) L_0x1cbdcb0/d;
L_0x1cbdde0/d .functor NOT 1, L_0x1cbecb0, C4<0>, C4<0>, C4<0>;
L_0x1cbdde0 .delay (10,10,10) L_0x1cbdde0/d;
L_0x1cbdea0/d .functor NAND 1, L_0x1cbd2b0, L_0x1cbdde0, C4<1>, C4<1>;
L_0x1cbdea0 .delay (20,20,20) L_0x1cbdea0/d;
L_0x1cbdff0/d .functor NOT 1, L_0x1cbdea0, C4<0>, C4<0>, C4<0>;
L_0x1cbdff0 .delay (10,10,10) L_0x1cbdff0/d;
L_0x1cbe0e0/d .functor NOR 1, L_0x1cbdff0, L_0x1cbdcb0, C4<0>, C4<0>;
L_0x1cbe0e0 .delay (20,20,20) L_0x1cbe0e0/d;
L_0x1cbe280/d .functor NOT 1, L_0x1cbe0e0, C4<0>, C4<0>, C4<0>;
L_0x1cbe280 .delay (10,10,10) L_0x1cbe280/d;
v0x1be7f50_0 .net "and_in0ncom", 0 0, L_0x1cbdff0; 1 drivers
v0x1be8010_0 .net "and_in1com", 0 0, L_0x1cbdcb0; 1 drivers
v0x1be80b0_0 .alias "in0", 0 0, v0x1be9a20_0;
v0x1be8150_0 .alias "in1", 0 0, v0x1be9b00_0;
v0x1be81d0_0 .net "nand_in0ncom", 0 0, L_0x1cbdea0; 1 drivers
v0x1be8270_0 .net "nand_in1com", 0 0, L_0x1cbdb60; 1 drivers
v0x1be8310_0 .net "ncom", 0 0, L_0x1cbdde0; 1 drivers
v0x1be83b0_0 .net "nor_wire", 0 0, L_0x1cbe0e0; 1 drivers
v0x1be8450_0 .alias "result", 0 0, v0x1be9b80_0;
v0x1be84d0_0 .alias "sel0", 0 0, v0x1be98f0_0;
S_0x1be7730 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1be7640;
 .timescale 0 0;
L_0x1cbe3b0/d .functor NAND 1, C4<0>, L_0x1cbede0, C4<1>, C4<1>;
L_0x1cbe3b0 .delay (20,20,20) L_0x1cbe3b0/d;
L_0x1cbe510/d .functor NOT 1, L_0x1cbe3b0, C4<0>, C4<0>, C4<0>;
L_0x1cbe510 .delay (10,10,10) L_0x1cbe510/d;
L_0x1cbe640/d .functor NOT 1, L_0x1cbede0, C4<0>, C4<0>, C4<0>;
L_0x1cbe640 .delay (10,10,10) L_0x1cbe640/d;
L_0x1cbe700/d .functor NAND 1, L_0x1cbe280, L_0x1cbe640, C4<1>, C4<1>;
L_0x1cbe700 .delay (20,20,20) L_0x1cbe700/d;
L_0x1cbe850/d .functor NOT 1, L_0x1cbe700, C4<0>, C4<0>, C4<0>;
L_0x1cbe850 .delay (10,10,10) L_0x1cbe850/d;
L_0x1cbe940/d .functor NOR 1, L_0x1cbe850, L_0x1cbe510, C4<0>, C4<0>;
L_0x1cbe940 .delay (20,20,20) L_0x1cbe940/d;
L_0x1cbeae0/d .functor NOT 1, L_0x1cbe940, C4<0>, C4<0>, C4<0>;
L_0x1cbeae0 .delay (10,10,10) L_0x1cbeae0/d;
v0x1be7820_0 .net "and_in0ncom", 0 0, L_0x1cbe850; 1 drivers
v0x1be78a0_0 .net "and_in1com", 0 0, L_0x1cbe510; 1 drivers
v0x1be7940_0 .alias "in0", 0 0, v0x1be9b80_0;
v0x1be79e0_0 .alias "in1", 0 0, v0x1be9740_0;
v0x1be7a60_0 .net "nand_in0ncom", 0 0, L_0x1cbe700; 1 drivers
v0x1be7b00_0 .net "nand_in1com", 0 0, L_0x1cbe3b0; 1 drivers
v0x1be7be0_0 .net "ncom", 0 0, L_0x1cbe640; 1 drivers
v0x1be7c80_0 .net "nor_wire", 0 0, L_0x1cbe940; 1 drivers
v0x1be7d20_0 .alias "result", 0 0, v0x1bedad0_0;
v0x1be7dc0_0 .alias "sel0", 0 0, v0x1be9970_0;
S_0x1be0aa0 .scope generate, "ALU32[15]" "ALU32[15]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bdf478 .param/l "i" 2 65, +C4<01111>;
S_0x1be0bd0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1be0aa0;
 .timescale 0 0;
L_0x1cbf090/d .functor NOT 1, L_0x1c974a0, C4<0>, C4<0>, C4<0>;
L_0x1cbf090 .delay (10,10,10) L_0x1cbf090/d;
v0x1be6920_0 .net "carryin", 0 0, L_0x1c97650; 1 drivers
v0x1be69c0_0 .net "carryout", 0 0, L_0x1cc0bf0; 1 drivers
v0x1be6a40_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1be6ac0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1be6b40_0 .net "notB", 0 0, L_0x1cbf090; 1 drivers
v0x1be6bc0_0 .net "operandA", 0 0, L_0x1cbf360; 1 drivers
v0x1be6c40_0 .net "operandB", 0 0, L_0x1c974a0; 1 drivers
v0x1be6d50_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1be6dd0_0 .net "result", 0 0, L_0x1cc46e0; 1 drivers
v0x1be6ea0_0 .net "trueB", 0 0, L_0x1cbfa30; 1 drivers
v0x1be6f80_0 .net "wAddSub", 0 0, L_0x1cc0550; 1 drivers
v0x1be7090_0 .net "wNandAnd", 0 0, L_0x1cc1cb0; 1 drivers
v0x1be7210_0 .net "wNorOr", 0 0, L_0x1cc26f0; 1 drivers
v0x1be7320_0 .net "wXor", 0 0, L_0x1cc1250; 1 drivers
L_0x1cc4810 .part v0x1c53f70_0, 0, 1;
L_0x1cc48b0 .part v0x1c53f70_0, 1, 1;
L_0x1cc49e0 .part v0x1c53f70_0, 2, 1;
S_0x1be61a0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1be0bd0;
 .timescale 0 0;
L_0x1cbf190/d .functor NAND 1, L_0x1cbf090, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cbf190 .delay (20,20,20) L_0x1cbf190/d;
L_0x1cbf5a0/d .functor NOT 1, L_0x1cbf190, C4<0>, C4<0>, C4<0>;
L_0x1cbf5a0 .delay (10,10,10) L_0x1cbf5a0/d;
L_0x1cbf620/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbf620 .delay (10,10,10) L_0x1cbf620/d;
L_0x1cbf6e0/d .functor NAND 1, L_0x1c974a0, L_0x1cbf620, C4<1>, C4<1>;
L_0x1cbf6e0 .delay (20,20,20) L_0x1cbf6e0/d;
L_0x1cbf7a0/d .functor NOT 1, L_0x1cbf6e0, C4<0>, C4<0>, C4<0>;
L_0x1cbf7a0 .delay (10,10,10) L_0x1cbf7a0/d;
L_0x1cbf890/d .functor NOR 1, L_0x1cbf7a0, L_0x1cbf5a0, C4<0>, C4<0>;
L_0x1cbf890 .delay (20,20,20) L_0x1cbf890/d;
L_0x1cbfa30/d .functor NOT 1, L_0x1cbf890, C4<0>, C4<0>, C4<0>;
L_0x1cbfa30 .delay (10,10,10) L_0x1cbfa30/d;
v0x1be6290_0 .net "and_in0ncom", 0 0, L_0x1cbf7a0; 1 drivers
v0x1be6350_0 .net "and_in1com", 0 0, L_0x1cbf5a0; 1 drivers
v0x1be63f0_0 .alias "in0", 0 0, v0x1be6c40_0;
v0x1be6470_0 .alias "in1", 0 0, v0x1be6b40_0;
v0x1be64f0_0 .net "nand_in0ncom", 0 0, L_0x1cbf6e0; 1 drivers
v0x1be6590_0 .net "nand_in1com", 0 0, L_0x1cbf190; 1 drivers
v0x1be6630_0 .net "ncom", 0 0, L_0x1cbf620; 1 drivers
v0x1be66d0_0 .net "nor_wire", 0 0, L_0x1cbf890; 1 drivers
v0x1be6770_0 .alias "result", 0 0, v0x1be6ea0_0;
v0x1be6840_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1be4e60 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1be0bd0;
 .timescale 0 0;
L_0x1cc0660/d .functor NAND 1, L_0x1cbf360, L_0x1cbfa30, C4<1>, C4<1>;
L_0x1cc0660 .delay (20,20,20) L_0x1cc0660/d;
L_0x1cc07d0/d .functor NOT 1, L_0x1cc0660, C4<0>, C4<0>, C4<0>;
L_0x1cc07d0 .delay (10,10,10) L_0x1cc07d0/d;
L_0x1cc08e0/d .functor NAND 1, L_0x1c97650, L_0x1cbffb0, C4<1>, C4<1>;
L_0x1cc08e0 .delay (20,20,20) L_0x1cc08e0/d;
L_0x1cc09a0/d .functor NOT 1, L_0x1cc08e0, C4<0>, C4<0>, C4<0>;
L_0x1cc09a0 .delay (10,10,10) L_0x1cc09a0/d;
L_0x1cc0ab0/d .functor NOR 1, L_0x1cc09a0, L_0x1cc07d0, C4<0>, C4<0>;
L_0x1cc0ab0 .delay (20,20,20) L_0x1cc0ab0/d;
L_0x1cc0bf0/d .functor NOT 1, L_0x1cc0ab0, C4<0>, C4<0>, C4<0>;
L_0x1cc0bf0 .delay (10,10,10) L_0x1cc0bf0/d;
v0x1be5a40_0 .net "And_AB", 0 0, L_0x1cc07d0; 1 drivers
v0x1be5ae0_0 .net "And_XorAB_C", 0 0, L_0x1cc09a0; 1 drivers
v0x1be5b80_0 .net "Nand_AB", 0 0, L_0x1cc0660; 1 drivers
v0x1be5c20_0 .net "Nand_XorAB_C", 0 0, L_0x1cc08e0; 1 drivers
v0x1be5ca0_0 .net "Xor_AB", 0 0, L_0x1cbffb0; 1 drivers
v0x1be5d70_0 .alias "a", 0 0, v0x1be6bc0_0;
v0x1be5ec0_0 .alias "b", 0 0, v0x1be6ea0_0;
v0x1be5f40_0 .alias "carryin", 0 0, v0x1be6920_0;
v0x1be5fc0_0 .alias "carryout", 0 0, v0x1be69c0_0;
v0x1be6040_0 .net "nco", 0 0, L_0x1cc0ab0; 1 drivers
v0x1be6120_0 .alias "sum", 0 0, v0x1be6f80_0;
S_0x1be54f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1be4e60;
 .timescale 0 0;
L_0x1cbfba0/d .functor NAND 1, L_0x1cbf360, L_0x1cbfa30, C4<1>, C4<1>;
L_0x1cbfba0 .delay (20,20,20) L_0x1cbfba0/d;
L_0x1cbfc60/d .functor NOR 1, L_0x1cbf360, L_0x1cbfa30, C4<0>, C4<0>;
L_0x1cbfc60 .delay (20,20,20) L_0x1cbfc60/d;
L_0x1cbfd40/d .functor NOT 1, L_0x1cbfc60, C4<0>, C4<0>, C4<0>;
L_0x1cbfd40 .delay (10,10,10) L_0x1cbfd40/d;
L_0x1cbfe50/d .functor NAND 1, L_0x1cbfd40, L_0x1cbfba0, C4<1>, C4<1>;
L_0x1cbfe50 .delay (20,20,20) L_0x1cbfe50/d;
L_0x1cbffb0/d .functor NOT 1, L_0x1cbfe50, C4<0>, C4<0>, C4<0>;
L_0x1cbffb0 .delay (10,10,10) L_0x1cbffb0/d;
v0x1be55e0_0 .alias "a", 0 0, v0x1be6bc0_0;
v0x1be5680_0 .alias "b", 0 0, v0x1be6ea0_0;
v0x1be5720_0 .net "nand_ab", 0 0, L_0x1cbfba0; 1 drivers
v0x1be57c0_0 .net "nor_ab", 0 0, L_0x1cbfc60; 1 drivers
v0x1be5840_0 .net "nxor_ab", 0 0, L_0x1cbfe50; 1 drivers
v0x1be58e0_0 .net "or_ab", 0 0, L_0x1cbfd40; 1 drivers
v0x1be59c0_0 .alias "result", 0 0, v0x1be5ca0_0;
S_0x1be4f50 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1be4e60;
 .timescale 0 0;
L_0x1cc00c0/d .functor NAND 1, L_0x1cbffb0, L_0x1c97650, C4<1>, C4<1>;
L_0x1cc00c0 .delay (20,20,20) L_0x1cc00c0/d;
L_0x1cc0210/d .functor NOR 1, L_0x1cbffb0, L_0x1c97650, C4<0>, C4<0>;
L_0x1cc0210 .delay (20,20,20) L_0x1cc0210/d;
L_0x1cc0380/d .functor NOT 1, L_0x1cc0210, C4<0>, C4<0>, C4<0>;
L_0x1cc0380 .delay (10,10,10) L_0x1cc0380/d;
L_0x1cc0440/d .functor NAND 1, L_0x1cc0380, L_0x1cc00c0, C4<1>, C4<1>;
L_0x1cc0440 .delay (20,20,20) L_0x1cc0440/d;
L_0x1cc0550/d .functor NOT 1, L_0x1cc0440, C4<0>, C4<0>, C4<0>;
L_0x1cc0550 .delay (10,10,10) L_0x1cc0550/d;
v0x1be5040_0 .alias "a", 0 0, v0x1be5ca0_0;
v0x1be50e0_0 .alias "b", 0 0, v0x1be6920_0;
v0x1be5180_0 .net "nand_ab", 0 0, L_0x1cc00c0; 1 drivers
v0x1be5220_0 .net "nor_ab", 0 0, L_0x1cc0210; 1 drivers
v0x1be52a0_0 .net "nxor_ab", 0 0, L_0x1cc0440; 1 drivers
v0x1be5340_0 .net "or_ab", 0 0, L_0x1cc0380; 1 drivers
v0x1be5420_0 .alias "result", 0 0, v0x1be6f80_0;
S_0x1be4910 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1be0bd0;
 .timescale 0 0;
L_0x1cc0db0/d .functor NAND 1, L_0x1cbf360, L_0x1c974a0, C4<1>, C4<1>;
L_0x1cc0db0 .delay (20,20,20) L_0x1cc0db0/d;
L_0x1cc0e70/d .functor NOR 1, L_0x1cbf360, L_0x1c974a0, C4<0>, C4<0>;
L_0x1cc0e70 .delay (20,20,20) L_0x1cc0e70/d;
L_0x1cc1000/d .functor NOT 1, L_0x1cc0e70, C4<0>, C4<0>, C4<0>;
L_0x1cc1000 .delay (10,10,10) L_0x1cc1000/d;
L_0x1cc10f0/d .functor NAND 1, L_0x1cc1000, L_0x1cc0db0, C4<1>, C4<1>;
L_0x1cc10f0 .delay (20,20,20) L_0x1cc10f0/d;
L_0x1cc1250/d .functor NOT 1, L_0x1cc10f0, C4<0>, C4<0>, C4<0>;
L_0x1cc1250 .delay (10,10,10) L_0x1cc1250/d;
v0x1be4a00_0 .alias "a", 0 0, v0x1be6bc0_0;
v0x1be4a80_0 .alias "b", 0 0, v0x1be6c40_0;
v0x1be4b50_0 .net "nand_ab", 0 0, L_0x1cc0db0; 1 drivers
v0x1be4bd0_0 .net "nor_ab", 0 0, L_0x1cc0e70; 1 drivers
v0x1be4c50_0 .net "nxor_ab", 0 0, L_0x1cc10f0; 1 drivers
v0x1be4cd0_0 .net "or_ab", 0 0, L_0x1cc1000; 1 drivers
v0x1be4d90_0 .alias "result", 0 0, v0x1be7320_0;
S_0x1be3d20 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1be0bd0;
 .timescale 0 0;
L_0x1cc13a0/d .functor NAND 1, L_0x1cbf360, L_0x1c974a0, C4<1>, C4<1>;
L_0x1cc13a0 .delay (20,20,20) L_0x1cc13a0/d;
L_0x1cc14d0/d .functor NOT 1, L_0x1cc13a0, C4<0>, C4<0>, C4<0>;
L_0x1cc14d0 .delay (10,10,10) L_0x1cc14d0/d;
v0x1be4590_0 .alias "a", 0 0, v0x1be6bc0_0;
v0x1be4630_0 .net "and_ab", 0 0, L_0x1cc14d0; 1 drivers
v0x1be46b0_0 .alias "b", 0 0, v0x1be6c40_0;
v0x1be4730_0 .net "nand_ab", 0 0, L_0x1cc13a0; 1 drivers
v0x1be4810_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1be4890_0 .alias "result", 0 0, v0x1be7090_0;
S_0x1be3e10 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1be3d20;
 .timescale 0 0;
L_0x1cc1620/d .functor NAND 1, L_0x1cc14d0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cc1620 .delay (20,20,20) L_0x1cc1620/d;
L_0x1cc16e0/d .functor NOT 1, L_0x1cc1620, C4<0>, C4<0>, C4<0>;
L_0x1cc16e0 .delay (10,10,10) L_0x1cc16e0/d;
L_0x1cc1810/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1810 .delay (10,10,10) L_0x1cc1810/d;
L_0x1cc18d0/d .functor NAND 1, L_0x1cc13a0, L_0x1cc1810, C4<1>, C4<1>;
L_0x1cc18d0 .delay (20,20,20) L_0x1cc18d0/d;
L_0x1cc1a20/d .functor NOT 1, L_0x1cc18d0, C4<0>, C4<0>, C4<0>;
L_0x1cc1a20 .delay (10,10,10) L_0x1cc1a20/d;
L_0x1cc1b10/d .functor NOR 1, L_0x1cc1a20, L_0x1cc16e0, C4<0>, C4<0>;
L_0x1cc1b10 .delay (20,20,20) L_0x1cc1b10/d;
L_0x1cc1cb0/d .functor NOT 1, L_0x1cc1b10, C4<0>, C4<0>, C4<0>;
L_0x1cc1cb0 .delay (10,10,10) L_0x1cc1cb0/d;
v0x1be3f00_0 .net "and_in0ncom", 0 0, L_0x1cc1a20; 1 drivers
v0x1be3f80_0 .net "and_in1com", 0 0, L_0x1cc16e0; 1 drivers
v0x1be4000_0 .alias "in0", 0 0, v0x1be4730_0;
v0x1be40a0_0 .alias "in1", 0 0, v0x1be4630_0;
v0x1be4120_0 .net "nand_in0ncom", 0 0, L_0x1cc18d0; 1 drivers
v0x1be41c0_0 .net "nand_in1com", 0 0, L_0x1cc1620; 1 drivers
v0x1be42a0_0 .net "ncom", 0 0, L_0x1cc1810; 1 drivers
v0x1be4340_0 .net "nor_wire", 0 0, L_0x1cc1b10; 1 drivers
v0x1be43e0_0 .alias "result", 0 0, v0x1be7090_0;
v0x1be44b0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1be3280 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1be0bd0;
 .timescale 0 0;
L_0x1cc1de0/d .functor NOR 1, L_0x1cbf360, L_0x1c974a0, C4<0>, C4<0>;
L_0x1cc1de0 .delay (20,20,20) L_0x1cc1de0/d;
L_0x1cc1f10/d .functor NOT 1, L_0x1cc1de0, C4<0>, C4<0>, C4<0>;
L_0x1cc1f10 .delay (10,10,10) L_0x1cc1f10/d;
v0x1be3a00_0 .alias "a", 0 0, v0x1be6bc0_0;
v0x1be3a80_0 .alias "b", 0 0, v0x1be6c40_0;
v0x1be3b20_0 .net "nor_ab", 0 0, L_0x1cc1de0; 1 drivers
v0x1be3ba0_0 .net "or_ab", 0 0, L_0x1cc1f10; 1 drivers
v0x1be3c20_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1be3ca0_0 .alias "result", 0 0, v0x1be7210_0;
S_0x1be3370 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1be3280;
 .timescale 0 0;
L_0x1cc2060/d .functor NAND 1, L_0x1cc1f10, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cc2060 .delay (20,20,20) L_0x1cc2060/d;
L_0x1cc2120/d .functor NOT 1, L_0x1cc2060, C4<0>, C4<0>, C4<0>;
L_0x1cc2120 .delay (10,10,10) L_0x1cc2120/d;
L_0x1cc2250/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cc2250 .delay (10,10,10) L_0x1cc2250/d;
L_0x1cc2310/d .functor NAND 1, L_0x1cc1de0, L_0x1cc2250, C4<1>, C4<1>;
L_0x1cc2310 .delay (20,20,20) L_0x1cc2310/d;
L_0x1cc2460/d .functor NOT 1, L_0x1cc2310, C4<0>, C4<0>, C4<0>;
L_0x1cc2460 .delay (10,10,10) L_0x1cc2460/d;
L_0x1cc2550/d .functor NOR 1, L_0x1cc2460, L_0x1cc2120, C4<0>, C4<0>;
L_0x1cc2550 .delay (20,20,20) L_0x1cc2550/d;
L_0x1cc26f0/d .functor NOT 1, L_0x1cc2550, C4<0>, C4<0>, C4<0>;
L_0x1cc26f0 .delay (10,10,10) L_0x1cc26f0/d;
v0x1be3460_0 .net "and_in0ncom", 0 0, L_0x1cc2460; 1 drivers
v0x1be34e0_0 .net "and_in1com", 0 0, L_0x1cc2120; 1 drivers
v0x1be3560_0 .alias "in0", 0 0, v0x1be3b20_0;
v0x1be35e0_0 .alias "in1", 0 0, v0x1be3ba0_0;
v0x1be3660_0 .net "nand_in0ncom", 0 0, L_0x1cc2310; 1 drivers
v0x1be36e0_0 .net "nand_in1com", 0 0, L_0x1cc2060; 1 drivers
v0x1be3760_0 .net "ncom", 0 0, L_0x1cc2250; 1 drivers
v0x1be37e0_0 .net "nor_wire", 0 0, L_0x1cc2550; 1 drivers
v0x1be38b0_0 .alias "result", 0 0, v0x1be7210_0;
v0x1be3980_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1be0cc0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1be0bd0;
 .timescale 0 0;
v0x1be2ad0_0 .alias "in0", 0 0, v0x1be6f80_0;
v0x1be2b80_0 .alias "in1", 0 0, v0x1be7320_0;
v0x1be2c30_0 .alias "in2", 0 0, v0x1be7090_0;
v0x1be2ce0_0 .alias "in3", 0 0, v0x1be7210_0;
v0x1be2dc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1be2e70_0 .alias "result", 0 0, v0x1be6dd0_0;
v0x1be2ef0_0 .net "sel0", 0 0, L_0x1cc4810; 1 drivers
v0x1be2f70_0 .net "sel1", 0 0, L_0x1cc48b0; 1 drivers
v0x1be2ff0_0 .net "sel2", 0 0, L_0x1cc49e0; 1 drivers
v0x1be30a0_0 .net "w0", 0 0, L_0x1cc2eb0; 1 drivers
v0x1be3180_0 .net "w1", 0 0, L_0x1cc3630; 1 drivers
v0x1be3200_0 .net "w2", 0 0, L_0x1cc3e80; 1 drivers
S_0x1be2380 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1be0cc0;
 .timescale 0 0;
L_0x1cc2820/d .functor NAND 1, L_0x1cc1250, L_0x1cc4810, C4<1>, C4<1>;
L_0x1cc2820 .delay (20,20,20) L_0x1cc2820/d;
L_0x1cc28e0/d .functor NOT 1, L_0x1cc2820, C4<0>, C4<0>, C4<0>;
L_0x1cc28e0 .delay (10,10,10) L_0x1cc28e0/d;
L_0x1cc2a10/d .functor NOT 1, L_0x1cc4810, C4<0>, C4<0>, C4<0>;
L_0x1cc2a10 .delay (10,10,10) L_0x1cc2a10/d;
L_0x1cc2b60/d .functor NAND 1, L_0x1cc0550, L_0x1cc2a10, C4<1>, C4<1>;
L_0x1cc2b60 .delay (20,20,20) L_0x1cc2b60/d;
L_0x1cc2c20/d .functor NOT 1, L_0x1cc2b60, C4<0>, C4<0>, C4<0>;
L_0x1cc2c20 .delay (10,10,10) L_0x1cc2c20/d;
L_0x1cc2d10/d .functor NOR 1, L_0x1cc2c20, L_0x1cc28e0, C4<0>, C4<0>;
L_0x1cc2d10 .delay (20,20,20) L_0x1cc2d10/d;
L_0x1cc2eb0/d .functor NOT 1, L_0x1cc2d10, C4<0>, C4<0>, C4<0>;
L_0x1cc2eb0 .delay (10,10,10) L_0x1cc2eb0/d;
v0x1be2470_0 .net "and_in0ncom", 0 0, L_0x1cc2c20; 1 drivers
v0x1be2530_0 .net "and_in1com", 0 0, L_0x1cc28e0; 1 drivers
v0x1be25d0_0 .alias "in0", 0 0, v0x1be6f80_0;
v0x1be2670_0 .alias "in1", 0 0, v0x1be7320_0;
v0x1be26f0_0 .net "nand_in0ncom", 0 0, L_0x1cc2b60; 1 drivers
v0x1be2790_0 .net "nand_in1com", 0 0, L_0x1cc2820; 1 drivers
v0x1be2830_0 .net "ncom", 0 0, L_0x1cc2a10; 1 drivers
v0x1be28d0_0 .net "nor_wire", 0 0, L_0x1cc2d10; 1 drivers
v0x1be2970_0 .alias "result", 0 0, v0x1be30a0_0;
v0x1be29f0_0 .alias "sel0", 0 0, v0x1be2ef0_0;
S_0x1be1c30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1be0cc0;
 .timescale 0 0;
L_0x1cc2fe0/d .functor NAND 1, L_0x1cc26f0, L_0x1cc4810, C4<1>, C4<1>;
L_0x1cc2fe0 .delay (20,20,20) L_0x1cc2fe0/d;
L_0x1cc30a0/d .functor NOT 1, L_0x1cc2fe0, C4<0>, C4<0>, C4<0>;
L_0x1cc30a0 .delay (10,10,10) L_0x1cc30a0/d;
L_0x1cc31d0/d .functor NOT 1, L_0x1cc4810, C4<0>, C4<0>, C4<0>;
L_0x1cc31d0 .delay (10,10,10) L_0x1cc31d0/d;
L_0x1cc3290/d .functor NAND 1, L_0x1cc1cb0, L_0x1cc31d0, C4<1>, C4<1>;
L_0x1cc3290 .delay (20,20,20) L_0x1cc3290/d;
L_0x1cc33a0/d .functor NOT 1, L_0x1cc3290, C4<0>, C4<0>, C4<0>;
L_0x1cc33a0 .delay (10,10,10) L_0x1cc33a0/d;
L_0x1cc3490/d .functor NOR 1, L_0x1cc33a0, L_0x1cc30a0, C4<0>, C4<0>;
L_0x1cc3490 .delay (20,20,20) L_0x1cc3490/d;
L_0x1cc3630/d .functor NOT 1, L_0x1cc3490, C4<0>, C4<0>, C4<0>;
L_0x1cc3630 .delay (10,10,10) L_0x1cc3630/d;
v0x1be1d20_0 .net "and_in0ncom", 0 0, L_0x1cc33a0; 1 drivers
v0x1be1de0_0 .net "and_in1com", 0 0, L_0x1cc30a0; 1 drivers
v0x1be1e80_0 .alias "in0", 0 0, v0x1be7090_0;
v0x1be1f20_0 .alias "in1", 0 0, v0x1be7210_0;
v0x1be1fa0_0 .net "nand_in0ncom", 0 0, L_0x1cc3290; 1 drivers
v0x1be2040_0 .net "nand_in1com", 0 0, L_0x1cc2fe0; 1 drivers
v0x1be20e0_0 .net "ncom", 0 0, L_0x1cc31d0; 1 drivers
v0x1be2180_0 .net "nor_wire", 0 0, L_0x1cc3490; 1 drivers
v0x1be2220_0 .alias "result", 0 0, v0x1be3180_0;
v0x1be22a0_0 .alias "sel0", 0 0, v0x1be2ef0_0;
S_0x1be14e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1be0cc0;
 .timescale 0 0;
L_0x1cc3760/d .functor NAND 1, L_0x1cc3630, L_0x1cc48b0, C4<1>, C4<1>;
L_0x1cc3760 .delay (20,20,20) L_0x1cc3760/d;
L_0x1cc38b0/d .functor NOT 1, L_0x1cc3760, C4<0>, C4<0>, C4<0>;
L_0x1cc38b0 .delay (10,10,10) L_0x1cc38b0/d;
L_0x1cc39e0/d .functor NOT 1, L_0x1cc48b0, C4<0>, C4<0>, C4<0>;
L_0x1cc39e0 .delay (10,10,10) L_0x1cc39e0/d;
L_0x1cc3aa0/d .functor NAND 1, L_0x1cc2eb0, L_0x1cc39e0, C4<1>, C4<1>;
L_0x1cc3aa0 .delay (20,20,20) L_0x1cc3aa0/d;
L_0x1cc3bf0/d .functor NOT 1, L_0x1cc3aa0, C4<0>, C4<0>, C4<0>;
L_0x1cc3bf0 .delay (10,10,10) L_0x1cc3bf0/d;
L_0x1cc3ce0/d .functor NOR 1, L_0x1cc3bf0, L_0x1cc38b0, C4<0>, C4<0>;
L_0x1cc3ce0 .delay (20,20,20) L_0x1cc3ce0/d;
L_0x1cc3e80/d .functor NOT 1, L_0x1cc3ce0, C4<0>, C4<0>, C4<0>;
L_0x1cc3e80 .delay (10,10,10) L_0x1cc3e80/d;
v0x1be15d0_0 .net "and_in0ncom", 0 0, L_0x1cc3bf0; 1 drivers
v0x1be1690_0 .net "and_in1com", 0 0, L_0x1cc38b0; 1 drivers
v0x1be1730_0 .alias "in0", 0 0, v0x1be30a0_0;
v0x1be17d0_0 .alias "in1", 0 0, v0x1be3180_0;
v0x1be1850_0 .net "nand_in0ncom", 0 0, L_0x1cc3aa0; 1 drivers
v0x1be18f0_0 .net "nand_in1com", 0 0, L_0x1cc3760; 1 drivers
v0x1be1990_0 .net "ncom", 0 0, L_0x1cc39e0; 1 drivers
v0x1be1a30_0 .net "nor_wire", 0 0, L_0x1cc3ce0; 1 drivers
v0x1be1ad0_0 .alias "result", 0 0, v0x1be3200_0;
v0x1be1b50_0 .alias "sel0", 0 0, v0x1be2f70_0;
S_0x1be0db0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1be0cc0;
 .timescale 0 0;
L_0x1cc3fb0/d .functor NAND 1, C4<0>, L_0x1cc49e0, C4<1>, C4<1>;
L_0x1cc3fb0 .delay (20,20,20) L_0x1cc3fb0/d;
L_0x1cc4110/d .functor NOT 1, L_0x1cc3fb0, C4<0>, C4<0>, C4<0>;
L_0x1cc4110 .delay (10,10,10) L_0x1cc4110/d;
L_0x1cc4240/d .functor NOT 1, L_0x1cc49e0, C4<0>, C4<0>, C4<0>;
L_0x1cc4240 .delay (10,10,10) L_0x1cc4240/d;
L_0x1cc4300/d .functor NAND 1, L_0x1cc3e80, L_0x1cc4240, C4<1>, C4<1>;
L_0x1cc4300 .delay (20,20,20) L_0x1cc4300/d;
L_0x1cc4450/d .functor NOT 1, L_0x1cc4300, C4<0>, C4<0>, C4<0>;
L_0x1cc4450 .delay (10,10,10) L_0x1cc4450/d;
L_0x1cc4540/d .functor NOR 1, L_0x1cc4450, L_0x1cc4110, C4<0>, C4<0>;
L_0x1cc4540 .delay (20,20,20) L_0x1cc4540/d;
L_0x1cc46e0/d .functor NOT 1, L_0x1cc4540, C4<0>, C4<0>, C4<0>;
L_0x1cc46e0 .delay (10,10,10) L_0x1cc46e0/d;
v0x1be0ea0_0 .net "and_in0ncom", 0 0, L_0x1cc4450; 1 drivers
v0x1be0f20_0 .net "and_in1com", 0 0, L_0x1cc4110; 1 drivers
v0x1be0fc0_0 .alias "in0", 0 0, v0x1be3200_0;
v0x1be1060_0 .alias "in1", 0 0, v0x1be2dc0_0;
v0x1be10e0_0 .net "nand_in0ncom", 0 0, L_0x1cc4300; 1 drivers
v0x1be1180_0 .net "nand_in1com", 0 0, L_0x1cc3fb0; 1 drivers
v0x1be1260_0 .net "ncom", 0 0, L_0x1cc4240; 1 drivers
v0x1be1300_0 .net "nor_wire", 0 0, L_0x1cc4540; 1 drivers
v0x1be13a0_0 .alias "result", 0 0, v0x1be6dd0_0;
v0x1be1440_0 .alias "sel0", 0 0, v0x1be2ff0_0;
S_0x1bda120 .scope generate, "ALU32[16]" "ALU32[16]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bd8af8 .param/l "i" 2 65, +C4<010000>;
S_0x1bda250 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bda120;
 .timescale 0 0;
L_0x1c97540/d .functor NOT 1, L_0x1cc5650, C4<0>, C4<0>, C4<0>;
L_0x1c97540 .delay (10,10,10) L_0x1c97540/d;
v0x1bdffa0_0 .net "carryin", 0 0, L_0x1ccadf0; 1 drivers
v0x1be0040_0 .net "carryout", 0 0, L_0x1cc6ad0; 1 drivers
v0x1be00c0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1be0140_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1be01c0_0 .net "notB", 0 0, L_0x1c97540; 1 drivers
v0x1be0240_0 .net "operandA", 0 0, L_0x1cc55b0; 1 drivers
v0x1be02c0_0 .net "operandB", 0 0, L_0x1cc5650; 1 drivers
v0x1be03d0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1be0450_0 .net "result", 0 0, L_0x1cca5c0; 1 drivers
v0x1be0520_0 .net "trueB", 0 0, L_0x1cc5910; 1 drivers
v0x1be0600_0 .net "wAddSub", 0 0, L_0x1cc6430; 1 drivers
v0x1be0710_0 .net "wNandAnd", 0 0, L_0x1cc7b90; 1 drivers
v0x1be0890_0 .net "wNorOr", 0 0, L_0x1cc85d0; 1 drivers
v0x1be09a0_0 .net "wXor", 0 0, L_0x1cc7130; 1 drivers
L_0x1cca6f0 .part v0x1c53f70_0, 0, 1;
L_0x1cca790 .part v0x1c53f70_0, 1, 1;
L_0x1cca8c0 .part v0x1c53f70_0, 2, 1;
S_0x1bdf820 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bda250;
 .timescale 0 0;
L_0x1cbf400/d .functor NAND 1, L_0x1c97540, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cbf400 .delay (20,20,20) L_0x1cbf400/d;
L_0x1cbf4a0/d .functor NOT 1, L_0x1cbf400, C4<0>, C4<0>, C4<0>;
L_0x1cbf4a0 .delay (10,10,10) L_0x1cbf4a0/d;
L_0x1cc4ea0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc4ea0 .delay (10,10,10) L_0x1cc4ea0/d;
L_0x1cc4f40/d .functor NAND 1, L_0x1cc5650, L_0x1cc4ea0, C4<1>, C4<1>;
L_0x1cc4f40 .delay (20,20,20) L_0x1cc4f40/d;
L_0x1cc5000/d .functor NOT 1, L_0x1cc4f40, C4<0>, C4<0>, C4<0>;
L_0x1cc5000 .delay (10,10,10) L_0x1cc5000/d;
L_0x1cc5770/d .functor NOR 1, L_0x1cc5000, L_0x1cbf4a0, C4<0>, C4<0>;
L_0x1cc5770 .delay (20,20,20) L_0x1cc5770/d;
L_0x1cc5910/d .functor NOT 1, L_0x1cc5770, C4<0>, C4<0>, C4<0>;
L_0x1cc5910 .delay (10,10,10) L_0x1cc5910/d;
v0x1bdf910_0 .net "and_in0ncom", 0 0, L_0x1cc5000; 1 drivers
v0x1bdf9d0_0 .net "and_in1com", 0 0, L_0x1cbf4a0; 1 drivers
v0x1bdfa70_0 .alias "in0", 0 0, v0x1be02c0_0;
v0x1bdfaf0_0 .alias "in1", 0 0, v0x1be01c0_0;
v0x1bdfb70_0 .net "nand_in0ncom", 0 0, L_0x1cc4f40; 1 drivers
v0x1bdfc10_0 .net "nand_in1com", 0 0, L_0x1cbf400; 1 drivers
v0x1bdfcb0_0 .net "ncom", 0 0, L_0x1cc4ea0; 1 drivers
v0x1bdfd50_0 .net "nor_wire", 0 0, L_0x1cc5770; 1 drivers
v0x1bdfdf0_0 .alias "result", 0 0, v0x1be0520_0;
v0x1bdfec0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bde4e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bda250;
 .timescale 0 0;
L_0x1cc6540/d .functor NAND 1, L_0x1cc55b0, L_0x1cc5910, C4<1>, C4<1>;
L_0x1cc6540 .delay (20,20,20) L_0x1cc6540/d;
L_0x1cc66b0/d .functor NOT 1, L_0x1cc6540, C4<0>, C4<0>, C4<0>;
L_0x1cc66b0 .delay (10,10,10) L_0x1cc66b0/d;
L_0x1cc67c0/d .functor NAND 1, L_0x1ccadf0, L_0x1cc5e90, C4<1>, C4<1>;
L_0x1cc67c0 .delay (20,20,20) L_0x1cc67c0/d;
L_0x1cc6880/d .functor NOT 1, L_0x1cc67c0, C4<0>, C4<0>, C4<0>;
L_0x1cc6880 .delay (10,10,10) L_0x1cc6880/d;
L_0x1cc6990/d .functor NOR 1, L_0x1cc6880, L_0x1cc66b0, C4<0>, C4<0>;
L_0x1cc6990 .delay (20,20,20) L_0x1cc6990/d;
L_0x1cc6ad0/d .functor NOT 1, L_0x1cc6990, C4<0>, C4<0>, C4<0>;
L_0x1cc6ad0 .delay (10,10,10) L_0x1cc6ad0/d;
v0x1bdf0c0_0 .net "And_AB", 0 0, L_0x1cc66b0; 1 drivers
v0x1bdf160_0 .net "And_XorAB_C", 0 0, L_0x1cc6880; 1 drivers
v0x1bdf200_0 .net "Nand_AB", 0 0, L_0x1cc6540; 1 drivers
v0x1bdf2a0_0 .net "Nand_XorAB_C", 0 0, L_0x1cc67c0; 1 drivers
v0x1bdf320_0 .net "Xor_AB", 0 0, L_0x1cc5e90; 1 drivers
v0x1bdf3f0_0 .alias "a", 0 0, v0x1be0240_0;
v0x1bdf540_0 .alias "b", 0 0, v0x1be0520_0;
v0x1bdf5c0_0 .alias "carryin", 0 0, v0x1bdffa0_0;
v0x1bdf640_0 .alias "carryout", 0 0, v0x1be0040_0;
v0x1bdf6c0_0 .net "nco", 0 0, L_0x1cc6990; 1 drivers
v0x1bdf7a0_0 .alias "sum", 0 0, v0x1be0600_0;
S_0x1bdeb70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bde4e0;
 .timescale 0 0;
L_0x1cc5a80/d .functor NAND 1, L_0x1cc55b0, L_0x1cc5910, C4<1>, C4<1>;
L_0x1cc5a80 .delay (20,20,20) L_0x1cc5a80/d;
L_0x1cc5b40/d .functor NOR 1, L_0x1cc55b0, L_0x1cc5910, C4<0>, C4<0>;
L_0x1cc5b40 .delay (20,20,20) L_0x1cc5b40/d;
L_0x1cc5c20/d .functor NOT 1, L_0x1cc5b40, C4<0>, C4<0>, C4<0>;
L_0x1cc5c20 .delay (10,10,10) L_0x1cc5c20/d;
L_0x1cc5d30/d .functor NAND 1, L_0x1cc5c20, L_0x1cc5a80, C4<1>, C4<1>;
L_0x1cc5d30 .delay (20,20,20) L_0x1cc5d30/d;
L_0x1cc5e90/d .functor NOT 1, L_0x1cc5d30, C4<0>, C4<0>, C4<0>;
L_0x1cc5e90 .delay (10,10,10) L_0x1cc5e90/d;
v0x1bdec60_0 .alias "a", 0 0, v0x1be0240_0;
v0x1bded00_0 .alias "b", 0 0, v0x1be0520_0;
v0x1bdeda0_0 .net "nand_ab", 0 0, L_0x1cc5a80; 1 drivers
v0x1bdee40_0 .net "nor_ab", 0 0, L_0x1cc5b40; 1 drivers
v0x1bdeec0_0 .net "nxor_ab", 0 0, L_0x1cc5d30; 1 drivers
v0x1bdef60_0 .net "or_ab", 0 0, L_0x1cc5c20; 1 drivers
v0x1bdf040_0 .alias "result", 0 0, v0x1bdf320_0;
S_0x1bde5d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bde4e0;
 .timescale 0 0;
L_0x1cc5fa0/d .functor NAND 1, L_0x1cc5e90, L_0x1ccadf0, C4<1>, C4<1>;
L_0x1cc5fa0 .delay (20,20,20) L_0x1cc5fa0/d;
L_0x1cc60f0/d .functor NOR 1, L_0x1cc5e90, L_0x1ccadf0, C4<0>, C4<0>;
L_0x1cc60f0 .delay (20,20,20) L_0x1cc60f0/d;
L_0x1cc6260/d .functor NOT 1, L_0x1cc60f0, C4<0>, C4<0>, C4<0>;
L_0x1cc6260 .delay (10,10,10) L_0x1cc6260/d;
L_0x1cc6320/d .functor NAND 1, L_0x1cc6260, L_0x1cc5fa0, C4<1>, C4<1>;
L_0x1cc6320 .delay (20,20,20) L_0x1cc6320/d;
L_0x1cc6430/d .functor NOT 1, L_0x1cc6320, C4<0>, C4<0>, C4<0>;
L_0x1cc6430 .delay (10,10,10) L_0x1cc6430/d;
v0x1bde6c0_0 .alias "a", 0 0, v0x1bdf320_0;
v0x1bde760_0 .alias "b", 0 0, v0x1bdffa0_0;
v0x1bde800_0 .net "nand_ab", 0 0, L_0x1cc5fa0; 1 drivers
v0x1bde8a0_0 .net "nor_ab", 0 0, L_0x1cc60f0; 1 drivers
v0x1bde920_0 .net "nxor_ab", 0 0, L_0x1cc6320; 1 drivers
v0x1bde9c0_0 .net "or_ab", 0 0, L_0x1cc6260; 1 drivers
v0x1bdeaa0_0 .alias "result", 0 0, v0x1be0600_0;
S_0x1bddf90 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bda250;
 .timescale 0 0;
L_0x1cc6c90/d .functor NAND 1, L_0x1cc55b0, L_0x1cc5650, C4<1>, C4<1>;
L_0x1cc6c90 .delay (20,20,20) L_0x1cc6c90/d;
L_0x1cc6d50/d .functor NOR 1, L_0x1cc55b0, L_0x1cc5650, C4<0>, C4<0>;
L_0x1cc6d50 .delay (20,20,20) L_0x1cc6d50/d;
L_0x1cc6ee0/d .functor NOT 1, L_0x1cc6d50, C4<0>, C4<0>, C4<0>;
L_0x1cc6ee0 .delay (10,10,10) L_0x1cc6ee0/d;
L_0x1cc6fd0/d .functor NAND 1, L_0x1cc6ee0, L_0x1cc6c90, C4<1>, C4<1>;
L_0x1cc6fd0 .delay (20,20,20) L_0x1cc6fd0/d;
L_0x1cc7130/d .functor NOT 1, L_0x1cc6fd0, C4<0>, C4<0>, C4<0>;
L_0x1cc7130 .delay (10,10,10) L_0x1cc7130/d;
v0x1bde080_0 .alias "a", 0 0, v0x1be0240_0;
v0x1bde100_0 .alias "b", 0 0, v0x1be02c0_0;
v0x1bde1d0_0 .net "nand_ab", 0 0, L_0x1cc6c90; 1 drivers
v0x1bde250_0 .net "nor_ab", 0 0, L_0x1cc6d50; 1 drivers
v0x1bde2d0_0 .net "nxor_ab", 0 0, L_0x1cc6fd0; 1 drivers
v0x1bde350_0 .net "or_ab", 0 0, L_0x1cc6ee0; 1 drivers
v0x1bde410_0 .alias "result", 0 0, v0x1be09a0_0;
S_0x1bdd3a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bda250;
 .timescale 0 0;
L_0x1cc7280/d .functor NAND 1, L_0x1cc55b0, L_0x1cc5650, C4<1>, C4<1>;
L_0x1cc7280 .delay (20,20,20) L_0x1cc7280/d;
L_0x1cc73b0/d .functor NOT 1, L_0x1cc7280, C4<0>, C4<0>, C4<0>;
L_0x1cc73b0 .delay (10,10,10) L_0x1cc73b0/d;
v0x1bddc10_0 .alias "a", 0 0, v0x1be0240_0;
v0x1bddcb0_0 .net "and_ab", 0 0, L_0x1cc73b0; 1 drivers
v0x1bddd30_0 .alias "b", 0 0, v0x1be02c0_0;
v0x1bdddb0_0 .net "nand_ab", 0 0, L_0x1cc7280; 1 drivers
v0x1bdde90_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bddf10_0 .alias "result", 0 0, v0x1be0710_0;
S_0x1bdd490 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bdd3a0;
 .timescale 0 0;
L_0x1cc7500/d .functor NAND 1, L_0x1cc73b0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cc7500 .delay (20,20,20) L_0x1cc7500/d;
L_0x1cc75c0/d .functor NOT 1, L_0x1cc7500, C4<0>, C4<0>, C4<0>;
L_0x1cc75c0 .delay (10,10,10) L_0x1cc75c0/d;
L_0x1cc76f0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cc76f0 .delay (10,10,10) L_0x1cc76f0/d;
L_0x1cc77b0/d .functor NAND 1, L_0x1cc7280, L_0x1cc76f0, C4<1>, C4<1>;
L_0x1cc77b0 .delay (20,20,20) L_0x1cc77b0/d;
L_0x1cc7900/d .functor NOT 1, L_0x1cc77b0, C4<0>, C4<0>, C4<0>;
L_0x1cc7900 .delay (10,10,10) L_0x1cc7900/d;
L_0x1cc79f0/d .functor NOR 1, L_0x1cc7900, L_0x1cc75c0, C4<0>, C4<0>;
L_0x1cc79f0 .delay (20,20,20) L_0x1cc79f0/d;
L_0x1cc7b90/d .functor NOT 1, L_0x1cc79f0, C4<0>, C4<0>, C4<0>;
L_0x1cc7b90 .delay (10,10,10) L_0x1cc7b90/d;
v0x1bdd580_0 .net "and_in0ncom", 0 0, L_0x1cc7900; 1 drivers
v0x1bdd600_0 .net "and_in1com", 0 0, L_0x1cc75c0; 1 drivers
v0x1bdd680_0 .alias "in0", 0 0, v0x1bdddb0_0;
v0x1bdd720_0 .alias "in1", 0 0, v0x1bddcb0_0;
v0x1bdd7a0_0 .net "nand_in0ncom", 0 0, L_0x1cc77b0; 1 drivers
v0x1bdd840_0 .net "nand_in1com", 0 0, L_0x1cc7500; 1 drivers
v0x1bdd920_0 .net "ncom", 0 0, L_0x1cc76f0; 1 drivers
v0x1bdd9c0_0 .net "nor_wire", 0 0, L_0x1cc79f0; 1 drivers
v0x1bdda60_0 .alias "result", 0 0, v0x1be0710_0;
v0x1bddb30_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bdc900 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bda250;
 .timescale 0 0;
L_0x1cc7cc0/d .functor NOR 1, L_0x1cc55b0, L_0x1cc5650, C4<0>, C4<0>;
L_0x1cc7cc0 .delay (20,20,20) L_0x1cc7cc0/d;
L_0x1cc7df0/d .functor NOT 1, L_0x1cc7cc0, C4<0>, C4<0>, C4<0>;
L_0x1cc7df0 .delay (10,10,10) L_0x1cc7df0/d;
v0x1bdd080_0 .alias "a", 0 0, v0x1be0240_0;
v0x1bdd100_0 .alias "b", 0 0, v0x1be02c0_0;
v0x1bdd1a0_0 .net "nor_ab", 0 0, L_0x1cc7cc0; 1 drivers
v0x1bdd220_0 .net "or_ab", 0 0, L_0x1cc7df0; 1 drivers
v0x1bdd2a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bdd320_0 .alias "result", 0 0, v0x1be0890_0;
S_0x1bdc9f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bdc900;
 .timescale 0 0;
L_0x1cc7f40/d .functor NAND 1, L_0x1cc7df0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cc7f40 .delay (20,20,20) L_0x1cc7f40/d;
L_0x1cc8000/d .functor NOT 1, L_0x1cc7f40, C4<0>, C4<0>, C4<0>;
L_0x1cc8000 .delay (10,10,10) L_0x1cc8000/d;
L_0x1cc8130/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cc8130 .delay (10,10,10) L_0x1cc8130/d;
L_0x1cc81f0/d .functor NAND 1, L_0x1cc7cc0, L_0x1cc8130, C4<1>, C4<1>;
L_0x1cc81f0 .delay (20,20,20) L_0x1cc81f0/d;
L_0x1cc8340/d .functor NOT 1, L_0x1cc81f0, C4<0>, C4<0>, C4<0>;
L_0x1cc8340 .delay (10,10,10) L_0x1cc8340/d;
L_0x1cc8430/d .functor NOR 1, L_0x1cc8340, L_0x1cc8000, C4<0>, C4<0>;
L_0x1cc8430 .delay (20,20,20) L_0x1cc8430/d;
L_0x1cc85d0/d .functor NOT 1, L_0x1cc8430, C4<0>, C4<0>, C4<0>;
L_0x1cc85d0 .delay (10,10,10) L_0x1cc85d0/d;
v0x1bdcae0_0 .net "and_in0ncom", 0 0, L_0x1cc8340; 1 drivers
v0x1bdcb60_0 .net "and_in1com", 0 0, L_0x1cc8000; 1 drivers
v0x1bdcbe0_0 .alias "in0", 0 0, v0x1bdd1a0_0;
v0x1bdcc60_0 .alias "in1", 0 0, v0x1bdd220_0;
v0x1bdcce0_0 .net "nand_in0ncom", 0 0, L_0x1cc81f0; 1 drivers
v0x1bdcd60_0 .net "nand_in1com", 0 0, L_0x1cc7f40; 1 drivers
v0x1bdcde0_0 .net "ncom", 0 0, L_0x1cc8130; 1 drivers
v0x1bdce60_0 .net "nor_wire", 0 0, L_0x1cc8430; 1 drivers
v0x1bdcf30_0 .alias "result", 0 0, v0x1be0890_0;
v0x1bdd000_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bda340 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bda250;
 .timescale 0 0;
v0x1bdc150_0 .alias "in0", 0 0, v0x1be0600_0;
v0x1bdc200_0 .alias "in1", 0 0, v0x1be09a0_0;
v0x1bdc2b0_0 .alias "in2", 0 0, v0x1be0710_0;
v0x1bdc360_0 .alias "in3", 0 0, v0x1be0890_0;
v0x1bdc440_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bdc4f0_0 .alias "result", 0 0, v0x1be0450_0;
v0x1bdc570_0 .net "sel0", 0 0, L_0x1cca6f0; 1 drivers
v0x1bdc5f0_0 .net "sel1", 0 0, L_0x1cca790; 1 drivers
v0x1bdc670_0 .net "sel2", 0 0, L_0x1cca8c0; 1 drivers
v0x1bdc720_0 .net "w0", 0 0, L_0x1cc8d90; 1 drivers
v0x1bdc800_0 .net "w1", 0 0, L_0x1cc9510; 1 drivers
v0x1bdc880_0 .net "w2", 0 0, L_0x1cc9d60; 1 drivers
S_0x1bdba00 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bda340;
 .timescale 0 0;
L_0x1cc8700/d .functor NAND 1, L_0x1cc7130, L_0x1cca6f0, C4<1>, C4<1>;
L_0x1cc8700 .delay (20,20,20) L_0x1cc8700/d;
L_0x1cc87c0/d .functor NOT 1, L_0x1cc8700, C4<0>, C4<0>, C4<0>;
L_0x1cc87c0 .delay (10,10,10) L_0x1cc87c0/d;
L_0x1cc88f0/d .functor NOT 1, L_0x1cca6f0, C4<0>, C4<0>, C4<0>;
L_0x1cc88f0 .delay (10,10,10) L_0x1cc88f0/d;
L_0x1cc8a40/d .functor NAND 1, L_0x1cc6430, L_0x1cc88f0, C4<1>, C4<1>;
L_0x1cc8a40 .delay (20,20,20) L_0x1cc8a40/d;
L_0x1cc8b00/d .functor NOT 1, L_0x1cc8a40, C4<0>, C4<0>, C4<0>;
L_0x1cc8b00 .delay (10,10,10) L_0x1cc8b00/d;
L_0x1cc8bf0/d .functor NOR 1, L_0x1cc8b00, L_0x1cc87c0, C4<0>, C4<0>;
L_0x1cc8bf0 .delay (20,20,20) L_0x1cc8bf0/d;
L_0x1cc8d90/d .functor NOT 1, L_0x1cc8bf0, C4<0>, C4<0>, C4<0>;
L_0x1cc8d90 .delay (10,10,10) L_0x1cc8d90/d;
v0x1bdbaf0_0 .net "and_in0ncom", 0 0, L_0x1cc8b00; 1 drivers
v0x1bdbbb0_0 .net "and_in1com", 0 0, L_0x1cc87c0; 1 drivers
v0x1bdbc50_0 .alias "in0", 0 0, v0x1be0600_0;
v0x1bdbcf0_0 .alias "in1", 0 0, v0x1be09a0_0;
v0x1bdbd70_0 .net "nand_in0ncom", 0 0, L_0x1cc8a40; 1 drivers
v0x1bdbe10_0 .net "nand_in1com", 0 0, L_0x1cc8700; 1 drivers
v0x1bdbeb0_0 .net "ncom", 0 0, L_0x1cc88f0; 1 drivers
v0x1bdbf50_0 .net "nor_wire", 0 0, L_0x1cc8bf0; 1 drivers
v0x1bdbff0_0 .alias "result", 0 0, v0x1bdc720_0;
v0x1bdc070_0 .alias "sel0", 0 0, v0x1bdc570_0;
S_0x1bdb2b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bda340;
 .timescale 0 0;
L_0x1cc8ec0/d .functor NAND 1, L_0x1cc85d0, L_0x1cca6f0, C4<1>, C4<1>;
L_0x1cc8ec0 .delay (20,20,20) L_0x1cc8ec0/d;
L_0x1cc8f80/d .functor NOT 1, L_0x1cc8ec0, C4<0>, C4<0>, C4<0>;
L_0x1cc8f80 .delay (10,10,10) L_0x1cc8f80/d;
L_0x1cc90b0/d .functor NOT 1, L_0x1cca6f0, C4<0>, C4<0>, C4<0>;
L_0x1cc90b0 .delay (10,10,10) L_0x1cc90b0/d;
L_0x1cc9170/d .functor NAND 1, L_0x1cc7b90, L_0x1cc90b0, C4<1>, C4<1>;
L_0x1cc9170 .delay (20,20,20) L_0x1cc9170/d;
L_0x1cc9280/d .functor NOT 1, L_0x1cc9170, C4<0>, C4<0>, C4<0>;
L_0x1cc9280 .delay (10,10,10) L_0x1cc9280/d;
L_0x1cc9370/d .functor NOR 1, L_0x1cc9280, L_0x1cc8f80, C4<0>, C4<0>;
L_0x1cc9370 .delay (20,20,20) L_0x1cc9370/d;
L_0x1cc9510/d .functor NOT 1, L_0x1cc9370, C4<0>, C4<0>, C4<0>;
L_0x1cc9510 .delay (10,10,10) L_0x1cc9510/d;
v0x1bdb3a0_0 .net "and_in0ncom", 0 0, L_0x1cc9280; 1 drivers
v0x1bdb460_0 .net "and_in1com", 0 0, L_0x1cc8f80; 1 drivers
v0x1bdb500_0 .alias "in0", 0 0, v0x1be0710_0;
v0x1bdb5a0_0 .alias "in1", 0 0, v0x1be0890_0;
v0x1bdb620_0 .net "nand_in0ncom", 0 0, L_0x1cc9170; 1 drivers
v0x1bdb6c0_0 .net "nand_in1com", 0 0, L_0x1cc8ec0; 1 drivers
v0x1bdb760_0 .net "ncom", 0 0, L_0x1cc90b0; 1 drivers
v0x1bdb800_0 .net "nor_wire", 0 0, L_0x1cc9370; 1 drivers
v0x1bdb8a0_0 .alias "result", 0 0, v0x1bdc800_0;
v0x1bdb920_0 .alias "sel0", 0 0, v0x1bdc570_0;
S_0x1bdab60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bda340;
 .timescale 0 0;
L_0x1cc9640/d .functor NAND 1, L_0x1cc9510, L_0x1cca790, C4<1>, C4<1>;
L_0x1cc9640 .delay (20,20,20) L_0x1cc9640/d;
L_0x1cc9790/d .functor NOT 1, L_0x1cc9640, C4<0>, C4<0>, C4<0>;
L_0x1cc9790 .delay (10,10,10) L_0x1cc9790/d;
L_0x1cc98c0/d .functor NOT 1, L_0x1cca790, C4<0>, C4<0>, C4<0>;
L_0x1cc98c0 .delay (10,10,10) L_0x1cc98c0/d;
L_0x1cc9980/d .functor NAND 1, L_0x1cc8d90, L_0x1cc98c0, C4<1>, C4<1>;
L_0x1cc9980 .delay (20,20,20) L_0x1cc9980/d;
L_0x1cc9ad0/d .functor NOT 1, L_0x1cc9980, C4<0>, C4<0>, C4<0>;
L_0x1cc9ad0 .delay (10,10,10) L_0x1cc9ad0/d;
L_0x1cc9bc0/d .functor NOR 1, L_0x1cc9ad0, L_0x1cc9790, C4<0>, C4<0>;
L_0x1cc9bc0 .delay (20,20,20) L_0x1cc9bc0/d;
L_0x1cc9d60/d .functor NOT 1, L_0x1cc9bc0, C4<0>, C4<0>, C4<0>;
L_0x1cc9d60 .delay (10,10,10) L_0x1cc9d60/d;
v0x1bdac50_0 .net "and_in0ncom", 0 0, L_0x1cc9ad0; 1 drivers
v0x1bdad10_0 .net "and_in1com", 0 0, L_0x1cc9790; 1 drivers
v0x1bdadb0_0 .alias "in0", 0 0, v0x1bdc720_0;
v0x1bdae50_0 .alias "in1", 0 0, v0x1bdc800_0;
v0x1bdaed0_0 .net "nand_in0ncom", 0 0, L_0x1cc9980; 1 drivers
v0x1bdaf70_0 .net "nand_in1com", 0 0, L_0x1cc9640; 1 drivers
v0x1bdb010_0 .net "ncom", 0 0, L_0x1cc98c0; 1 drivers
v0x1bdb0b0_0 .net "nor_wire", 0 0, L_0x1cc9bc0; 1 drivers
v0x1bdb150_0 .alias "result", 0 0, v0x1bdc880_0;
v0x1bdb1d0_0 .alias "sel0", 0 0, v0x1bdc5f0_0;
S_0x1bda430 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bda340;
 .timescale 0 0;
L_0x1cc9e90/d .functor NAND 1, C4<0>, L_0x1cca8c0, C4<1>, C4<1>;
L_0x1cc9e90 .delay (20,20,20) L_0x1cc9e90/d;
L_0x1cc9ff0/d .functor NOT 1, L_0x1cc9e90, C4<0>, C4<0>, C4<0>;
L_0x1cc9ff0 .delay (10,10,10) L_0x1cc9ff0/d;
L_0x1cca120/d .functor NOT 1, L_0x1cca8c0, C4<0>, C4<0>, C4<0>;
L_0x1cca120 .delay (10,10,10) L_0x1cca120/d;
L_0x1cca1e0/d .functor NAND 1, L_0x1cc9d60, L_0x1cca120, C4<1>, C4<1>;
L_0x1cca1e0 .delay (20,20,20) L_0x1cca1e0/d;
L_0x1cca330/d .functor NOT 1, L_0x1cca1e0, C4<0>, C4<0>, C4<0>;
L_0x1cca330 .delay (10,10,10) L_0x1cca330/d;
L_0x1cca420/d .functor NOR 1, L_0x1cca330, L_0x1cc9ff0, C4<0>, C4<0>;
L_0x1cca420 .delay (20,20,20) L_0x1cca420/d;
L_0x1cca5c0/d .functor NOT 1, L_0x1cca420, C4<0>, C4<0>, C4<0>;
L_0x1cca5c0 .delay (10,10,10) L_0x1cca5c0/d;
v0x1bda520_0 .net "and_in0ncom", 0 0, L_0x1cca330; 1 drivers
v0x1bda5a0_0 .net "and_in1com", 0 0, L_0x1cc9ff0; 1 drivers
v0x1bda640_0 .alias "in0", 0 0, v0x1bdc880_0;
v0x1bda6e0_0 .alias "in1", 0 0, v0x1bdc440_0;
v0x1bda760_0 .net "nand_in0ncom", 0 0, L_0x1cca1e0; 1 drivers
v0x1bda800_0 .net "nand_in1com", 0 0, L_0x1cc9e90; 1 drivers
v0x1bda8e0_0 .net "ncom", 0 0, L_0x1cca120; 1 drivers
v0x1bda980_0 .net "nor_wire", 0 0, L_0x1cca420; 1 drivers
v0x1bdaa20_0 .alias "result", 0 0, v0x1be0450_0;
v0x1bdaac0_0 .alias "sel0", 0 0, v0x1bdc670_0;
S_0x1bd3710 .scope generate, "ALU32[17]" "ALU32[17]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bd24e8 .param/l "i" 2 65, +C4<010001>;
S_0x1bd3840 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bd3710;
 .timescale 0 0;
L_0x1bdde30/d .functor NOT 1, L_0x1ccb340, C4<0>, C4<0>, C4<0>;
L_0x1bdde30 .delay (10,10,10) L_0x1bdde30/d;
v0x1bd9620_0 .net "carryin", 0 0, L_0x1ccb3e0; 1 drivers
v0x1bd96c0_0 .net "carryout", 0 0, L_0x1ccc640; 1 drivers
v0x1bd9740_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bd97c0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bd9840_0 .net "notB", 0 0, L_0x1bdde30; 1 drivers
v0x1bd98c0_0 .net "operandA", 0 0, L_0x1ccb2a0; 1 drivers
v0x1bd9940_0 .net "operandB", 0 0, L_0x1ccb340; 1 drivers
v0x1bd9a50_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bd9ad0_0 .net "result", 0 0, L_0x1cd0150; 1 drivers
v0x1bd9ba0_0 .net "trueB", 0 0, L_0x1ccb570; 1 drivers
v0x1bd9c80_0 .net "wAddSub", 0 0, L_0x1ccbf70; 1 drivers
v0x1bd9d90_0 .net "wNandAnd", 0 0, L_0x1ccd700; 1 drivers
v0x1bd9f10_0 .net "wNorOr", 0 0, L_0x1cce140; 1 drivers
v0x1bda020_0 .net "wXor", 0 0, L_0x1cccca0; 1 drivers
L_0x1cd0280 .part v0x1c53f70_0, 0, 1;
L_0x1cd0320 .part v0x1c53f70_0, 1, 1;
L_0x1cd0450 .part v0x1c53f70_0, 2, 1;
S_0x1bd8ea0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bd3840;
 .timescale 0 0;
L_0x1bdc3e0/d .functor NAND 1, L_0x1bdde30, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1bdc3e0 .delay (20,20,20) L_0x1bdc3e0/d;
L_0x1be47b0/d .functor NOT 1, L_0x1bdc3e0, C4<0>, C4<0>, C4<0>;
L_0x1be47b0 .delay (10,10,10) L_0x1be47b0/d;
L_0x1c9ce70/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9ce70 .delay (10,10,10) L_0x1c9ce70/d;
L_0x1c9cf30/d .functor NAND 1, L_0x1ccb340, L_0x1c9ce70, C4<1>, C4<1>;
L_0x1c9cf30 .delay (20,20,20) L_0x1c9cf30/d;
L_0x1ccab70/d .functor NOT 1, L_0x1c9cf30, C4<0>, C4<0>, C4<0>;
L_0x1ccab70 .delay (10,10,10) L_0x1ccab70/d;
L_0x1ccac60/d .functor NOR 1, L_0x1ccab70, L_0x1be47b0, C4<0>, C4<0>;
L_0x1ccac60 .delay (20,20,20) L_0x1ccac60/d;
L_0x1ccb570/d .functor NOT 1, L_0x1ccac60, C4<0>, C4<0>, C4<0>;
L_0x1ccb570 .delay (10,10,10) L_0x1ccb570/d;
v0x1bd8f90_0 .net "and_in0ncom", 0 0, L_0x1ccab70; 1 drivers
v0x1bd9050_0 .net "and_in1com", 0 0, L_0x1be47b0; 1 drivers
v0x1bd90f0_0 .alias "in0", 0 0, v0x1bd9940_0;
v0x1bd9170_0 .alias "in1", 0 0, v0x1bd9840_0;
v0x1bd91f0_0 .net "nand_in0ncom", 0 0, L_0x1c9cf30; 1 drivers
v0x1bd9290_0 .net "nand_in1com", 0 0, L_0x1bdc3e0; 1 drivers
v0x1bd9330_0 .net "ncom", 0 0, L_0x1c9ce70; 1 drivers
v0x1bd93d0_0 .net "nor_wire", 0 0, L_0x1ccac60; 1 drivers
v0x1bd9470_0 .alias "result", 0 0, v0x1bd9ba0_0;
v0x1bd9540_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bd7b60 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bd3840;
 .timescale 0 0;
L_0x1ccc080/d .functor NAND 1, L_0x1ccb2a0, L_0x1ccb570, C4<1>, C4<1>;
L_0x1ccc080 .delay (20,20,20) L_0x1ccc080/d;
L_0x1ccc1f0/d .functor NOT 1, L_0x1ccc080, C4<0>, C4<0>, C4<0>;
L_0x1ccc1f0 .delay (10,10,10) L_0x1ccc1f0/d;
L_0x1ccc300/d .functor NAND 1, L_0x1ccb3e0, L_0x1ccba10, C4<1>, C4<1>;
L_0x1ccc300 .delay (20,20,20) L_0x1ccc300/d;
L_0x1ccc3c0/d .functor NOT 1, L_0x1ccc300, C4<0>, C4<0>, C4<0>;
L_0x1ccc3c0 .delay (10,10,10) L_0x1ccc3c0/d;
L_0x1ccc4d0/d .functor NOR 1, L_0x1ccc3c0, L_0x1ccc1f0, C4<0>, C4<0>;
L_0x1ccc4d0 .delay (20,20,20) L_0x1ccc4d0/d;
L_0x1ccc640/d .functor NOT 1, L_0x1ccc4d0, C4<0>, C4<0>, C4<0>;
L_0x1ccc640 .delay (10,10,10) L_0x1ccc640/d;
v0x1bd8740_0 .net "And_AB", 0 0, L_0x1ccc1f0; 1 drivers
v0x1bd87e0_0 .net "And_XorAB_C", 0 0, L_0x1ccc3c0; 1 drivers
v0x1bd8880_0 .net "Nand_AB", 0 0, L_0x1ccc080; 1 drivers
v0x1bd8920_0 .net "Nand_XorAB_C", 0 0, L_0x1ccc300; 1 drivers
v0x1bd89a0_0 .net "Xor_AB", 0 0, L_0x1ccba10; 1 drivers
v0x1bd8a70_0 .alias "a", 0 0, v0x1bd98c0_0;
v0x1bd8bc0_0 .alias "b", 0 0, v0x1bd9ba0_0;
v0x1bd8c40_0 .alias "carryin", 0 0, v0x1bd9620_0;
v0x1bd8cc0_0 .alias "carryout", 0 0, v0x1bd96c0_0;
v0x1bd8d40_0 .net "nco", 0 0, L_0x1ccc4d0; 1 drivers
v0x1bd8e20_0 .alias "sum", 0 0, v0x1bd9c80_0;
S_0x1bd81f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bd7b60;
 .timescale 0 0;
L_0x1ccb6a0/d .functor NAND 1, L_0x1ccb2a0, L_0x1ccb570, C4<1>, C4<1>;
L_0x1ccb6a0 .delay (20,20,20) L_0x1ccb6a0/d;
L_0x1ccb740/d .functor NOR 1, L_0x1ccb2a0, L_0x1ccb570, C4<0>, C4<0>;
L_0x1ccb740 .delay (20,20,20) L_0x1ccb740/d;
L_0x1ccb7e0/d .functor NOT 1, L_0x1ccb740, C4<0>, C4<0>, C4<0>;
L_0x1ccb7e0 .delay (10,10,10) L_0x1ccb7e0/d;
L_0x1ccb8d0/d .functor NAND 1, L_0x1ccb7e0, L_0x1ccb6a0, C4<1>, C4<1>;
L_0x1ccb8d0 .delay (20,20,20) L_0x1ccb8d0/d;
L_0x1ccba10/d .functor NOT 1, L_0x1ccb8d0, C4<0>, C4<0>, C4<0>;
L_0x1ccba10 .delay (10,10,10) L_0x1ccba10/d;
v0x1bd82e0_0 .alias "a", 0 0, v0x1bd98c0_0;
v0x1bd8380_0 .alias "b", 0 0, v0x1bd9ba0_0;
v0x1bd8420_0 .net "nand_ab", 0 0, L_0x1ccb6a0; 1 drivers
v0x1bd84c0_0 .net "nor_ab", 0 0, L_0x1ccb740; 1 drivers
v0x1bd8540_0 .net "nxor_ab", 0 0, L_0x1ccb8d0; 1 drivers
v0x1bd85e0_0 .net "or_ab", 0 0, L_0x1ccb7e0; 1 drivers
v0x1bd86c0_0 .alias "result", 0 0, v0x1bd89a0_0;
S_0x1bd7c50 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bd7b60;
 .timescale 0 0;
L_0x1ccbb00/d .functor NAND 1, L_0x1ccba10, L_0x1ccb3e0, C4<1>, C4<1>;
L_0x1ccbb00 .delay (20,20,20) L_0x1ccbb00/d;
L_0x1ccbc30/d .functor NOR 1, L_0x1ccba10, L_0x1ccb3e0, C4<0>, C4<0>;
L_0x1ccbc30 .delay (20,20,20) L_0x1ccbc30/d;
L_0x1ccbda0/d .functor NOT 1, L_0x1ccbc30, C4<0>, C4<0>, C4<0>;
L_0x1ccbda0 .delay (10,10,10) L_0x1ccbda0/d;
L_0x1ccbe60/d .functor NAND 1, L_0x1ccbda0, L_0x1ccbb00, C4<1>, C4<1>;
L_0x1ccbe60 .delay (20,20,20) L_0x1ccbe60/d;
L_0x1ccbf70/d .functor NOT 1, L_0x1ccbe60, C4<0>, C4<0>, C4<0>;
L_0x1ccbf70 .delay (10,10,10) L_0x1ccbf70/d;
v0x1bd7d40_0 .alias "a", 0 0, v0x1bd89a0_0;
v0x1bd7de0_0 .alias "b", 0 0, v0x1bd9620_0;
v0x1bd7e80_0 .net "nand_ab", 0 0, L_0x1ccbb00; 1 drivers
v0x1bd7f20_0 .net "nor_ab", 0 0, L_0x1ccbc30; 1 drivers
v0x1bd7fa0_0 .net "nxor_ab", 0 0, L_0x1ccbe60; 1 drivers
v0x1bd8040_0 .net "or_ab", 0 0, L_0x1ccbda0; 1 drivers
v0x1bd8120_0 .alias "result", 0 0, v0x1bd9c80_0;
S_0x1bd7610 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bd3840;
 .timescale 0 0;
L_0x1ccc800/d .functor NAND 1, L_0x1ccb2a0, L_0x1ccb340, C4<1>, C4<1>;
L_0x1ccc800 .delay (20,20,20) L_0x1ccc800/d;
L_0x1ccc8c0/d .functor NOR 1, L_0x1ccb2a0, L_0x1ccb340, C4<0>, C4<0>;
L_0x1ccc8c0 .delay (20,20,20) L_0x1ccc8c0/d;
L_0x1ccca50/d .functor NOT 1, L_0x1ccc8c0, C4<0>, C4<0>, C4<0>;
L_0x1ccca50 .delay (10,10,10) L_0x1ccca50/d;
L_0x1cccb40/d .functor NAND 1, L_0x1ccca50, L_0x1ccc800, C4<1>, C4<1>;
L_0x1cccb40 .delay (20,20,20) L_0x1cccb40/d;
L_0x1cccca0/d .functor NOT 1, L_0x1cccb40, C4<0>, C4<0>, C4<0>;
L_0x1cccca0 .delay (10,10,10) L_0x1cccca0/d;
v0x1bd7700_0 .alias "a", 0 0, v0x1bd98c0_0;
v0x1bd7780_0 .alias "b", 0 0, v0x1bd9940_0;
v0x1bd7850_0 .net "nand_ab", 0 0, L_0x1ccc800; 1 drivers
v0x1bd78d0_0 .net "nor_ab", 0 0, L_0x1ccc8c0; 1 drivers
v0x1bd7950_0 .net "nxor_ab", 0 0, L_0x1cccb40; 1 drivers
v0x1bd79d0_0 .net "or_ab", 0 0, L_0x1ccca50; 1 drivers
v0x1bd7a90_0 .alias "result", 0 0, v0x1bda020_0;
S_0x1bd6a20 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bd3840;
 .timescale 0 0;
L_0x1cccdf0/d .functor NAND 1, L_0x1ccb2a0, L_0x1ccb340, C4<1>, C4<1>;
L_0x1cccdf0 .delay (20,20,20) L_0x1cccdf0/d;
L_0x1cccf20/d .functor NOT 1, L_0x1cccdf0, C4<0>, C4<0>, C4<0>;
L_0x1cccf20 .delay (10,10,10) L_0x1cccf20/d;
v0x1bd7290_0 .alias "a", 0 0, v0x1bd98c0_0;
v0x1bd7330_0 .net "and_ab", 0 0, L_0x1cccf20; 1 drivers
v0x1bd73b0_0 .alias "b", 0 0, v0x1bd9940_0;
v0x1bd7430_0 .net "nand_ab", 0 0, L_0x1cccdf0; 1 drivers
v0x1bd7510_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bd7590_0 .alias "result", 0 0, v0x1bd9d90_0;
S_0x1bd6b10 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bd6a20;
 .timescale 0 0;
L_0x1ccd070/d .functor NAND 1, L_0x1cccf20, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ccd070 .delay (20,20,20) L_0x1ccd070/d;
L_0x1ccd130/d .functor NOT 1, L_0x1ccd070, C4<0>, C4<0>, C4<0>;
L_0x1ccd130 .delay (10,10,10) L_0x1ccd130/d;
L_0x1ccd260/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ccd260 .delay (10,10,10) L_0x1ccd260/d;
L_0x1ccd320/d .functor NAND 1, L_0x1cccdf0, L_0x1ccd260, C4<1>, C4<1>;
L_0x1ccd320 .delay (20,20,20) L_0x1ccd320/d;
L_0x1ccd470/d .functor NOT 1, L_0x1ccd320, C4<0>, C4<0>, C4<0>;
L_0x1ccd470 .delay (10,10,10) L_0x1ccd470/d;
L_0x1ccd560/d .functor NOR 1, L_0x1ccd470, L_0x1ccd130, C4<0>, C4<0>;
L_0x1ccd560 .delay (20,20,20) L_0x1ccd560/d;
L_0x1ccd700/d .functor NOT 1, L_0x1ccd560, C4<0>, C4<0>, C4<0>;
L_0x1ccd700 .delay (10,10,10) L_0x1ccd700/d;
v0x1bd6c00_0 .net "and_in0ncom", 0 0, L_0x1ccd470; 1 drivers
v0x1bd6c80_0 .net "and_in1com", 0 0, L_0x1ccd130; 1 drivers
v0x1bd6d00_0 .alias "in0", 0 0, v0x1bd7430_0;
v0x1bd6da0_0 .alias "in1", 0 0, v0x1bd7330_0;
v0x1bd6e20_0 .net "nand_in0ncom", 0 0, L_0x1ccd320; 1 drivers
v0x1bd6ec0_0 .net "nand_in1com", 0 0, L_0x1ccd070; 1 drivers
v0x1bd6fa0_0 .net "ncom", 0 0, L_0x1ccd260; 1 drivers
v0x1bd7040_0 .net "nor_wire", 0 0, L_0x1ccd560; 1 drivers
v0x1bd70e0_0 .alias "result", 0 0, v0x1bd9d90_0;
v0x1bd71b0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bd5fd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bd3840;
 .timescale 0 0;
L_0x1ccd830/d .functor NOR 1, L_0x1ccb2a0, L_0x1ccb340, C4<0>, C4<0>;
L_0x1ccd830 .delay (20,20,20) L_0x1ccd830/d;
L_0x1ccd960/d .functor NOT 1, L_0x1ccd830, C4<0>, C4<0>, C4<0>;
L_0x1ccd960 .delay (10,10,10) L_0x1ccd960/d;
v0x1bd6700_0 .alias "a", 0 0, v0x1bd98c0_0;
v0x1bd6780_0 .alias "b", 0 0, v0x1bd9940_0;
v0x1bd6820_0 .net "nor_ab", 0 0, L_0x1ccd830; 1 drivers
v0x1bd68a0_0 .net "or_ab", 0 0, L_0x1ccd960; 1 drivers
v0x1bd6920_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bd69a0_0 .alias "result", 0 0, v0x1bd9f10_0;
S_0x1bd60c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bd5fd0;
 .timescale 0 0;
L_0x1ccdab0/d .functor NAND 1, L_0x1ccd960, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ccdab0 .delay (20,20,20) L_0x1ccdab0/d;
L_0x1ccdb70/d .functor NOT 1, L_0x1ccdab0, C4<0>, C4<0>, C4<0>;
L_0x1ccdb70 .delay (10,10,10) L_0x1ccdb70/d;
L_0x1ccdca0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ccdca0 .delay (10,10,10) L_0x1ccdca0/d;
L_0x1ccdd60/d .functor NAND 1, L_0x1ccd830, L_0x1ccdca0, C4<1>, C4<1>;
L_0x1ccdd60 .delay (20,20,20) L_0x1ccdd60/d;
L_0x1ccdeb0/d .functor NOT 1, L_0x1ccdd60, C4<0>, C4<0>, C4<0>;
L_0x1ccdeb0 .delay (10,10,10) L_0x1ccdeb0/d;
L_0x1ccdfa0/d .functor NOR 1, L_0x1ccdeb0, L_0x1ccdb70, C4<0>, C4<0>;
L_0x1ccdfa0 .delay (20,20,20) L_0x1ccdfa0/d;
L_0x1cce140/d .functor NOT 1, L_0x1ccdfa0, C4<0>, C4<0>, C4<0>;
L_0x1cce140 .delay (10,10,10) L_0x1cce140/d;
v0x1bd61b0_0 .net "and_in0ncom", 0 0, L_0x1ccdeb0; 1 drivers
v0x1bd6230_0 .net "and_in1com", 0 0, L_0x1ccdb70; 1 drivers
v0x1bd62b0_0 .alias "in0", 0 0, v0x1bd6820_0;
v0x1bd6330_0 .alias "in1", 0 0, v0x1bd68a0_0;
v0x1bd63b0_0 .net "nand_in0ncom", 0 0, L_0x1ccdd60; 1 drivers
v0x1bd6430_0 .net "nand_in1com", 0 0, L_0x1ccdab0; 1 drivers
v0x1bd64b0_0 .net "ncom", 0 0, L_0x1ccdca0; 1 drivers
v0x1bd6530_0 .net "nor_wire", 0 0, L_0x1ccdfa0; 1 drivers
v0x1bd65b0_0 .alias "result", 0 0, v0x1bd9f10_0;
v0x1bd6680_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bd3930 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bd3840;
 .timescale 0 0;
v0x1bd57b0_0 .alias "in0", 0 0, v0x1bd9c80_0;
v0x1bd5860_0 .alias "in1", 0 0, v0x1bda020_0;
v0x1bd5910_0 .alias "in2", 0 0, v0x1bd9d90_0;
v0x1bd59c0_0 .alias "in3", 0 0, v0x1bd9f10_0;
v0x1bd5aa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bd5b50_0 .alias "result", 0 0, v0x1bd9ad0_0;
v0x1bd5bd0_0 .net "sel0", 0 0, L_0x1cd0280; 1 drivers
v0x1bd5c50_0 .net "sel1", 0 0, L_0x1cd0320; 1 drivers
v0x1bd5cd0_0 .net "sel2", 0 0, L_0x1cd0450; 1 drivers
v0x1bd5d80_0 .net "w0", 0 0, L_0x1cce900; 1 drivers
v0x1bd5e60_0 .net "w1", 0 0, L_0x1ccf080; 1 drivers
v0x1bd5ee0_0 .net "w2", 0 0, L_0x1ccf8d0; 1 drivers
S_0x1bd5000 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bd3930;
 .timescale 0 0;
L_0x1cce270/d .functor NAND 1, L_0x1cccca0, L_0x1cd0280, C4<1>, C4<1>;
L_0x1cce270 .delay (20,20,20) L_0x1cce270/d;
L_0x1cce330/d .functor NOT 1, L_0x1cce270, C4<0>, C4<0>, C4<0>;
L_0x1cce330 .delay (10,10,10) L_0x1cce330/d;
L_0x1cce460/d .functor NOT 1, L_0x1cd0280, C4<0>, C4<0>, C4<0>;
L_0x1cce460 .delay (10,10,10) L_0x1cce460/d;
L_0x1cce5b0/d .functor NAND 1, L_0x1ccbf70, L_0x1cce460, C4<1>, C4<1>;
L_0x1cce5b0 .delay (20,20,20) L_0x1cce5b0/d;
L_0x1cce670/d .functor NOT 1, L_0x1cce5b0, C4<0>, C4<0>, C4<0>;
L_0x1cce670 .delay (10,10,10) L_0x1cce670/d;
L_0x1cce760/d .functor NOR 1, L_0x1cce670, L_0x1cce330, C4<0>, C4<0>;
L_0x1cce760 .delay (20,20,20) L_0x1cce760/d;
L_0x1cce900/d .functor NOT 1, L_0x1cce760, C4<0>, C4<0>, C4<0>;
L_0x1cce900 .delay (10,10,10) L_0x1cce900/d;
v0x1bd50f0_0 .net "and_in0ncom", 0 0, L_0x1cce670; 1 drivers
v0x1bd51b0_0 .net "and_in1com", 0 0, L_0x1cce330; 1 drivers
v0x1bd5250_0 .alias "in0", 0 0, v0x1bd9c80_0;
v0x1bd52f0_0 .alias "in1", 0 0, v0x1bda020_0;
v0x1bd53a0_0 .net "nand_in0ncom", 0 0, L_0x1cce5b0; 1 drivers
v0x1bd5440_0 .net "nand_in1com", 0 0, L_0x1cce270; 1 drivers
v0x1bd54e0_0 .net "ncom", 0 0, L_0x1cce460; 1 drivers
v0x1bd5580_0 .net "nor_wire", 0 0, L_0x1cce760; 1 drivers
v0x1bd5620_0 .alias "result", 0 0, v0x1bd5d80_0;
v0x1bd56a0_0 .alias "sel0", 0 0, v0x1bd5bd0_0;
S_0x1bd4880 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bd3930;
 .timescale 0 0;
L_0x1ccea30/d .functor NAND 1, L_0x1cce140, L_0x1cd0280, C4<1>, C4<1>;
L_0x1ccea30 .delay (20,20,20) L_0x1ccea30/d;
L_0x1cceaf0/d .functor NOT 1, L_0x1ccea30, C4<0>, C4<0>, C4<0>;
L_0x1cceaf0 .delay (10,10,10) L_0x1cceaf0/d;
L_0x1ccec20/d .functor NOT 1, L_0x1cd0280, C4<0>, C4<0>, C4<0>;
L_0x1ccec20 .delay (10,10,10) L_0x1ccec20/d;
L_0x1ccece0/d .functor NAND 1, L_0x1ccd700, L_0x1ccec20, C4<1>, C4<1>;
L_0x1ccece0 .delay (20,20,20) L_0x1ccece0/d;
L_0x1ccedf0/d .functor NOT 1, L_0x1ccece0, C4<0>, C4<0>, C4<0>;
L_0x1ccedf0 .delay (10,10,10) L_0x1ccedf0/d;
L_0x1cceee0/d .functor NOR 1, L_0x1ccedf0, L_0x1cceaf0, C4<0>, C4<0>;
L_0x1cceee0 .delay (20,20,20) L_0x1cceee0/d;
L_0x1ccf080/d .functor NOT 1, L_0x1cceee0, C4<0>, C4<0>, C4<0>;
L_0x1ccf080 .delay (10,10,10) L_0x1ccf080/d;
v0x1bd4970_0 .net "and_in0ncom", 0 0, L_0x1ccedf0; 1 drivers
v0x1bd4a30_0 .net "and_in1com", 0 0, L_0x1cceaf0; 1 drivers
v0x1bd4ad0_0 .alias "in0", 0 0, v0x1bd9d90_0;
v0x1bd4b70_0 .alias "in1", 0 0, v0x1bd9f10_0;
v0x1bd4c20_0 .net "nand_in0ncom", 0 0, L_0x1ccece0; 1 drivers
v0x1bd4cc0_0 .net "nand_in1com", 0 0, L_0x1ccea30; 1 drivers
v0x1bd4d60_0 .net "ncom", 0 0, L_0x1ccec20; 1 drivers
v0x1bd4e00_0 .net "nor_wire", 0 0, L_0x1cceee0; 1 drivers
v0x1bd4ea0_0 .alias "result", 0 0, v0x1bd5e60_0;
v0x1bd4f20_0 .alias "sel0", 0 0, v0x1bd5bd0_0;
S_0x1bd4130 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bd3930;
 .timescale 0 0;
L_0x1ccf1b0/d .functor NAND 1, L_0x1ccf080, L_0x1cd0320, C4<1>, C4<1>;
L_0x1ccf1b0 .delay (20,20,20) L_0x1ccf1b0/d;
L_0x1ccf300/d .functor NOT 1, L_0x1ccf1b0, C4<0>, C4<0>, C4<0>;
L_0x1ccf300 .delay (10,10,10) L_0x1ccf300/d;
L_0x1ccf430/d .functor NOT 1, L_0x1cd0320, C4<0>, C4<0>, C4<0>;
L_0x1ccf430 .delay (10,10,10) L_0x1ccf430/d;
L_0x1ccf4f0/d .functor NAND 1, L_0x1cce900, L_0x1ccf430, C4<1>, C4<1>;
L_0x1ccf4f0 .delay (20,20,20) L_0x1ccf4f0/d;
L_0x1ccf640/d .functor NOT 1, L_0x1ccf4f0, C4<0>, C4<0>, C4<0>;
L_0x1ccf640 .delay (10,10,10) L_0x1ccf640/d;
L_0x1ccf730/d .functor NOR 1, L_0x1ccf640, L_0x1ccf300, C4<0>, C4<0>;
L_0x1ccf730 .delay (20,20,20) L_0x1ccf730/d;
L_0x1ccf8d0/d .functor NOT 1, L_0x1ccf730, C4<0>, C4<0>, C4<0>;
L_0x1ccf8d0 .delay (10,10,10) L_0x1ccf8d0/d;
v0x1bd4220_0 .net "and_in0ncom", 0 0, L_0x1ccf640; 1 drivers
v0x1bd42e0_0 .net "and_in1com", 0 0, L_0x1ccf300; 1 drivers
v0x1bd4380_0 .alias "in0", 0 0, v0x1bd5d80_0;
v0x1bd4420_0 .alias "in1", 0 0, v0x1bd5e60_0;
v0x1bd44a0_0 .net "nand_in0ncom", 0 0, L_0x1ccf4f0; 1 drivers
v0x1bd4540_0 .net "nand_in1com", 0 0, L_0x1ccf1b0; 1 drivers
v0x1bd45e0_0 .net "ncom", 0 0, L_0x1ccf430; 1 drivers
v0x1bd4680_0 .net "nor_wire", 0 0, L_0x1ccf730; 1 drivers
v0x1bd4720_0 .alias "result", 0 0, v0x1bd5ee0_0;
v0x1bd47a0_0 .alias "sel0", 0 0, v0x1bd5c50_0;
S_0x1bd3a20 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bd3930;
 .timescale 0 0;
L_0x1ccfa00/d .functor NAND 1, C4<0>, L_0x1cd0450, C4<1>, C4<1>;
L_0x1ccfa00 .delay (20,20,20) L_0x1ccfa00/d;
L_0x1ccfb60/d .functor NOT 1, L_0x1ccfa00, C4<0>, C4<0>, C4<0>;
L_0x1ccfb60 .delay (10,10,10) L_0x1ccfb60/d;
L_0x1ccfcb0/d .functor NOT 1, L_0x1cd0450, C4<0>, C4<0>, C4<0>;
L_0x1ccfcb0 .delay (10,10,10) L_0x1ccfcb0/d;
L_0x1ccfd70/d .functor NAND 1, L_0x1ccf8d0, L_0x1ccfcb0, C4<1>, C4<1>;
L_0x1ccfd70 .delay (20,20,20) L_0x1ccfd70/d;
L_0x1ccfec0/d .functor NOT 1, L_0x1ccfd70, C4<0>, C4<0>, C4<0>;
L_0x1ccfec0 .delay (10,10,10) L_0x1ccfec0/d;
L_0x1ccffb0/d .functor NOR 1, L_0x1ccfec0, L_0x1ccfb60, C4<0>, C4<0>;
L_0x1ccffb0 .delay (20,20,20) L_0x1ccffb0/d;
L_0x1cd0150/d .functor NOT 1, L_0x1ccffb0, C4<0>, C4<0>, C4<0>;
L_0x1cd0150 .delay (10,10,10) L_0x1cd0150/d;
v0x1bd3b10_0 .net "and_in0ncom", 0 0, L_0x1ccfec0; 1 drivers
v0x1bd3b90_0 .net "and_in1com", 0 0, L_0x1ccfb60; 1 drivers
v0x1bd3c10_0 .alias "in0", 0 0, v0x1bd5ee0_0;
v0x1bd3cb0_0 .alias "in1", 0 0, v0x1bd5aa0_0;
v0x1bd3d30_0 .net "nand_in0ncom", 0 0, L_0x1ccfd70; 1 drivers
v0x1bd3dd0_0 .net "nand_in1com", 0 0, L_0x1ccfa00; 1 drivers
v0x1bd3eb0_0 .net "ncom", 0 0, L_0x1ccfcb0; 1 drivers
v0x1bd3f50_0 .net "nor_wire", 0 0, L_0x1ccffb0; 1 drivers
v0x1bd3ff0_0 .alias "result", 0 0, v0x1bd9ad0_0;
v0x1bd4090_0 .alias "sel0", 0 0, v0x1bd5cd0_0;
S_0x1bcc9f0 .scope generate, "ALU32[18]" "ALU32[18]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bcb3c8 .param/l "i" 2 65, +C4<010010>;
S_0x1bccb20 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bcc9f0;
 .timescale 0 0;
L_0x1ccb480/d .functor NOT 1, L_0x1cd08d0, C4<0>, C4<0>, C4<0>;
L_0x1ccb480 .delay (10,10,10) L_0x1ccb480/d;
v0x1bd2830_0 .net "carryin", 0 0, L_0x1cd0970; 1 drivers
v0x1bd28d0_0 .net "carryout", 0 0, L_0x1cd2290; 1 drivers
v0x1bd2950_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bd29d0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bd2a50_0 .net "notB", 0 0, L_0x1ccb480; 1 drivers
v0x1bd2ad0_0 .net "operandA", 0 0, L_0x1cd0830; 1 drivers
v0x1bd2b50_0 .net "operandB", 0 0, L_0x1cd08d0; 1 drivers
v0x1bd2c60_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba8830_0 .net "result", 0 0, L_0x1cd5d80; 1 drivers
v0x1ba8900_0 .net "trueB", 0 0, L_0x1cd10d0; 1 drivers
v0x1ba89e0_0 .net "wAddSub", 0 0, L_0x1cd1bf0; 1 drivers
v0x1ba8af0_0 .net "wNandAnd", 0 0, L_0x1cd3350; 1 drivers
v0x1bd3580_0 .net "wNorOr", 0 0, L_0x1cd3d90; 1 drivers
v0x1bd3690_0 .net "wXor", 0 0, L_0x1cd28f0; 1 drivers
L_0x1cd5eb0 .part v0x1c53f70_0, 0, 1;
L_0x1cd5f50 .part v0x1c53f70_0, 1, 1;
L_0x1cd6080 .part v0x1c53f70_0, 2, 1;
S_0x1bd20f0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bccb20;
 .timescale 0 0;
L_0x1cd0ac0/d .functor NAND 1, L_0x1ccb480, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cd0ac0 .delay (20,20,20) L_0x1cd0ac0/d;
L_0x1cd0ba0/d .functor NOT 1, L_0x1cd0ac0, C4<0>, C4<0>, C4<0>;
L_0x1cd0ba0 .delay (10,10,10) L_0x1cd0ba0/d;
L_0x1cd0ca0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd0ca0 .delay (10,10,10) L_0x1cd0ca0/d;
L_0x1cd0d60/d .functor NAND 1, L_0x1cd08d0, L_0x1cd0ca0, C4<1>, C4<1>;
L_0x1cd0d60 .delay (20,20,20) L_0x1cd0d60/d;
L_0x1cd0e20/d .functor NOT 1, L_0x1cd0d60, C4<0>, C4<0>, C4<0>;
L_0x1cd0e20 .delay (10,10,10) L_0x1cd0e20/d;
L_0x1cd0f30/d .functor NOR 1, L_0x1cd0e20, L_0x1cd0ba0, C4<0>, C4<0>;
L_0x1cd0f30 .delay (20,20,20) L_0x1cd0f30/d;
L_0x1cd10d0/d .functor NOT 1, L_0x1cd0f30, C4<0>, C4<0>, C4<0>;
L_0x1cd10d0 .delay (10,10,10) L_0x1cd10d0/d;
v0x1bd21e0_0 .net "and_in0ncom", 0 0, L_0x1cd0e20; 1 drivers
v0x1bd2260_0 .net "and_in1com", 0 0, L_0x1cd0ba0; 1 drivers
v0x1bd22e0_0 .alias "in0", 0 0, v0x1bd2b50_0;
v0x1bd2360_0 .alias "in1", 0 0, v0x1bd2a50_0;
v0x1bd23e0_0 .net "nand_in0ncom", 0 0, L_0x1cd0d60; 1 drivers
v0x1bd2460_0 .net "nand_in1com", 0 0, L_0x1cd0ac0; 1 drivers
v0x1bd2540_0 .net "ncom", 0 0, L_0x1cd0ca0; 1 drivers
v0x1bd25e0_0 .net "nor_wire", 0 0, L_0x1cd0f30; 1 drivers
v0x1bd2680_0 .alias "result", 0 0, v0x1ba8900_0;
v0x1bd2750_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bd0db0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bccb20;
 .timescale 0 0;
L_0x1cd1d00/d .functor NAND 1, L_0x1cd0830, L_0x1cd10d0, C4<1>, C4<1>;
L_0x1cd1d00 .delay (20,20,20) L_0x1cd1d00/d;
L_0x1cd1e70/d .functor NOT 1, L_0x1cd1d00, C4<0>, C4<0>, C4<0>;
L_0x1cd1e70 .delay (10,10,10) L_0x1cd1e70/d;
L_0x1cd1f80/d .functor NAND 1, L_0x1cd0970, L_0x1cd1650, C4<1>, C4<1>;
L_0x1cd1f80 .delay (20,20,20) L_0x1cd1f80/d;
L_0x1cd2040/d .functor NOT 1, L_0x1cd1f80, C4<0>, C4<0>, C4<0>;
L_0x1cd2040 .delay (10,10,10) L_0x1cd2040/d;
L_0x1cd2150/d .functor NOR 1, L_0x1cd2040, L_0x1cd1e70, C4<0>, C4<0>;
L_0x1cd2150 .delay (20,20,20) L_0x1cd2150/d;
L_0x1cd2290/d .functor NOT 1, L_0x1cd2150, C4<0>, C4<0>, C4<0>;
L_0x1cd2290 .delay (10,10,10) L_0x1cd2290/d;
v0x1bd1990_0 .net "And_AB", 0 0, L_0x1cd1e70; 1 drivers
v0x1bd1a30_0 .net "And_XorAB_C", 0 0, L_0x1cd2040; 1 drivers
v0x1bd1ad0_0 .net "Nand_AB", 0 0, L_0x1cd1d00; 1 drivers
v0x1bd1b70_0 .net "Nand_XorAB_C", 0 0, L_0x1cd1f80; 1 drivers
v0x1bd1bf0_0 .net "Xor_AB", 0 0, L_0x1cd1650; 1 drivers
v0x1bd1cc0_0 .alias "a", 0 0, v0x1bd2ad0_0;
v0x1bd1e10_0 .alias "b", 0 0, v0x1ba8900_0;
v0x1bd1e90_0 .alias "carryin", 0 0, v0x1bd2830_0;
v0x1bd1f10_0 .alias "carryout", 0 0, v0x1bd28d0_0;
v0x1bd1f90_0 .net "nco", 0 0, L_0x1cd2150; 1 drivers
v0x1bd2070_0 .alias "sum", 0 0, v0x1ba89e0_0;
S_0x1bd1440 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bd0db0;
 .timescale 0 0;
L_0x1cd1240/d .functor NAND 1, L_0x1cd0830, L_0x1cd10d0, C4<1>, C4<1>;
L_0x1cd1240 .delay (20,20,20) L_0x1cd1240/d;
L_0x1cd1300/d .functor NOR 1, L_0x1cd0830, L_0x1cd10d0, C4<0>, C4<0>;
L_0x1cd1300 .delay (20,20,20) L_0x1cd1300/d;
L_0x1cd13e0/d .functor NOT 1, L_0x1cd1300, C4<0>, C4<0>, C4<0>;
L_0x1cd13e0 .delay (10,10,10) L_0x1cd13e0/d;
L_0x1cd14f0/d .functor NAND 1, L_0x1cd13e0, L_0x1cd1240, C4<1>, C4<1>;
L_0x1cd14f0 .delay (20,20,20) L_0x1cd14f0/d;
L_0x1cd1650/d .functor NOT 1, L_0x1cd14f0, C4<0>, C4<0>, C4<0>;
L_0x1cd1650 .delay (10,10,10) L_0x1cd1650/d;
v0x1bd1530_0 .alias "a", 0 0, v0x1bd2ad0_0;
v0x1bd15d0_0 .alias "b", 0 0, v0x1ba8900_0;
v0x1bd1670_0 .net "nand_ab", 0 0, L_0x1cd1240; 1 drivers
v0x1bd1710_0 .net "nor_ab", 0 0, L_0x1cd1300; 1 drivers
v0x1bd1790_0 .net "nxor_ab", 0 0, L_0x1cd14f0; 1 drivers
v0x1bd1830_0 .net "or_ab", 0 0, L_0x1cd13e0; 1 drivers
v0x1bd1910_0 .alias "result", 0 0, v0x1bd1bf0_0;
S_0x1bd0ea0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bd0db0;
 .timescale 0 0;
L_0x1cd1760/d .functor NAND 1, L_0x1cd1650, L_0x1cd0970, C4<1>, C4<1>;
L_0x1cd1760 .delay (20,20,20) L_0x1cd1760/d;
L_0x1cd18b0/d .functor NOR 1, L_0x1cd1650, L_0x1cd0970, C4<0>, C4<0>;
L_0x1cd18b0 .delay (20,20,20) L_0x1cd18b0/d;
L_0x1cd1a20/d .functor NOT 1, L_0x1cd18b0, C4<0>, C4<0>, C4<0>;
L_0x1cd1a20 .delay (10,10,10) L_0x1cd1a20/d;
L_0x1cd1ae0/d .functor NAND 1, L_0x1cd1a20, L_0x1cd1760, C4<1>, C4<1>;
L_0x1cd1ae0 .delay (20,20,20) L_0x1cd1ae0/d;
L_0x1cd1bf0/d .functor NOT 1, L_0x1cd1ae0, C4<0>, C4<0>, C4<0>;
L_0x1cd1bf0 .delay (10,10,10) L_0x1cd1bf0/d;
v0x1bd0f90_0 .alias "a", 0 0, v0x1bd1bf0_0;
v0x1bd1030_0 .alias "b", 0 0, v0x1bd2830_0;
v0x1bd10d0_0 .net "nand_ab", 0 0, L_0x1cd1760; 1 drivers
v0x1bd1170_0 .net "nor_ab", 0 0, L_0x1cd18b0; 1 drivers
v0x1bd11f0_0 .net "nxor_ab", 0 0, L_0x1cd1ae0; 1 drivers
v0x1bd1290_0 .net "or_ab", 0 0, L_0x1cd1a20; 1 drivers
v0x1bd1370_0 .alias "result", 0 0, v0x1ba89e0_0;
S_0x1bd0860 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bccb20;
 .timescale 0 0;
L_0x1cd2450/d .functor NAND 1, L_0x1cd0830, L_0x1cd08d0, C4<1>, C4<1>;
L_0x1cd2450 .delay (20,20,20) L_0x1cd2450/d;
L_0x1cd2510/d .functor NOR 1, L_0x1cd0830, L_0x1cd08d0, C4<0>, C4<0>;
L_0x1cd2510 .delay (20,20,20) L_0x1cd2510/d;
L_0x1cd26a0/d .functor NOT 1, L_0x1cd2510, C4<0>, C4<0>, C4<0>;
L_0x1cd26a0 .delay (10,10,10) L_0x1cd26a0/d;
L_0x1cd2790/d .functor NAND 1, L_0x1cd26a0, L_0x1cd2450, C4<1>, C4<1>;
L_0x1cd2790 .delay (20,20,20) L_0x1cd2790/d;
L_0x1cd28f0/d .functor NOT 1, L_0x1cd2790, C4<0>, C4<0>, C4<0>;
L_0x1cd28f0 .delay (10,10,10) L_0x1cd28f0/d;
v0x1bd0950_0 .alias "a", 0 0, v0x1bd2ad0_0;
v0x1bd09d0_0 .alias "b", 0 0, v0x1bd2b50_0;
v0x1bd0aa0_0 .net "nand_ab", 0 0, L_0x1cd2450; 1 drivers
v0x1bd0b20_0 .net "nor_ab", 0 0, L_0x1cd2510; 1 drivers
v0x1bd0ba0_0 .net "nxor_ab", 0 0, L_0x1cd2790; 1 drivers
v0x1bd0c20_0 .net "or_ab", 0 0, L_0x1cd26a0; 1 drivers
v0x1bd0ce0_0 .alias "result", 0 0, v0x1bd3690_0;
S_0x1bcfc70 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bccb20;
 .timescale 0 0;
L_0x1cd2a40/d .functor NAND 1, L_0x1cd0830, L_0x1cd08d0, C4<1>, C4<1>;
L_0x1cd2a40 .delay (20,20,20) L_0x1cd2a40/d;
L_0x1cd2b70/d .functor NOT 1, L_0x1cd2a40, C4<0>, C4<0>, C4<0>;
L_0x1cd2b70 .delay (10,10,10) L_0x1cd2b70/d;
v0x1bd04e0_0 .alias "a", 0 0, v0x1bd2ad0_0;
v0x1bd0580_0 .net "and_ab", 0 0, L_0x1cd2b70; 1 drivers
v0x1bd0600_0 .alias "b", 0 0, v0x1bd2b50_0;
v0x1bd0680_0 .net "nand_ab", 0 0, L_0x1cd2a40; 1 drivers
v0x1bd0760_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bd07e0_0 .alias "result", 0 0, v0x1ba8af0_0;
S_0x1bcfd60 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bcfc70;
 .timescale 0 0;
L_0x1cd2cc0/d .functor NAND 1, L_0x1cd2b70, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cd2cc0 .delay (20,20,20) L_0x1cd2cc0/d;
L_0x1cd2d80/d .functor NOT 1, L_0x1cd2cc0, C4<0>, C4<0>, C4<0>;
L_0x1cd2d80 .delay (10,10,10) L_0x1cd2d80/d;
L_0x1cd2eb0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2eb0 .delay (10,10,10) L_0x1cd2eb0/d;
L_0x1cd2f70/d .functor NAND 1, L_0x1cd2a40, L_0x1cd2eb0, C4<1>, C4<1>;
L_0x1cd2f70 .delay (20,20,20) L_0x1cd2f70/d;
L_0x1cd30c0/d .functor NOT 1, L_0x1cd2f70, C4<0>, C4<0>, C4<0>;
L_0x1cd30c0 .delay (10,10,10) L_0x1cd30c0/d;
L_0x1cd31b0/d .functor NOR 1, L_0x1cd30c0, L_0x1cd2d80, C4<0>, C4<0>;
L_0x1cd31b0 .delay (20,20,20) L_0x1cd31b0/d;
L_0x1cd3350/d .functor NOT 1, L_0x1cd31b0, C4<0>, C4<0>, C4<0>;
L_0x1cd3350 .delay (10,10,10) L_0x1cd3350/d;
v0x1bcfe50_0 .net "and_in0ncom", 0 0, L_0x1cd30c0; 1 drivers
v0x1bcfed0_0 .net "and_in1com", 0 0, L_0x1cd2d80; 1 drivers
v0x1bcff50_0 .alias "in0", 0 0, v0x1bd0680_0;
v0x1bcfff0_0 .alias "in1", 0 0, v0x1bd0580_0;
v0x1bd0070_0 .net "nand_in0ncom", 0 0, L_0x1cd2f70; 1 drivers
v0x1bd0110_0 .net "nand_in1com", 0 0, L_0x1cd2cc0; 1 drivers
v0x1bd01f0_0 .net "ncom", 0 0, L_0x1cd2eb0; 1 drivers
v0x1bd0290_0 .net "nor_wire", 0 0, L_0x1cd31b0; 1 drivers
v0x1bd0330_0 .alias "result", 0 0, v0x1ba8af0_0;
v0x1bd0400_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bcf1d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bccb20;
 .timescale 0 0;
L_0x1cd3480/d .functor NOR 1, L_0x1cd0830, L_0x1cd08d0, C4<0>, C4<0>;
L_0x1cd3480 .delay (20,20,20) L_0x1cd3480/d;
L_0x1cd35b0/d .functor NOT 1, L_0x1cd3480, C4<0>, C4<0>, C4<0>;
L_0x1cd35b0 .delay (10,10,10) L_0x1cd35b0/d;
v0x1bcf950_0 .alias "a", 0 0, v0x1bd2ad0_0;
v0x1bcf9d0_0 .alias "b", 0 0, v0x1bd2b50_0;
v0x1bcfa70_0 .net "nor_ab", 0 0, L_0x1cd3480; 1 drivers
v0x1bcfaf0_0 .net "or_ab", 0 0, L_0x1cd35b0; 1 drivers
v0x1bcfb70_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bcfbf0_0 .alias "result", 0 0, v0x1bd3580_0;
S_0x1bcf2c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bcf1d0;
 .timescale 0 0;
L_0x1cd3700/d .functor NAND 1, L_0x1cd35b0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cd3700 .delay (20,20,20) L_0x1cd3700/d;
L_0x1cd37c0/d .functor NOT 1, L_0x1cd3700, C4<0>, C4<0>, C4<0>;
L_0x1cd37c0 .delay (10,10,10) L_0x1cd37c0/d;
L_0x1cd38f0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cd38f0 .delay (10,10,10) L_0x1cd38f0/d;
L_0x1cd39b0/d .functor NAND 1, L_0x1cd3480, L_0x1cd38f0, C4<1>, C4<1>;
L_0x1cd39b0 .delay (20,20,20) L_0x1cd39b0/d;
L_0x1cd3b00/d .functor NOT 1, L_0x1cd39b0, C4<0>, C4<0>, C4<0>;
L_0x1cd3b00 .delay (10,10,10) L_0x1cd3b00/d;
L_0x1cd3bf0/d .functor NOR 1, L_0x1cd3b00, L_0x1cd37c0, C4<0>, C4<0>;
L_0x1cd3bf0 .delay (20,20,20) L_0x1cd3bf0/d;
L_0x1cd3d90/d .functor NOT 1, L_0x1cd3bf0, C4<0>, C4<0>, C4<0>;
L_0x1cd3d90 .delay (10,10,10) L_0x1cd3d90/d;
v0x1bcf3b0_0 .net "and_in0ncom", 0 0, L_0x1cd3b00; 1 drivers
v0x1bcf430_0 .net "and_in1com", 0 0, L_0x1cd37c0; 1 drivers
v0x1bcf4b0_0 .alias "in0", 0 0, v0x1bcfa70_0;
v0x1bcf530_0 .alias "in1", 0 0, v0x1bcfaf0_0;
v0x1bcf5b0_0 .net "nand_in0ncom", 0 0, L_0x1cd39b0; 1 drivers
v0x1bcf630_0 .net "nand_in1com", 0 0, L_0x1cd3700; 1 drivers
v0x1bcf6b0_0 .net "ncom", 0 0, L_0x1cd38f0; 1 drivers
v0x1bcf730_0 .net "nor_wire", 0 0, L_0x1cd3bf0; 1 drivers
v0x1bcf800_0 .alias "result", 0 0, v0x1bd3580_0;
v0x1bcf8d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bccc10 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bccb20;
 .timescale 0 0;
v0x1bcea20_0 .alias "in0", 0 0, v0x1ba89e0_0;
v0x1bcead0_0 .alias "in1", 0 0, v0x1bd3690_0;
v0x1bceb80_0 .alias "in2", 0 0, v0x1ba8af0_0;
v0x1bcec30_0 .alias "in3", 0 0, v0x1bd3580_0;
v0x1bced10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bcedc0_0 .alias "result", 0 0, v0x1ba8830_0;
v0x1bcee40_0 .net "sel0", 0 0, L_0x1cd5eb0; 1 drivers
v0x1bceec0_0 .net "sel1", 0 0, L_0x1cd5f50; 1 drivers
v0x1bcef40_0 .net "sel2", 0 0, L_0x1cd6080; 1 drivers
v0x1bceff0_0 .net "w0", 0 0, L_0x1cd4550; 1 drivers
v0x1bcf0d0_0 .net "w1", 0 0, L_0x1cd4cd0; 1 drivers
v0x1bcf150_0 .net "w2", 0 0, L_0x1cd5520; 1 drivers
S_0x1bce2d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bccc10;
 .timescale 0 0;
L_0x1cd3ec0/d .functor NAND 1, L_0x1cd28f0, L_0x1cd5eb0, C4<1>, C4<1>;
L_0x1cd3ec0 .delay (20,20,20) L_0x1cd3ec0/d;
L_0x1cd3f80/d .functor NOT 1, L_0x1cd3ec0, C4<0>, C4<0>, C4<0>;
L_0x1cd3f80 .delay (10,10,10) L_0x1cd3f80/d;
L_0x1cd40b0/d .functor NOT 1, L_0x1cd5eb0, C4<0>, C4<0>, C4<0>;
L_0x1cd40b0 .delay (10,10,10) L_0x1cd40b0/d;
L_0x1cd4200/d .functor NAND 1, L_0x1cd1bf0, L_0x1cd40b0, C4<1>, C4<1>;
L_0x1cd4200 .delay (20,20,20) L_0x1cd4200/d;
L_0x1cd42c0/d .functor NOT 1, L_0x1cd4200, C4<0>, C4<0>, C4<0>;
L_0x1cd42c0 .delay (10,10,10) L_0x1cd42c0/d;
L_0x1cd43b0/d .functor NOR 1, L_0x1cd42c0, L_0x1cd3f80, C4<0>, C4<0>;
L_0x1cd43b0 .delay (20,20,20) L_0x1cd43b0/d;
L_0x1cd4550/d .functor NOT 1, L_0x1cd43b0, C4<0>, C4<0>, C4<0>;
L_0x1cd4550 .delay (10,10,10) L_0x1cd4550/d;
v0x1bce3c0_0 .net "and_in0ncom", 0 0, L_0x1cd42c0; 1 drivers
v0x1bce480_0 .net "and_in1com", 0 0, L_0x1cd3f80; 1 drivers
v0x1bce520_0 .alias "in0", 0 0, v0x1ba89e0_0;
v0x1bce5c0_0 .alias "in1", 0 0, v0x1bd3690_0;
v0x1bce640_0 .net "nand_in0ncom", 0 0, L_0x1cd4200; 1 drivers
v0x1bce6e0_0 .net "nand_in1com", 0 0, L_0x1cd3ec0; 1 drivers
v0x1bce780_0 .net "ncom", 0 0, L_0x1cd40b0; 1 drivers
v0x1bce820_0 .net "nor_wire", 0 0, L_0x1cd43b0; 1 drivers
v0x1bce8c0_0 .alias "result", 0 0, v0x1bceff0_0;
v0x1bce940_0 .alias "sel0", 0 0, v0x1bcee40_0;
S_0x1bcdb80 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bccc10;
 .timescale 0 0;
L_0x1cd4680/d .functor NAND 1, L_0x1cd3d90, L_0x1cd5eb0, C4<1>, C4<1>;
L_0x1cd4680 .delay (20,20,20) L_0x1cd4680/d;
L_0x1cd4740/d .functor NOT 1, L_0x1cd4680, C4<0>, C4<0>, C4<0>;
L_0x1cd4740 .delay (10,10,10) L_0x1cd4740/d;
L_0x1cd4870/d .functor NOT 1, L_0x1cd5eb0, C4<0>, C4<0>, C4<0>;
L_0x1cd4870 .delay (10,10,10) L_0x1cd4870/d;
L_0x1cd4930/d .functor NAND 1, L_0x1cd3350, L_0x1cd4870, C4<1>, C4<1>;
L_0x1cd4930 .delay (20,20,20) L_0x1cd4930/d;
L_0x1cd4a40/d .functor NOT 1, L_0x1cd4930, C4<0>, C4<0>, C4<0>;
L_0x1cd4a40 .delay (10,10,10) L_0x1cd4a40/d;
L_0x1cd4b30/d .functor NOR 1, L_0x1cd4a40, L_0x1cd4740, C4<0>, C4<0>;
L_0x1cd4b30 .delay (20,20,20) L_0x1cd4b30/d;
L_0x1cd4cd0/d .functor NOT 1, L_0x1cd4b30, C4<0>, C4<0>, C4<0>;
L_0x1cd4cd0 .delay (10,10,10) L_0x1cd4cd0/d;
v0x1bcdc70_0 .net "and_in0ncom", 0 0, L_0x1cd4a40; 1 drivers
v0x1bcdd30_0 .net "and_in1com", 0 0, L_0x1cd4740; 1 drivers
v0x1bcddd0_0 .alias "in0", 0 0, v0x1ba8af0_0;
v0x1bcde70_0 .alias "in1", 0 0, v0x1bd3580_0;
v0x1bcdef0_0 .net "nand_in0ncom", 0 0, L_0x1cd4930; 1 drivers
v0x1bcdf90_0 .net "nand_in1com", 0 0, L_0x1cd4680; 1 drivers
v0x1bce030_0 .net "ncom", 0 0, L_0x1cd4870; 1 drivers
v0x1bce0d0_0 .net "nor_wire", 0 0, L_0x1cd4b30; 1 drivers
v0x1bce170_0 .alias "result", 0 0, v0x1bcf0d0_0;
v0x1bce1f0_0 .alias "sel0", 0 0, v0x1bcee40_0;
S_0x1bcd430 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bccc10;
 .timescale 0 0;
L_0x1cd4e00/d .functor NAND 1, L_0x1cd4cd0, L_0x1cd5f50, C4<1>, C4<1>;
L_0x1cd4e00 .delay (20,20,20) L_0x1cd4e00/d;
L_0x1cd4f50/d .functor NOT 1, L_0x1cd4e00, C4<0>, C4<0>, C4<0>;
L_0x1cd4f50 .delay (10,10,10) L_0x1cd4f50/d;
L_0x1cd5080/d .functor NOT 1, L_0x1cd5f50, C4<0>, C4<0>, C4<0>;
L_0x1cd5080 .delay (10,10,10) L_0x1cd5080/d;
L_0x1cd5140/d .functor NAND 1, L_0x1cd4550, L_0x1cd5080, C4<1>, C4<1>;
L_0x1cd5140 .delay (20,20,20) L_0x1cd5140/d;
L_0x1cd5290/d .functor NOT 1, L_0x1cd5140, C4<0>, C4<0>, C4<0>;
L_0x1cd5290 .delay (10,10,10) L_0x1cd5290/d;
L_0x1cd5380/d .functor NOR 1, L_0x1cd5290, L_0x1cd4f50, C4<0>, C4<0>;
L_0x1cd5380 .delay (20,20,20) L_0x1cd5380/d;
L_0x1cd5520/d .functor NOT 1, L_0x1cd5380, C4<0>, C4<0>, C4<0>;
L_0x1cd5520 .delay (10,10,10) L_0x1cd5520/d;
v0x1bcd520_0 .net "and_in0ncom", 0 0, L_0x1cd5290; 1 drivers
v0x1bcd5e0_0 .net "and_in1com", 0 0, L_0x1cd4f50; 1 drivers
v0x1bcd680_0 .alias "in0", 0 0, v0x1bceff0_0;
v0x1bcd720_0 .alias "in1", 0 0, v0x1bcf0d0_0;
v0x1bcd7a0_0 .net "nand_in0ncom", 0 0, L_0x1cd5140; 1 drivers
v0x1bcd840_0 .net "nand_in1com", 0 0, L_0x1cd4e00; 1 drivers
v0x1bcd8e0_0 .net "ncom", 0 0, L_0x1cd5080; 1 drivers
v0x1bcd980_0 .net "nor_wire", 0 0, L_0x1cd5380; 1 drivers
v0x1bcda20_0 .alias "result", 0 0, v0x1bcf150_0;
v0x1bcdaa0_0 .alias "sel0", 0 0, v0x1bceec0_0;
S_0x1bccd00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bccc10;
 .timescale 0 0;
L_0x1cd5650/d .functor NAND 1, C4<0>, L_0x1cd6080, C4<1>, C4<1>;
L_0x1cd5650 .delay (20,20,20) L_0x1cd5650/d;
L_0x1cd57b0/d .functor NOT 1, L_0x1cd5650, C4<0>, C4<0>, C4<0>;
L_0x1cd57b0 .delay (10,10,10) L_0x1cd57b0/d;
L_0x1cd58e0/d .functor NOT 1, L_0x1cd6080, C4<0>, C4<0>, C4<0>;
L_0x1cd58e0 .delay (10,10,10) L_0x1cd58e0/d;
L_0x1cd59a0/d .functor NAND 1, L_0x1cd5520, L_0x1cd58e0, C4<1>, C4<1>;
L_0x1cd59a0 .delay (20,20,20) L_0x1cd59a0/d;
L_0x1cd5af0/d .functor NOT 1, L_0x1cd59a0, C4<0>, C4<0>, C4<0>;
L_0x1cd5af0 .delay (10,10,10) L_0x1cd5af0/d;
L_0x1cd5be0/d .functor NOR 1, L_0x1cd5af0, L_0x1cd57b0, C4<0>, C4<0>;
L_0x1cd5be0 .delay (20,20,20) L_0x1cd5be0/d;
L_0x1cd5d80/d .functor NOT 1, L_0x1cd5be0, C4<0>, C4<0>, C4<0>;
L_0x1cd5d80 .delay (10,10,10) L_0x1cd5d80/d;
v0x1bccdf0_0 .net "and_in0ncom", 0 0, L_0x1cd5af0; 1 drivers
v0x1bcce70_0 .net "and_in1com", 0 0, L_0x1cd57b0; 1 drivers
v0x1bccf10_0 .alias "in0", 0 0, v0x1bcf150_0;
v0x1bccfb0_0 .alias "in1", 0 0, v0x1bced10_0;
v0x1bcd030_0 .net "nand_in0ncom", 0 0, L_0x1cd59a0; 1 drivers
v0x1bcd0d0_0 .net "nand_in1com", 0 0, L_0x1cd5650; 1 drivers
v0x1bcd1b0_0 .net "ncom", 0 0, L_0x1cd58e0; 1 drivers
v0x1bcd250_0 .net "nor_wire", 0 0, L_0x1cd5be0; 1 drivers
v0x1bcd2f0_0 .alias "result", 0 0, v0x1ba8830_0;
v0x1bcd390_0 .alias "sel0", 0 0, v0x1bcef40_0;
S_0x1bc6070 .scope generate, "ALU32[19]" "ALU32[19]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bc4a48 .param/l "i" 2 65, +C4<010011>;
S_0x1bc61a0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bc6070;
 .timescale 0 0;
L_0x1cd6620/d .functor NOT 1, L_0x1cd63e0, C4<0>, C4<0>, C4<0>;
L_0x1cd6620 .delay (10,10,10) L_0x1cd6620/d;
v0x1bcbef0_0 .net "carryin", 0 0, L_0x1cd6480; 1 drivers
v0x1bcbf90_0 .net "carryout", 0 0, L_0x1cd7e90; 1 drivers
v0x1bcc010_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bcc090_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bcc110_0 .net "notB", 0 0, L_0x1cd6620; 1 drivers
v0x1bcc190_0 .net "operandA", 0 0, L_0x1cd6340; 1 drivers
v0x1bcc210_0 .net "operandB", 0 0, L_0x1cd63e0; 1 drivers
v0x1bcc320_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bcc3a0_0 .net "result", 0 0, L_0x1cdb720; 1 drivers
v0x1bcc470_0 .net "trueB", 0 0, L_0x1cd6cd0; 1 drivers
v0x1bcc550_0 .net "wAddSub", 0 0, L_0x1cd77f0; 1 drivers
v0x1bcc660_0 .net "wNandAnd", 0 0, L_0x1cd8f50; 1 drivers
v0x1bcc7e0_0 .net "wNorOr", 0 0, L_0x1cd9990; 1 drivers
v0x1bcc8f0_0 .net "wXor", 0 0, L_0x1cd84f0; 1 drivers
L_0x1cdb850 .part v0x1c53f70_0, 0, 1;
L_0x1cdb8f0 .part v0x1c53f70_0, 1, 1;
L_0x1cdba20 .part v0x1c53f70_0, 2, 1;
S_0x1bcb770 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bc61a0;
 .timescale 0 0;
L_0x1cd6700/d .functor NAND 1, L_0x1cd6620, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cd6700 .delay (20,20,20) L_0x1cd6700/d;
L_0x1cd67e0/d .functor NOT 1, L_0x1cd6700, C4<0>, C4<0>, C4<0>;
L_0x1cd67e0 .delay (10,10,10) L_0x1cd67e0/d;
L_0x1cd68c0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd68c0 .delay (10,10,10) L_0x1cd68c0/d;
L_0x1cd6980/d .functor NAND 1, L_0x1cd63e0, L_0x1cd68c0, C4<1>, C4<1>;
L_0x1cd6980 .delay (20,20,20) L_0x1cd6980/d;
L_0x1cd6a40/d .functor NOT 1, L_0x1cd6980, C4<0>, C4<0>, C4<0>;
L_0x1cd6a40 .delay (10,10,10) L_0x1cd6a40/d;
L_0x1cd6b30/d .functor NOR 1, L_0x1cd6a40, L_0x1cd67e0, C4<0>, C4<0>;
L_0x1cd6b30 .delay (20,20,20) L_0x1cd6b30/d;
L_0x1cd6cd0/d .functor NOT 1, L_0x1cd6b30, C4<0>, C4<0>, C4<0>;
L_0x1cd6cd0 .delay (10,10,10) L_0x1cd6cd0/d;
v0x1bcb860_0 .net "and_in0ncom", 0 0, L_0x1cd6a40; 1 drivers
v0x1bcb920_0 .net "and_in1com", 0 0, L_0x1cd67e0; 1 drivers
v0x1bcb9c0_0 .alias "in0", 0 0, v0x1bcc210_0;
v0x1bcba40_0 .alias "in1", 0 0, v0x1bcc110_0;
v0x1bcbac0_0 .net "nand_in0ncom", 0 0, L_0x1cd6980; 1 drivers
v0x1bcbb60_0 .net "nand_in1com", 0 0, L_0x1cd6700; 1 drivers
v0x1bcbc00_0 .net "ncom", 0 0, L_0x1cd68c0; 1 drivers
v0x1bcbca0_0 .net "nor_wire", 0 0, L_0x1cd6b30; 1 drivers
v0x1bcbd40_0 .alias "result", 0 0, v0x1bcc470_0;
v0x1bcbe10_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bca430 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bc61a0;
 .timescale 0 0;
L_0x1cd7900/d .functor NAND 1, L_0x1cd6340, L_0x1cd6cd0, C4<1>, C4<1>;
L_0x1cd7900 .delay (20,20,20) L_0x1cd7900/d;
L_0x1cd7a70/d .functor NOT 1, L_0x1cd7900, C4<0>, C4<0>, C4<0>;
L_0x1cd7a70 .delay (10,10,10) L_0x1cd7a70/d;
L_0x1cd7b80/d .functor NAND 1, L_0x1cd6480, L_0x1cd7250, C4<1>, C4<1>;
L_0x1cd7b80 .delay (20,20,20) L_0x1cd7b80/d;
L_0x1cd7c40/d .functor NOT 1, L_0x1cd7b80, C4<0>, C4<0>, C4<0>;
L_0x1cd7c40 .delay (10,10,10) L_0x1cd7c40/d;
L_0x1cd7d50/d .functor NOR 1, L_0x1cd7c40, L_0x1cd7a70, C4<0>, C4<0>;
L_0x1cd7d50 .delay (20,20,20) L_0x1cd7d50/d;
L_0x1cd7e90/d .functor NOT 1, L_0x1cd7d50, C4<0>, C4<0>, C4<0>;
L_0x1cd7e90 .delay (10,10,10) L_0x1cd7e90/d;
v0x1bcb010_0 .net "And_AB", 0 0, L_0x1cd7a70; 1 drivers
v0x1bcb0b0_0 .net "And_XorAB_C", 0 0, L_0x1cd7c40; 1 drivers
v0x1bcb150_0 .net "Nand_AB", 0 0, L_0x1cd7900; 1 drivers
v0x1bcb1f0_0 .net "Nand_XorAB_C", 0 0, L_0x1cd7b80; 1 drivers
v0x1bcb270_0 .net "Xor_AB", 0 0, L_0x1cd7250; 1 drivers
v0x1bcb340_0 .alias "a", 0 0, v0x1bcc190_0;
v0x1bcb490_0 .alias "b", 0 0, v0x1bcc470_0;
v0x1bcb510_0 .alias "carryin", 0 0, v0x1bcbef0_0;
v0x1bcb590_0 .alias "carryout", 0 0, v0x1bcbf90_0;
v0x1bcb610_0 .net "nco", 0 0, L_0x1cd7d50; 1 drivers
v0x1bcb6f0_0 .alias "sum", 0 0, v0x1bcc550_0;
S_0x1bcaac0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bca430;
 .timescale 0 0;
L_0x1cd6e40/d .functor NAND 1, L_0x1cd6340, L_0x1cd6cd0, C4<1>, C4<1>;
L_0x1cd6e40 .delay (20,20,20) L_0x1cd6e40/d;
L_0x1cd6f00/d .functor NOR 1, L_0x1cd6340, L_0x1cd6cd0, C4<0>, C4<0>;
L_0x1cd6f00 .delay (20,20,20) L_0x1cd6f00/d;
L_0x1cd6fe0/d .functor NOT 1, L_0x1cd6f00, C4<0>, C4<0>, C4<0>;
L_0x1cd6fe0 .delay (10,10,10) L_0x1cd6fe0/d;
L_0x1cd70f0/d .functor NAND 1, L_0x1cd6fe0, L_0x1cd6e40, C4<1>, C4<1>;
L_0x1cd70f0 .delay (20,20,20) L_0x1cd70f0/d;
L_0x1cd7250/d .functor NOT 1, L_0x1cd70f0, C4<0>, C4<0>, C4<0>;
L_0x1cd7250 .delay (10,10,10) L_0x1cd7250/d;
v0x1bcabb0_0 .alias "a", 0 0, v0x1bcc190_0;
v0x1bcac50_0 .alias "b", 0 0, v0x1bcc470_0;
v0x1bcacf0_0 .net "nand_ab", 0 0, L_0x1cd6e40; 1 drivers
v0x1bcad90_0 .net "nor_ab", 0 0, L_0x1cd6f00; 1 drivers
v0x1bcae10_0 .net "nxor_ab", 0 0, L_0x1cd70f0; 1 drivers
v0x1bcaeb0_0 .net "or_ab", 0 0, L_0x1cd6fe0; 1 drivers
v0x1bcaf90_0 .alias "result", 0 0, v0x1bcb270_0;
S_0x1bca520 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bca430;
 .timescale 0 0;
L_0x1cd7360/d .functor NAND 1, L_0x1cd7250, L_0x1cd6480, C4<1>, C4<1>;
L_0x1cd7360 .delay (20,20,20) L_0x1cd7360/d;
L_0x1cd74b0/d .functor NOR 1, L_0x1cd7250, L_0x1cd6480, C4<0>, C4<0>;
L_0x1cd74b0 .delay (20,20,20) L_0x1cd74b0/d;
L_0x1cd7620/d .functor NOT 1, L_0x1cd74b0, C4<0>, C4<0>, C4<0>;
L_0x1cd7620 .delay (10,10,10) L_0x1cd7620/d;
L_0x1cd76e0/d .functor NAND 1, L_0x1cd7620, L_0x1cd7360, C4<1>, C4<1>;
L_0x1cd76e0 .delay (20,20,20) L_0x1cd76e0/d;
L_0x1cd77f0/d .functor NOT 1, L_0x1cd76e0, C4<0>, C4<0>, C4<0>;
L_0x1cd77f0 .delay (10,10,10) L_0x1cd77f0/d;
v0x1bca610_0 .alias "a", 0 0, v0x1bcb270_0;
v0x1bca6b0_0 .alias "b", 0 0, v0x1bcbef0_0;
v0x1bca750_0 .net "nand_ab", 0 0, L_0x1cd7360; 1 drivers
v0x1bca7f0_0 .net "nor_ab", 0 0, L_0x1cd74b0; 1 drivers
v0x1bca870_0 .net "nxor_ab", 0 0, L_0x1cd76e0; 1 drivers
v0x1bca910_0 .net "or_ab", 0 0, L_0x1cd7620; 1 drivers
v0x1bca9f0_0 .alias "result", 0 0, v0x1bcc550_0;
S_0x1bc9ee0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bc61a0;
 .timescale 0 0;
L_0x1cd8050/d .functor NAND 1, L_0x1cd6340, L_0x1cd63e0, C4<1>, C4<1>;
L_0x1cd8050 .delay (20,20,20) L_0x1cd8050/d;
L_0x1cd8110/d .functor NOR 1, L_0x1cd6340, L_0x1cd63e0, C4<0>, C4<0>;
L_0x1cd8110 .delay (20,20,20) L_0x1cd8110/d;
L_0x1cd82a0/d .functor NOT 1, L_0x1cd8110, C4<0>, C4<0>, C4<0>;
L_0x1cd82a0 .delay (10,10,10) L_0x1cd82a0/d;
L_0x1cd8390/d .functor NAND 1, L_0x1cd82a0, L_0x1cd8050, C4<1>, C4<1>;
L_0x1cd8390 .delay (20,20,20) L_0x1cd8390/d;
L_0x1cd84f0/d .functor NOT 1, L_0x1cd8390, C4<0>, C4<0>, C4<0>;
L_0x1cd84f0 .delay (10,10,10) L_0x1cd84f0/d;
v0x1bc9fd0_0 .alias "a", 0 0, v0x1bcc190_0;
v0x1bca050_0 .alias "b", 0 0, v0x1bcc210_0;
v0x1bca120_0 .net "nand_ab", 0 0, L_0x1cd8050; 1 drivers
v0x1bca1a0_0 .net "nor_ab", 0 0, L_0x1cd8110; 1 drivers
v0x1bca220_0 .net "nxor_ab", 0 0, L_0x1cd8390; 1 drivers
v0x1bca2a0_0 .net "or_ab", 0 0, L_0x1cd82a0; 1 drivers
v0x1bca360_0 .alias "result", 0 0, v0x1bcc8f0_0;
S_0x1bc92f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bc61a0;
 .timescale 0 0;
L_0x1cd8640/d .functor NAND 1, L_0x1cd6340, L_0x1cd63e0, C4<1>, C4<1>;
L_0x1cd8640 .delay (20,20,20) L_0x1cd8640/d;
L_0x1cd8770/d .functor NOT 1, L_0x1cd8640, C4<0>, C4<0>, C4<0>;
L_0x1cd8770 .delay (10,10,10) L_0x1cd8770/d;
v0x1bc9b60_0 .alias "a", 0 0, v0x1bcc190_0;
v0x1bc9c00_0 .net "and_ab", 0 0, L_0x1cd8770; 1 drivers
v0x1bc9c80_0 .alias "b", 0 0, v0x1bcc210_0;
v0x1bc9d00_0 .net "nand_ab", 0 0, L_0x1cd8640; 1 drivers
v0x1bc9de0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bc9e60_0 .alias "result", 0 0, v0x1bcc660_0;
S_0x1bc93e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bc92f0;
 .timescale 0 0;
L_0x1cd88c0/d .functor NAND 1, L_0x1cd8770, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cd88c0 .delay (20,20,20) L_0x1cd88c0/d;
L_0x1cd8980/d .functor NOT 1, L_0x1cd88c0, C4<0>, C4<0>, C4<0>;
L_0x1cd8980 .delay (10,10,10) L_0x1cd8980/d;
L_0x1cd8ab0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cd8ab0 .delay (10,10,10) L_0x1cd8ab0/d;
L_0x1cd8b70/d .functor NAND 1, L_0x1cd8640, L_0x1cd8ab0, C4<1>, C4<1>;
L_0x1cd8b70 .delay (20,20,20) L_0x1cd8b70/d;
L_0x1cd8cc0/d .functor NOT 1, L_0x1cd8b70, C4<0>, C4<0>, C4<0>;
L_0x1cd8cc0 .delay (10,10,10) L_0x1cd8cc0/d;
L_0x1cd8db0/d .functor NOR 1, L_0x1cd8cc0, L_0x1cd8980, C4<0>, C4<0>;
L_0x1cd8db0 .delay (20,20,20) L_0x1cd8db0/d;
L_0x1cd8f50/d .functor NOT 1, L_0x1cd8db0, C4<0>, C4<0>, C4<0>;
L_0x1cd8f50 .delay (10,10,10) L_0x1cd8f50/d;
v0x1bc94d0_0 .net "and_in0ncom", 0 0, L_0x1cd8cc0; 1 drivers
v0x1bc9550_0 .net "and_in1com", 0 0, L_0x1cd8980; 1 drivers
v0x1bc95d0_0 .alias "in0", 0 0, v0x1bc9d00_0;
v0x1bc9670_0 .alias "in1", 0 0, v0x1bc9c00_0;
v0x1bc96f0_0 .net "nand_in0ncom", 0 0, L_0x1cd8b70; 1 drivers
v0x1bc9790_0 .net "nand_in1com", 0 0, L_0x1cd88c0; 1 drivers
v0x1bc9870_0 .net "ncom", 0 0, L_0x1cd8ab0; 1 drivers
v0x1bc9910_0 .net "nor_wire", 0 0, L_0x1cd8db0; 1 drivers
v0x1bc99b0_0 .alias "result", 0 0, v0x1bcc660_0;
v0x1bc9a80_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bc8850 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bc61a0;
 .timescale 0 0;
L_0x1cd9080/d .functor NOR 1, L_0x1cd6340, L_0x1cd63e0, C4<0>, C4<0>;
L_0x1cd9080 .delay (20,20,20) L_0x1cd9080/d;
L_0x1cd91b0/d .functor NOT 1, L_0x1cd9080, C4<0>, C4<0>, C4<0>;
L_0x1cd91b0 .delay (10,10,10) L_0x1cd91b0/d;
v0x1bc8fd0_0 .alias "a", 0 0, v0x1bcc190_0;
v0x1bc9050_0 .alias "b", 0 0, v0x1bcc210_0;
v0x1bc90f0_0 .net "nor_ab", 0 0, L_0x1cd9080; 1 drivers
v0x1bc9170_0 .net "or_ab", 0 0, L_0x1cd91b0; 1 drivers
v0x1bc91f0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bc9270_0 .alias "result", 0 0, v0x1bcc7e0_0;
S_0x1bc8940 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bc8850;
 .timescale 0 0;
L_0x1cd9300/d .functor NAND 1, L_0x1cd91b0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cd9300 .delay (20,20,20) L_0x1cd9300/d;
L_0x1cd93c0/d .functor NOT 1, L_0x1cd9300, C4<0>, C4<0>, C4<0>;
L_0x1cd93c0 .delay (10,10,10) L_0x1cd93c0/d;
L_0x1cd94f0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cd94f0 .delay (10,10,10) L_0x1cd94f0/d;
L_0x1cd95b0/d .functor NAND 1, L_0x1cd9080, L_0x1cd94f0, C4<1>, C4<1>;
L_0x1cd95b0 .delay (20,20,20) L_0x1cd95b0/d;
L_0x1cd9700/d .functor NOT 1, L_0x1cd95b0, C4<0>, C4<0>, C4<0>;
L_0x1cd9700 .delay (10,10,10) L_0x1cd9700/d;
L_0x1cd97f0/d .functor NOR 1, L_0x1cd9700, L_0x1cd93c0, C4<0>, C4<0>;
L_0x1cd97f0 .delay (20,20,20) L_0x1cd97f0/d;
L_0x1cd9990/d .functor NOT 1, L_0x1cd97f0, C4<0>, C4<0>, C4<0>;
L_0x1cd9990 .delay (10,10,10) L_0x1cd9990/d;
v0x1bc8a30_0 .net "and_in0ncom", 0 0, L_0x1cd9700; 1 drivers
v0x1bc8ab0_0 .net "and_in1com", 0 0, L_0x1cd93c0; 1 drivers
v0x1bc8b30_0 .alias "in0", 0 0, v0x1bc90f0_0;
v0x1bc8bb0_0 .alias "in1", 0 0, v0x1bc9170_0;
v0x1bc8c30_0 .net "nand_in0ncom", 0 0, L_0x1cd95b0; 1 drivers
v0x1bc8cb0_0 .net "nand_in1com", 0 0, L_0x1cd9300; 1 drivers
v0x1bc8d30_0 .net "ncom", 0 0, L_0x1cd94f0; 1 drivers
v0x1bc8db0_0 .net "nor_wire", 0 0, L_0x1cd97f0; 1 drivers
v0x1bc8e80_0 .alias "result", 0 0, v0x1bcc7e0_0;
v0x1bc8f50_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bc6290 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bc61a0;
 .timescale 0 0;
v0x1bc80a0_0 .alias "in0", 0 0, v0x1bcc550_0;
v0x1bc8150_0 .alias "in1", 0 0, v0x1bcc8f0_0;
v0x1bc8200_0 .alias "in2", 0 0, v0x1bcc660_0;
v0x1bc82b0_0 .alias "in3", 0 0, v0x1bcc7e0_0;
v0x1bc8390_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bc8440_0 .alias "result", 0 0, v0x1bcc3a0_0;
v0x1bc84c0_0 .net "sel0", 0 0, L_0x1cdb850; 1 drivers
v0x1bc8540_0 .net "sel1", 0 0, L_0x1cdb8f0; 1 drivers
v0x1bc85c0_0 .net "sel2", 0 0, L_0x1cdba20; 1 drivers
v0x1bc8670_0 .net "w0", 0 0, L_0x1cda0d0; 1 drivers
v0x1bc8750_0 .net "w1", 0 0, L_0x1cda750; 1 drivers
v0x1bc87d0_0 .net "w2", 0 0, L_0x1cdaec0; 1 drivers
S_0x1bc7950 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bc6290;
 .timescale 0 0;
L_0x1cd9ac0/d .functor NAND 1, L_0x1cd84f0, L_0x1cdb850, C4<1>, C4<1>;
L_0x1cd9ac0 .delay (20,20,20) L_0x1cd9ac0/d;
L_0x1cd9b80/d .functor NOT 1, L_0x1cd9ac0, C4<0>, C4<0>, C4<0>;
L_0x1cd9b80 .delay (10,10,10) L_0x1cd9b80/d;
L_0x1cd9cb0/d .functor NOT 1, L_0x1cdb850, C4<0>, C4<0>, C4<0>;
L_0x1cd9cb0 .delay (10,10,10) L_0x1cd9cb0/d;
L_0x1cd9e00/d .functor NAND 1, L_0x1cd77f0, L_0x1cd9cb0, C4<1>, C4<1>;
L_0x1cd9e00 .delay (20,20,20) L_0x1cd9e00/d;
L_0x1cd9ec0/d .functor NOT 1, L_0x1cd9e00, C4<0>, C4<0>, C4<0>;
L_0x1cd9ec0 .delay (10,10,10) L_0x1cd9ec0/d;
L_0x1bc8330/d .functor NOR 1, L_0x1cd9ec0, L_0x1cd9b80, C4<0>, C4<0>;
L_0x1bc8330 .delay (20,20,20) L_0x1bc8330/d;
L_0x1cda0d0/d .functor NOT 1, L_0x1bc8330, C4<0>, C4<0>, C4<0>;
L_0x1cda0d0 .delay (10,10,10) L_0x1cda0d0/d;
v0x1bc7a40_0 .net "and_in0ncom", 0 0, L_0x1cd9ec0; 1 drivers
v0x1bc7b00_0 .net "and_in1com", 0 0, L_0x1cd9b80; 1 drivers
v0x1bc7ba0_0 .alias "in0", 0 0, v0x1bcc550_0;
v0x1bc7c40_0 .alias "in1", 0 0, v0x1bcc8f0_0;
v0x1bc7cc0_0 .net "nand_in0ncom", 0 0, L_0x1cd9e00; 1 drivers
v0x1bc7d60_0 .net "nand_in1com", 0 0, L_0x1cd9ac0; 1 drivers
v0x1bc7e00_0 .net "ncom", 0 0, L_0x1cd9cb0; 1 drivers
v0x1bc7ea0_0 .net "nor_wire", 0 0, L_0x1bc8330; 1 drivers
v0x1bc7f40_0 .alias "result", 0 0, v0x1bc8670_0;
v0x1bc7fc0_0 .alias "sel0", 0 0, v0x1bc84c0_0;
S_0x1bc7200 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bc6290;
 .timescale 0 0;
L_0x1cda1c0/d .functor NAND 1, L_0x1cd9990, L_0x1cdb850, C4<1>, C4<1>;
L_0x1cda1c0 .delay (20,20,20) L_0x1cda1c0/d;
L_0x1cda260/d .functor NOT 1, L_0x1cda1c0, C4<0>, C4<0>, C4<0>;
L_0x1cda260 .delay (10,10,10) L_0x1cda260/d;
L_0x1cda350/d .functor NOT 1, L_0x1cdb850, C4<0>, C4<0>, C4<0>;
L_0x1cda350 .delay (10,10,10) L_0x1cda350/d;
L_0x1cda3f0/d .functor NAND 1, L_0x1cd8f50, L_0x1cda350, C4<1>, C4<1>;
L_0x1cda3f0 .delay (20,20,20) L_0x1cda3f0/d;
L_0x1cda4e0/d .functor NOT 1, L_0x1cda3f0, C4<0>, C4<0>, C4<0>;
L_0x1cda4e0 .delay (10,10,10) L_0x1cda4e0/d;
L_0x1cda5d0/d .functor NOR 1, L_0x1cda4e0, L_0x1cda260, C4<0>, C4<0>;
L_0x1cda5d0 .delay (20,20,20) L_0x1cda5d0/d;
L_0x1cda750/d .functor NOT 1, L_0x1cda5d0, C4<0>, C4<0>, C4<0>;
L_0x1cda750 .delay (10,10,10) L_0x1cda750/d;
v0x1bc72f0_0 .net "and_in0ncom", 0 0, L_0x1cda4e0; 1 drivers
v0x1bc73b0_0 .net "and_in1com", 0 0, L_0x1cda260; 1 drivers
v0x1bc7450_0 .alias "in0", 0 0, v0x1bcc660_0;
v0x1bc74f0_0 .alias "in1", 0 0, v0x1bcc7e0_0;
v0x1bc7570_0 .net "nand_in0ncom", 0 0, L_0x1cda3f0; 1 drivers
v0x1bc7610_0 .net "nand_in1com", 0 0, L_0x1cda1c0; 1 drivers
v0x1bc76b0_0 .net "ncom", 0 0, L_0x1cda350; 1 drivers
v0x1bc7750_0 .net "nor_wire", 0 0, L_0x1cda5d0; 1 drivers
v0x1bc77f0_0 .alias "result", 0 0, v0x1bc8750_0;
v0x1bc7870_0 .alias "sel0", 0 0, v0x1bc84c0_0;
S_0x1bc6ab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bc6290;
 .timescale 0 0;
L_0x1cda840/d .functor NAND 1, L_0x1cda750, L_0x1cdb8f0, C4<1>, C4<1>;
L_0x1cda840 .delay (20,20,20) L_0x1cda840/d;
L_0x1cda970/d .functor NOT 1, L_0x1cda840, C4<0>, C4<0>, C4<0>;
L_0x1cda970 .delay (10,10,10) L_0x1cda970/d;
L_0x1cdaa60/d .functor NOT 1, L_0x1cdb8f0, C4<0>, C4<0>, C4<0>;
L_0x1cdaa60 .delay (10,10,10) L_0x1cdaa60/d;
L_0x1cdab00/d .functor NAND 1, L_0x1cda0d0, L_0x1cdaa60, C4<1>, C4<1>;
L_0x1cdab00 .delay (20,20,20) L_0x1cdab00/d;
L_0x1cdac30/d .functor NOT 1, L_0x1cdab00, C4<0>, C4<0>, C4<0>;
L_0x1cdac30 .delay (10,10,10) L_0x1cdac30/d;
L_0x1cdad20/d .functor NOR 1, L_0x1cdac30, L_0x1cda970, C4<0>, C4<0>;
L_0x1cdad20 .delay (20,20,20) L_0x1cdad20/d;
L_0x1cdaec0/d .functor NOT 1, L_0x1cdad20, C4<0>, C4<0>, C4<0>;
L_0x1cdaec0 .delay (10,10,10) L_0x1cdaec0/d;
v0x1bc6ba0_0 .net "and_in0ncom", 0 0, L_0x1cdac30; 1 drivers
v0x1bc6c60_0 .net "and_in1com", 0 0, L_0x1cda970; 1 drivers
v0x1bc6d00_0 .alias "in0", 0 0, v0x1bc8670_0;
v0x1bc6da0_0 .alias "in1", 0 0, v0x1bc8750_0;
v0x1bc6e20_0 .net "nand_in0ncom", 0 0, L_0x1cdab00; 1 drivers
v0x1bc6ec0_0 .net "nand_in1com", 0 0, L_0x1cda840; 1 drivers
v0x1bc6f60_0 .net "ncom", 0 0, L_0x1cdaa60; 1 drivers
v0x1bc7000_0 .net "nor_wire", 0 0, L_0x1cdad20; 1 drivers
v0x1bc70a0_0 .alias "result", 0 0, v0x1bc87d0_0;
v0x1bc7120_0 .alias "sel0", 0 0, v0x1bc8540_0;
S_0x1bc6380 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bc6290;
 .timescale 0 0;
L_0x1cdaff0/d .functor NAND 1, C4<0>, L_0x1cdba20, C4<1>, C4<1>;
L_0x1cdaff0 .delay (20,20,20) L_0x1cdaff0/d;
L_0x1cdb150/d .functor NOT 1, L_0x1cdaff0, C4<0>, C4<0>, C4<0>;
L_0x1cdb150 .delay (10,10,10) L_0x1cdb150/d;
L_0x1cdb280/d .functor NOT 1, L_0x1cdba20, C4<0>, C4<0>, C4<0>;
L_0x1cdb280 .delay (10,10,10) L_0x1cdb280/d;
L_0x1cdb340/d .functor NAND 1, L_0x1cdaec0, L_0x1cdb280, C4<1>, C4<1>;
L_0x1cdb340 .delay (20,20,20) L_0x1cdb340/d;
L_0x1cdb490/d .functor NOT 1, L_0x1cdb340, C4<0>, C4<0>, C4<0>;
L_0x1cdb490 .delay (10,10,10) L_0x1cdb490/d;
L_0x1cdb580/d .functor NOR 1, L_0x1cdb490, L_0x1cdb150, C4<0>, C4<0>;
L_0x1cdb580 .delay (20,20,20) L_0x1cdb580/d;
L_0x1cdb720/d .functor NOT 1, L_0x1cdb580, C4<0>, C4<0>, C4<0>;
L_0x1cdb720 .delay (10,10,10) L_0x1cdb720/d;
v0x1bc6470_0 .net "and_in0ncom", 0 0, L_0x1cdb490; 1 drivers
v0x1bc64f0_0 .net "and_in1com", 0 0, L_0x1cdb150; 1 drivers
v0x1bc6590_0 .alias "in0", 0 0, v0x1bc87d0_0;
v0x1bc6630_0 .alias "in1", 0 0, v0x1bc8390_0;
v0x1bc66b0_0 .net "nand_in0ncom", 0 0, L_0x1cdb340; 1 drivers
v0x1bc6750_0 .net "nand_in1com", 0 0, L_0x1cdaff0; 1 drivers
v0x1bc6830_0 .net "ncom", 0 0, L_0x1cdb280; 1 drivers
v0x1bc68d0_0 .net "nor_wire", 0 0, L_0x1cdb580; 1 drivers
v0x1bc6970_0 .alias "result", 0 0, v0x1bcc3a0_0;
v0x1bc6a10_0 .alias "sel0", 0 0, v0x1bc85c0_0;
S_0x1bbf6f0 .scope generate, "ALU32[20]" "ALU32[20]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bbe0c8 .param/l "i" 2 65, +C4<010100>;
S_0x1bbf820 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bbf6f0;
 .timescale 0 0;
L_0x1cd6520/d .functor NOT 1, L_0x1cdbea0, C4<0>, C4<0>, C4<0>;
L_0x1cd6520 .delay (10,10,10) L_0x1cd6520/d;
v0x1bc5570_0 .net "carryin", 0 0, L_0x1cdbf40; 1 drivers
v0x1bc5610_0 .net "carryout", 0 0, L_0x1cdd7f0; 1 drivers
v0x1bc5690_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bc5710_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bc5790_0 .net "notB", 0 0, L_0x1cd6520; 1 drivers
v0x1bc5810_0 .net "operandA", 0 0, L_0x1cdbe00; 1 drivers
v0x1bc5890_0 .net "operandB", 0 0, L_0x1cdbea0; 1 drivers
v0x1bc59a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bc5a20_0 .net "result", 0 0, L_0x1ce12e0; 1 drivers
v0x1bc5af0_0 .net "trueB", 0 0, L_0x1cdc630; 1 drivers
v0x1bc5bd0_0 .net "wAddSub", 0 0, L_0x1cdd150; 1 drivers
v0x1bc5ce0_0 .net "wNandAnd", 0 0, L_0x1cde8b0; 1 drivers
v0x1bc5e60_0 .net "wNorOr", 0 0, L_0x1cdf2f0; 1 drivers
v0x1bc5f70_0 .net "wXor", 0 0, L_0x1cdde50; 1 drivers
L_0x1ce1410 .part v0x1c53f70_0, 0, 1;
L_0x1ce14b0 .part v0x1c53f70_0, 1, 1;
L_0x1ce15e0 .part v0x1c53f70_0, 2, 1;
S_0x1bc4df0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bbf820;
 .timescale 0 0;
L_0x1cdc060/d .functor NAND 1, L_0x1cd6520, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cdc060 .delay (20,20,20) L_0x1cdc060/d;
L_0x1cdc140/d .functor NOT 1, L_0x1cdc060, C4<0>, C4<0>, C4<0>;
L_0x1cdc140 .delay (10,10,10) L_0x1cdc140/d;
L_0x1cdc220/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdc220 .delay (10,10,10) L_0x1cdc220/d;
L_0x1cdc2e0/d .functor NAND 1, L_0x1cdbea0, L_0x1cdc220, C4<1>, C4<1>;
L_0x1cdc2e0 .delay (20,20,20) L_0x1cdc2e0/d;
L_0x1cdc3a0/d .functor NOT 1, L_0x1cdc2e0, C4<0>, C4<0>, C4<0>;
L_0x1cdc3a0 .delay (10,10,10) L_0x1cdc3a0/d;
L_0x1cdc490/d .functor NOR 1, L_0x1cdc3a0, L_0x1cdc140, C4<0>, C4<0>;
L_0x1cdc490 .delay (20,20,20) L_0x1cdc490/d;
L_0x1cdc630/d .functor NOT 1, L_0x1cdc490, C4<0>, C4<0>, C4<0>;
L_0x1cdc630 .delay (10,10,10) L_0x1cdc630/d;
v0x1bc4ee0_0 .net "and_in0ncom", 0 0, L_0x1cdc3a0; 1 drivers
v0x1bc4fa0_0 .net "and_in1com", 0 0, L_0x1cdc140; 1 drivers
v0x1bc5040_0 .alias "in0", 0 0, v0x1bc5890_0;
v0x1bc50c0_0 .alias "in1", 0 0, v0x1bc5790_0;
v0x1bc5140_0 .net "nand_in0ncom", 0 0, L_0x1cdc2e0; 1 drivers
v0x1bc51e0_0 .net "nand_in1com", 0 0, L_0x1cdc060; 1 drivers
v0x1bc5280_0 .net "ncom", 0 0, L_0x1cdc220; 1 drivers
v0x1bc5320_0 .net "nor_wire", 0 0, L_0x1cdc490; 1 drivers
v0x1bc53c0_0 .alias "result", 0 0, v0x1bc5af0_0;
v0x1bc5490_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bc3ab0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bbf820;
 .timescale 0 0;
L_0x1cdd260/d .functor NAND 1, L_0x1cdbe00, L_0x1cdc630, C4<1>, C4<1>;
L_0x1cdd260 .delay (20,20,20) L_0x1cdd260/d;
L_0x1cdd3d0/d .functor NOT 1, L_0x1cdd260, C4<0>, C4<0>, C4<0>;
L_0x1cdd3d0 .delay (10,10,10) L_0x1cdd3d0/d;
L_0x1cdd4e0/d .functor NAND 1, L_0x1cdbf40, L_0x1cdcbb0, C4<1>, C4<1>;
L_0x1cdd4e0 .delay (20,20,20) L_0x1cdd4e0/d;
L_0x1cdd5a0/d .functor NOT 1, L_0x1cdd4e0, C4<0>, C4<0>, C4<0>;
L_0x1cdd5a0 .delay (10,10,10) L_0x1cdd5a0/d;
L_0x1cdd6b0/d .functor NOR 1, L_0x1cdd5a0, L_0x1cdd3d0, C4<0>, C4<0>;
L_0x1cdd6b0 .delay (20,20,20) L_0x1cdd6b0/d;
L_0x1cdd7f0/d .functor NOT 1, L_0x1cdd6b0, C4<0>, C4<0>, C4<0>;
L_0x1cdd7f0 .delay (10,10,10) L_0x1cdd7f0/d;
v0x1bc4690_0 .net "And_AB", 0 0, L_0x1cdd3d0; 1 drivers
v0x1bc4730_0 .net "And_XorAB_C", 0 0, L_0x1cdd5a0; 1 drivers
v0x1bc47d0_0 .net "Nand_AB", 0 0, L_0x1cdd260; 1 drivers
v0x1bc4870_0 .net "Nand_XorAB_C", 0 0, L_0x1cdd4e0; 1 drivers
v0x1bc48f0_0 .net "Xor_AB", 0 0, L_0x1cdcbb0; 1 drivers
v0x1bc49c0_0 .alias "a", 0 0, v0x1bc5810_0;
v0x1bc4b10_0 .alias "b", 0 0, v0x1bc5af0_0;
v0x1bc4b90_0 .alias "carryin", 0 0, v0x1bc5570_0;
v0x1bc4c10_0 .alias "carryout", 0 0, v0x1bc5610_0;
v0x1bc4c90_0 .net "nco", 0 0, L_0x1cdd6b0; 1 drivers
v0x1bc4d70_0 .alias "sum", 0 0, v0x1bc5bd0_0;
S_0x1bc4140 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bc3ab0;
 .timescale 0 0;
L_0x1cdc7a0/d .functor NAND 1, L_0x1cdbe00, L_0x1cdc630, C4<1>, C4<1>;
L_0x1cdc7a0 .delay (20,20,20) L_0x1cdc7a0/d;
L_0x1cdc860/d .functor NOR 1, L_0x1cdbe00, L_0x1cdc630, C4<0>, C4<0>;
L_0x1cdc860 .delay (20,20,20) L_0x1cdc860/d;
L_0x1cdc940/d .functor NOT 1, L_0x1cdc860, C4<0>, C4<0>, C4<0>;
L_0x1cdc940 .delay (10,10,10) L_0x1cdc940/d;
L_0x1cdca50/d .functor NAND 1, L_0x1cdc940, L_0x1cdc7a0, C4<1>, C4<1>;
L_0x1cdca50 .delay (20,20,20) L_0x1cdca50/d;
L_0x1cdcbb0/d .functor NOT 1, L_0x1cdca50, C4<0>, C4<0>, C4<0>;
L_0x1cdcbb0 .delay (10,10,10) L_0x1cdcbb0/d;
v0x1bc4230_0 .alias "a", 0 0, v0x1bc5810_0;
v0x1bc42d0_0 .alias "b", 0 0, v0x1bc5af0_0;
v0x1bc4370_0 .net "nand_ab", 0 0, L_0x1cdc7a0; 1 drivers
v0x1bc4410_0 .net "nor_ab", 0 0, L_0x1cdc860; 1 drivers
v0x1bc4490_0 .net "nxor_ab", 0 0, L_0x1cdca50; 1 drivers
v0x1bc4530_0 .net "or_ab", 0 0, L_0x1cdc940; 1 drivers
v0x1bc4610_0 .alias "result", 0 0, v0x1bc48f0_0;
S_0x1bc3ba0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bc3ab0;
 .timescale 0 0;
L_0x1cdccc0/d .functor NAND 1, L_0x1cdcbb0, L_0x1cdbf40, C4<1>, C4<1>;
L_0x1cdccc0 .delay (20,20,20) L_0x1cdccc0/d;
L_0x1cdce10/d .functor NOR 1, L_0x1cdcbb0, L_0x1cdbf40, C4<0>, C4<0>;
L_0x1cdce10 .delay (20,20,20) L_0x1cdce10/d;
L_0x1cdcf80/d .functor NOT 1, L_0x1cdce10, C4<0>, C4<0>, C4<0>;
L_0x1cdcf80 .delay (10,10,10) L_0x1cdcf80/d;
L_0x1cdd040/d .functor NAND 1, L_0x1cdcf80, L_0x1cdccc0, C4<1>, C4<1>;
L_0x1cdd040 .delay (20,20,20) L_0x1cdd040/d;
L_0x1cdd150/d .functor NOT 1, L_0x1cdd040, C4<0>, C4<0>, C4<0>;
L_0x1cdd150 .delay (10,10,10) L_0x1cdd150/d;
v0x1bc3c90_0 .alias "a", 0 0, v0x1bc48f0_0;
v0x1bc3d30_0 .alias "b", 0 0, v0x1bc5570_0;
v0x1bc3dd0_0 .net "nand_ab", 0 0, L_0x1cdccc0; 1 drivers
v0x1bc3e70_0 .net "nor_ab", 0 0, L_0x1cdce10; 1 drivers
v0x1bc3ef0_0 .net "nxor_ab", 0 0, L_0x1cdd040; 1 drivers
v0x1bc3f90_0 .net "or_ab", 0 0, L_0x1cdcf80; 1 drivers
v0x1bc4070_0 .alias "result", 0 0, v0x1bc5bd0_0;
S_0x1bc3560 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bbf820;
 .timescale 0 0;
L_0x1cdd9b0/d .functor NAND 1, L_0x1cdbe00, L_0x1cdbea0, C4<1>, C4<1>;
L_0x1cdd9b0 .delay (20,20,20) L_0x1cdd9b0/d;
L_0x1cdda70/d .functor NOR 1, L_0x1cdbe00, L_0x1cdbea0, C4<0>, C4<0>;
L_0x1cdda70 .delay (20,20,20) L_0x1cdda70/d;
L_0x1cddc00/d .functor NOT 1, L_0x1cdda70, C4<0>, C4<0>, C4<0>;
L_0x1cddc00 .delay (10,10,10) L_0x1cddc00/d;
L_0x1cddcf0/d .functor NAND 1, L_0x1cddc00, L_0x1cdd9b0, C4<1>, C4<1>;
L_0x1cddcf0 .delay (20,20,20) L_0x1cddcf0/d;
L_0x1cdde50/d .functor NOT 1, L_0x1cddcf0, C4<0>, C4<0>, C4<0>;
L_0x1cdde50 .delay (10,10,10) L_0x1cdde50/d;
v0x1bc3650_0 .alias "a", 0 0, v0x1bc5810_0;
v0x1bc36d0_0 .alias "b", 0 0, v0x1bc5890_0;
v0x1bc37a0_0 .net "nand_ab", 0 0, L_0x1cdd9b0; 1 drivers
v0x1bc3820_0 .net "nor_ab", 0 0, L_0x1cdda70; 1 drivers
v0x1bc38a0_0 .net "nxor_ab", 0 0, L_0x1cddcf0; 1 drivers
v0x1bc3920_0 .net "or_ab", 0 0, L_0x1cddc00; 1 drivers
v0x1bc39e0_0 .alias "result", 0 0, v0x1bc5f70_0;
S_0x1bc2970 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bbf820;
 .timescale 0 0;
L_0x1cddfa0/d .functor NAND 1, L_0x1cdbe00, L_0x1cdbea0, C4<1>, C4<1>;
L_0x1cddfa0 .delay (20,20,20) L_0x1cddfa0/d;
L_0x1cde0d0/d .functor NOT 1, L_0x1cddfa0, C4<0>, C4<0>, C4<0>;
L_0x1cde0d0 .delay (10,10,10) L_0x1cde0d0/d;
v0x1bc31e0_0 .alias "a", 0 0, v0x1bc5810_0;
v0x1bc3280_0 .net "and_ab", 0 0, L_0x1cde0d0; 1 drivers
v0x1bc3300_0 .alias "b", 0 0, v0x1bc5890_0;
v0x1bc3380_0 .net "nand_ab", 0 0, L_0x1cddfa0; 1 drivers
v0x1bc3460_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bc34e0_0 .alias "result", 0 0, v0x1bc5ce0_0;
S_0x1bc2a60 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bc2970;
 .timescale 0 0;
L_0x1cde220/d .functor NAND 1, L_0x1cde0d0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cde220 .delay (20,20,20) L_0x1cde220/d;
L_0x1cde2e0/d .functor NOT 1, L_0x1cde220, C4<0>, C4<0>, C4<0>;
L_0x1cde2e0 .delay (10,10,10) L_0x1cde2e0/d;
L_0x1cde410/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cde410 .delay (10,10,10) L_0x1cde410/d;
L_0x1cde4d0/d .functor NAND 1, L_0x1cddfa0, L_0x1cde410, C4<1>, C4<1>;
L_0x1cde4d0 .delay (20,20,20) L_0x1cde4d0/d;
L_0x1cde620/d .functor NOT 1, L_0x1cde4d0, C4<0>, C4<0>, C4<0>;
L_0x1cde620 .delay (10,10,10) L_0x1cde620/d;
L_0x1cde710/d .functor NOR 1, L_0x1cde620, L_0x1cde2e0, C4<0>, C4<0>;
L_0x1cde710 .delay (20,20,20) L_0x1cde710/d;
L_0x1cde8b0/d .functor NOT 1, L_0x1cde710, C4<0>, C4<0>, C4<0>;
L_0x1cde8b0 .delay (10,10,10) L_0x1cde8b0/d;
v0x1bc2b50_0 .net "and_in0ncom", 0 0, L_0x1cde620; 1 drivers
v0x1bc2bd0_0 .net "and_in1com", 0 0, L_0x1cde2e0; 1 drivers
v0x1bc2c50_0 .alias "in0", 0 0, v0x1bc3380_0;
v0x1bc2cf0_0 .alias "in1", 0 0, v0x1bc3280_0;
v0x1bc2d70_0 .net "nand_in0ncom", 0 0, L_0x1cde4d0; 1 drivers
v0x1bc2e10_0 .net "nand_in1com", 0 0, L_0x1cde220; 1 drivers
v0x1bc2ef0_0 .net "ncom", 0 0, L_0x1cde410; 1 drivers
v0x1bc2f90_0 .net "nor_wire", 0 0, L_0x1cde710; 1 drivers
v0x1bc3030_0 .alias "result", 0 0, v0x1bc5ce0_0;
v0x1bc3100_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bc1ed0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bbf820;
 .timescale 0 0;
L_0x1cde9e0/d .functor NOR 1, L_0x1cdbe00, L_0x1cdbea0, C4<0>, C4<0>;
L_0x1cde9e0 .delay (20,20,20) L_0x1cde9e0/d;
L_0x1cdeb10/d .functor NOT 1, L_0x1cde9e0, C4<0>, C4<0>, C4<0>;
L_0x1cdeb10 .delay (10,10,10) L_0x1cdeb10/d;
v0x1bc2650_0 .alias "a", 0 0, v0x1bc5810_0;
v0x1bc26d0_0 .alias "b", 0 0, v0x1bc5890_0;
v0x1bc2770_0 .net "nor_ab", 0 0, L_0x1cde9e0; 1 drivers
v0x1bc27f0_0 .net "or_ab", 0 0, L_0x1cdeb10; 1 drivers
v0x1bc2870_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bc28f0_0 .alias "result", 0 0, v0x1bc5e60_0;
S_0x1bc1fc0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bc1ed0;
 .timescale 0 0;
L_0x1cdec60/d .functor NAND 1, L_0x1cdeb10, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cdec60 .delay (20,20,20) L_0x1cdec60/d;
L_0x1cded20/d .functor NOT 1, L_0x1cdec60, C4<0>, C4<0>, C4<0>;
L_0x1cded20 .delay (10,10,10) L_0x1cded20/d;
L_0x1cdee50/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cdee50 .delay (10,10,10) L_0x1cdee50/d;
L_0x1cdef10/d .functor NAND 1, L_0x1cde9e0, L_0x1cdee50, C4<1>, C4<1>;
L_0x1cdef10 .delay (20,20,20) L_0x1cdef10/d;
L_0x1cdf060/d .functor NOT 1, L_0x1cdef10, C4<0>, C4<0>, C4<0>;
L_0x1cdf060 .delay (10,10,10) L_0x1cdf060/d;
L_0x1cdf150/d .functor NOR 1, L_0x1cdf060, L_0x1cded20, C4<0>, C4<0>;
L_0x1cdf150 .delay (20,20,20) L_0x1cdf150/d;
L_0x1cdf2f0/d .functor NOT 1, L_0x1cdf150, C4<0>, C4<0>, C4<0>;
L_0x1cdf2f0 .delay (10,10,10) L_0x1cdf2f0/d;
v0x1bc20b0_0 .net "and_in0ncom", 0 0, L_0x1cdf060; 1 drivers
v0x1bc2130_0 .net "and_in1com", 0 0, L_0x1cded20; 1 drivers
v0x1bc21b0_0 .alias "in0", 0 0, v0x1bc2770_0;
v0x1bc2230_0 .alias "in1", 0 0, v0x1bc27f0_0;
v0x1bc22b0_0 .net "nand_in0ncom", 0 0, L_0x1cdef10; 1 drivers
v0x1bc2330_0 .net "nand_in1com", 0 0, L_0x1cdec60; 1 drivers
v0x1bc23b0_0 .net "ncom", 0 0, L_0x1cdee50; 1 drivers
v0x1bc2430_0 .net "nor_wire", 0 0, L_0x1cdf150; 1 drivers
v0x1bc2500_0 .alias "result", 0 0, v0x1bc5e60_0;
v0x1bc25d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bbf910 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bbf820;
 .timescale 0 0;
v0x1bc1720_0 .alias "in0", 0 0, v0x1bc5bd0_0;
v0x1bc17d0_0 .alias "in1", 0 0, v0x1bc5f70_0;
v0x1bc1880_0 .alias "in2", 0 0, v0x1bc5ce0_0;
v0x1bc1930_0 .alias "in3", 0 0, v0x1bc5e60_0;
v0x1bc1a10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bc1ac0_0 .alias "result", 0 0, v0x1bc5a20_0;
v0x1bc1b40_0 .net "sel0", 0 0, L_0x1ce1410; 1 drivers
v0x1bc1bc0_0 .net "sel1", 0 0, L_0x1ce14b0; 1 drivers
v0x1bc1c40_0 .net "sel2", 0 0, L_0x1ce15e0; 1 drivers
v0x1bc1cf0_0 .net "w0", 0 0, L_0x1cdfab0; 1 drivers
v0x1bc1dd0_0 .net "w1", 0 0, L_0x1ce0230; 1 drivers
v0x1bc1e50_0 .net "w2", 0 0, L_0x1ce0a80; 1 drivers
S_0x1bc0fd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bbf910;
 .timescale 0 0;
L_0x1cdf420/d .functor NAND 1, L_0x1cdde50, L_0x1ce1410, C4<1>, C4<1>;
L_0x1cdf420 .delay (20,20,20) L_0x1cdf420/d;
L_0x1cdf4e0/d .functor NOT 1, L_0x1cdf420, C4<0>, C4<0>, C4<0>;
L_0x1cdf4e0 .delay (10,10,10) L_0x1cdf4e0/d;
L_0x1cdf610/d .functor NOT 1, L_0x1ce1410, C4<0>, C4<0>, C4<0>;
L_0x1cdf610 .delay (10,10,10) L_0x1cdf610/d;
L_0x1cdf760/d .functor NAND 1, L_0x1cdd150, L_0x1cdf610, C4<1>, C4<1>;
L_0x1cdf760 .delay (20,20,20) L_0x1cdf760/d;
L_0x1cdf820/d .functor NOT 1, L_0x1cdf760, C4<0>, C4<0>, C4<0>;
L_0x1cdf820 .delay (10,10,10) L_0x1cdf820/d;
L_0x1cdf910/d .functor NOR 1, L_0x1cdf820, L_0x1cdf4e0, C4<0>, C4<0>;
L_0x1cdf910 .delay (20,20,20) L_0x1cdf910/d;
L_0x1cdfab0/d .functor NOT 1, L_0x1cdf910, C4<0>, C4<0>, C4<0>;
L_0x1cdfab0 .delay (10,10,10) L_0x1cdfab0/d;
v0x1bc10c0_0 .net "and_in0ncom", 0 0, L_0x1cdf820; 1 drivers
v0x1bc1180_0 .net "and_in1com", 0 0, L_0x1cdf4e0; 1 drivers
v0x1bc1220_0 .alias "in0", 0 0, v0x1bc5bd0_0;
v0x1bc12c0_0 .alias "in1", 0 0, v0x1bc5f70_0;
v0x1bc1340_0 .net "nand_in0ncom", 0 0, L_0x1cdf760; 1 drivers
v0x1bc13e0_0 .net "nand_in1com", 0 0, L_0x1cdf420; 1 drivers
v0x1bc1480_0 .net "ncom", 0 0, L_0x1cdf610; 1 drivers
v0x1bc1520_0 .net "nor_wire", 0 0, L_0x1cdf910; 1 drivers
v0x1bc15c0_0 .alias "result", 0 0, v0x1bc1cf0_0;
v0x1bc1640_0 .alias "sel0", 0 0, v0x1bc1b40_0;
S_0x1bc0880 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bbf910;
 .timescale 0 0;
L_0x1cdfbe0/d .functor NAND 1, L_0x1cdf2f0, L_0x1ce1410, C4<1>, C4<1>;
L_0x1cdfbe0 .delay (20,20,20) L_0x1cdfbe0/d;
L_0x1cdfca0/d .functor NOT 1, L_0x1cdfbe0, C4<0>, C4<0>, C4<0>;
L_0x1cdfca0 .delay (10,10,10) L_0x1cdfca0/d;
L_0x1cdfdd0/d .functor NOT 1, L_0x1ce1410, C4<0>, C4<0>, C4<0>;
L_0x1cdfdd0 .delay (10,10,10) L_0x1cdfdd0/d;
L_0x1cdfe90/d .functor NAND 1, L_0x1cde8b0, L_0x1cdfdd0, C4<1>, C4<1>;
L_0x1cdfe90 .delay (20,20,20) L_0x1cdfe90/d;
L_0x1cdffa0/d .functor NOT 1, L_0x1cdfe90, C4<0>, C4<0>, C4<0>;
L_0x1cdffa0 .delay (10,10,10) L_0x1cdffa0/d;
L_0x1ce0090/d .functor NOR 1, L_0x1cdffa0, L_0x1cdfca0, C4<0>, C4<0>;
L_0x1ce0090 .delay (20,20,20) L_0x1ce0090/d;
L_0x1ce0230/d .functor NOT 1, L_0x1ce0090, C4<0>, C4<0>, C4<0>;
L_0x1ce0230 .delay (10,10,10) L_0x1ce0230/d;
v0x1bc0970_0 .net "and_in0ncom", 0 0, L_0x1cdffa0; 1 drivers
v0x1bc0a30_0 .net "and_in1com", 0 0, L_0x1cdfca0; 1 drivers
v0x1bc0ad0_0 .alias "in0", 0 0, v0x1bc5ce0_0;
v0x1bc0b70_0 .alias "in1", 0 0, v0x1bc5e60_0;
v0x1bc0bf0_0 .net "nand_in0ncom", 0 0, L_0x1cdfe90; 1 drivers
v0x1bc0c90_0 .net "nand_in1com", 0 0, L_0x1cdfbe0; 1 drivers
v0x1bc0d30_0 .net "ncom", 0 0, L_0x1cdfdd0; 1 drivers
v0x1bc0dd0_0 .net "nor_wire", 0 0, L_0x1ce0090; 1 drivers
v0x1bc0e70_0 .alias "result", 0 0, v0x1bc1dd0_0;
v0x1bc0ef0_0 .alias "sel0", 0 0, v0x1bc1b40_0;
S_0x1bc0130 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bbf910;
 .timescale 0 0;
L_0x1ce0360/d .functor NAND 1, L_0x1ce0230, L_0x1ce14b0, C4<1>, C4<1>;
L_0x1ce0360 .delay (20,20,20) L_0x1ce0360/d;
L_0x1ce04b0/d .functor NOT 1, L_0x1ce0360, C4<0>, C4<0>, C4<0>;
L_0x1ce04b0 .delay (10,10,10) L_0x1ce04b0/d;
L_0x1ce05e0/d .functor NOT 1, L_0x1ce14b0, C4<0>, C4<0>, C4<0>;
L_0x1ce05e0 .delay (10,10,10) L_0x1ce05e0/d;
L_0x1ce06a0/d .functor NAND 1, L_0x1cdfab0, L_0x1ce05e0, C4<1>, C4<1>;
L_0x1ce06a0 .delay (20,20,20) L_0x1ce06a0/d;
L_0x1ce07f0/d .functor NOT 1, L_0x1ce06a0, C4<0>, C4<0>, C4<0>;
L_0x1ce07f0 .delay (10,10,10) L_0x1ce07f0/d;
L_0x1ce08e0/d .functor NOR 1, L_0x1ce07f0, L_0x1ce04b0, C4<0>, C4<0>;
L_0x1ce08e0 .delay (20,20,20) L_0x1ce08e0/d;
L_0x1ce0a80/d .functor NOT 1, L_0x1ce08e0, C4<0>, C4<0>, C4<0>;
L_0x1ce0a80 .delay (10,10,10) L_0x1ce0a80/d;
v0x1bc0220_0 .net "and_in0ncom", 0 0, L_0x1ce07f0; 1 drivers
v0x1bc02e0_0 .net "and_in1com", 0 0, L_0x1ce04b0; 1 drivers
v0x1bc0380_0 .alias "in0", 0 0, v0x1bc1cf0_0;
v0x1bc0420_0 .alias "in1", 0 0, v0x1bc1dd0_0;
v0x1bc04a0_0 .net "nand_in0ncom", 0 0, L_0x1ce06a0; 1 drivers
v0x1bc0540_0 .net "nand_in1com", 0 0, L_0x1ce0360; 1 drivers
v0x1bc05e0_0 .net "ncom", 0 0, L_0x1ce05e0; 1 drivers
v0x1bc0680_0 .net "nor_wire", 0 0, L_0x1ce08e0; 1 drivers
v0x1bc0720_0 .alias "result", 0 0, v0x1bc1e50_0;
v0x1bc07a0_0 .alias "sel0", 0 0, v0x1bc1bc0_0;
S_0x1bbfa00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bbf910;
 .timescale 0 0;
L_0x1ce0bb0/d .functor NAND 1, C4<0>, L_0x1ce15e0, C4<1>, C4<1>;
L_0x1ce0bb0 .delay (20,20,20) L_0x1ce0bb0/d;
L_0x1ce0d10/d .functor NOT 1, L_0x1ce0bb0, C4<0>, C4<0>, C4<0>;
L_0x1ce0d10 .delay (10,10,10) L_0x1ce0d10/d;
L_0x1ce0e40/d .functor NOT 1, L_0x1ce15e0, C4<0>, C4<0>, C4<0>;
L_0x1ce0e40 .delay (10,10,10) L_0x1ce0e40/d;
L_0x1ce0f00/d .functor NAND 1, L_0x1ce0a80, L_0x1ce0e40, C4<1>, C4<1>;
L_0x1ce0f00 .delay (20,20,20) L_0x1ce0f00/d;
L_0x1ce1050/d .functor NOT 1, L_0x1ce0f00, C4<0>, C4<0>, C4<0>;
L_0x1ce1050 .delay (10,10,10) L_0x1ce1050/d;
L_0x1ce1140/d .functor NOR 1, L_0x1ce1050, L_0x1ce0d10, C4<0>, C4<0>;
L_0x1ce1140 .delay (20,20,20) L_0x1ce1140/d;
L_0x1ce12e0/d .functor NOT 1, L_0x1ce1140, C4<0>, C4<0>, C4<0>;
L_0x1ce12e0 .delay (10,10,10) L_0x1ce12e0/d;
v0x1bbfaf0_0 .net "and_in0ncom", 0 0, L_0x1ce1050; 1 drivers
v0x1bbfb70_0 .net "and_in1com", 0 0, L_0x1ce0d10; 1 drivers
v0x1bbfc10_0 .alias "in0", 0 0, v0x1bc1e50_0;
v0x1bbfcb0_0 .alias "in1", 0 0, v0x1bc1a10_0;
v0x1bbfd30_0 .net "nand_in0ncom", 0 0, L_0x1ce0f00; 1 drivers
v0x1bbfdd0_0 .net "nand_in1com", 0 0, L_0x1ce0bb0; 1 drivers
v0x1bbfeb0_0 .net "ncom", 0 0, L_0x1ce0e40; 1 drivers
v0x1bbff50_0 .net "nor_wire", 0 0, L_0x1ce1140; 1 drivers
v0x1bbfff0_0 .alias "result", 0 0, v0x1bc5a20_0;
v0x1bc0090_0 .alias "sel0", 0 0, v0x1bc1c40_0;
S_0x1bb8d80 .scope generate, "ALU32[21]" "ALU32[21]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bb75b8 .param/l "i" 2 65, +C4<010101>;
S_0x1bb8eb0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bb8d80;
 .timescale 0 0;
L_0x1cdbfe0/d .functor NOT 1, L_0x1ce1950, C4<0>, C4<0>, C4<0>;
L_0x1cdbfe0 .delay (10,10,10) L_0x1cdbfe0/d;
v0x1bbebf0_0 .net "carryin", 0 0, L_0x1ce19f0; 1 drivers
v0x1bbec90_0 .net "carryout", 0 0, L_0x1ce33d0; 1 drivers
v0x1bbed10_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bbed90_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bbee10_0 .net "notB", 0 0, L_0x1cdbfe0; 1 drivers
v0x1bbee90_0 .net "operandA", 0 0, L_0x1ce18b0; 1 drivers
v0x1bbef10_0 .net "operandB", 0 0, L_0x1ce1950; 1 drivers
v0x1bbf020_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bbf0a0_0 .net "result", 0 0, L_0x1ce6ec0; 1 drivers
v0x1bbf170_0 .net "trueB", 0 0, L_0x1ce2210; 1 drivers
v0x1bbf250_0 .net "wAddSub", 0 0, L_0x1ce2d30; 1 drivers
v0x1bbf360_0 .net "wNandAnd", 0 0, L_0x1ce4490; 1 drivers
v0x1bbf4e0_0 .net "wNorOr", 0 0, L_0x1ce4ed0; 1 drivers
v0x1bbf5f0_0 .net "wXor", 0 0, L_0x1ce3a30; 1 drivers
L_0x1ce6ff0 .part v0x1c53f70_0, 0, 1;
L_0x1ce7090 .part v0x1c53f70_0, 1, 1;
L_0x1ce71c0 .part v0x1c53f70_0, 2, 1;
S_0x1bbe470 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bb8eb0;
 .timescale 0 0;
L_0x1ce1c40/d .functor NAND 1, L_0x1cdbfe0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ce1c40 .delay (20,20,20) L_0x1ce1c40/d;
L_0x1ce1d20/d .functor NOT 1, L_0x1ce1c40, C4<0>, C4<0>, C4<0>;
L_0x1ce1d20 .delay (10,10,10) L_0x1ce1d20/d;
L_0x1ce1e00/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce1e00 .delay (10,10,10) L_0x1ce1e00/d;
L_0x1ce1ec0/d .functor NAND 1, L_0x1ce1950, L_0x1ce1e00, C4<1>, C4<1>;
L_0x1ce1ec0 .delay (20,20,20) L_0x1ce1ec0/d;
L_0x1ce1f80/d .functor NOT 1, L_0x1ce1ec0, C4<0>, C4<0>, C4<0>;
L_0x1ce1f80 .delay (10,10,10) L_0x1ce1f80/d;
L_0x1ce2070/d .functor NOR 1, L_0x1ce1f80, L_0x1ce1d20, C4<0>, C4<0>;
L_0x1ce2070 .delay (20,20,20) L_0x1ce2070/d;
L_0x1ce2210/d .functor NOT 1, L_0x1ce2070, C4<0>, C4<0>, C4<0>;
L_0x1ce2210 .delay (10,10,10) L_0x1ce2210/d;
v0x1bbe560_0 .net "and_in0ncom", 0 0, L_0x1ce1f80; 1 drivers
v0x1bbe620_0 .net "and_in1com", 0 0, L_0x1ce1d20; 1 drivers
v0x1bbe6c0_0 .alias "in0", 0 0, v0x1bbef10_0;
v0x1bbe740_0 .alias "in1", 0 0, v0x1bbee10_0;
v0x1bbe7c0_0 .net "nand_in0ncom", 0 0, L_0x1ce1ec0; 1 drivers
v0x1bbe860_0 .net "nand_in1com", 0 0, L_0x1ce1c40; 1 drivers
v0x1bbe900_0 .net "ncom", 0 0, L_0x1ce1e00; 1 drivers
v0x1bbe9a0_0 .net "nor_wire", 0 0, L_0x1ce2070; 1 drivers
v0x1bbea40_0 .alias "result", 0 0, v0x1bbf170_0;
v0x1bbeb10_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bbd130 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bb8eb0;
 .timescale 0 0;
L_0x1ce2e40/d .functor NAND 1, L_0x1ce18b0, L_0x1ce2210, C4<1>, C4<1>;
L_0x1ce2e40 .delay (20,20,20) L_0x1ce2e40/d;
L_0x1ce2fb0/d .functor NOT 1, L_0x1ce2e40, C4<0>, C4<0>, C4<0>;
L_0x1ce2fb0 .delay (10,10,10) L_0x1ce2fb0/d;
L_0x1ce30c0/d .functor NAND 1, L_0x1ce19f0, L_0x1ce2790, C4<1>, C4<1>;
L_0x1ce30c0 .delay (20,20,20) L_0x1ce30c0/d;
L_0x1ce3180/d .functor NOT 1, L_0x1ce30c0, C4<0>, C4<0>, C4<0>;
L_0x1ce3180 .delay (10,10,10) L_0x1ce3180/d;
L_0x1ce3290/d .functor NOR 1, L_0x1ce3180, L_0x1ce2fb0, C4<0>, C4<0>;
L_0x1ce3290 .delay (20,20,20) L_0x1ce3290/d;
L_0x1ce33d0/d .functor NOT 1, L_0x1ce3290, C4<0>, C4<0>, C4<0>;
L_0x1ce33d0 .delay (10,10,10) L_0x1ce33d0/d;
v0x1bbdd10_0 .net "And_AB", 0 0, L_0x1ce2fb0; 1 drivers
v0x1bbddb0_0 .net "And_XorAB_C", 0 0, L_0x1ce3180; 1 drivers
v0x1bbde50_0 .net "Nand_AB", 0 0, L_0x1ce2e40; 1 drivers
v0x1bbdef0_0 .net "Nand_XorAB_C", 0 0, L_0x1ce30c0; 1 drivers
v0x1bbdf70_0 .net "Xor_AB", 0 0, L_0x1ce2790; 1 drivers
v0x1bbe040_0 .alias "a", 0 0, v0x1bbee90_0;
v0x1bbe190_0 .alias "b", 0 0, v0x1bbf170_0;
v0x1bbe210_0 .alias "carryin", 0 0, v0x1bbebf0_0;
v0x1bbe290_0 .alias "carryout", 0 0, v0x1bbec90_0;
v0x1bbe310_0 .net "nco", 0 0, L_0x1ce3290; 1 drivers
v0x1bbe3f0_0 .alias "sum", 0 0, v0x1bbf250_0;
S_0x1bbd7c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bbd130;
 .timescale 0 0;
L_0x1ce2380/d .functor NAND 1, L_0x1ce18b0, L_0x1ce2210, C4<1>, C4<1>;
L_0x1ce2380 .delay (20,20,20) L_0x1ce2380/d;
L_0x1ce2440/d .functor NOR 1, L_0x1ce18b0, L_0x1ce2210, C4<0>, C4<0>;
L_0x1ce2440 .delay (20,20,20) L_0x1ce2440/d;
L_0x1ce2520/d .functor NOT 1, L_0x1ce2440, C4<0>, C4<0>, C4<0>;
L_0x1ce2520 .delay (10,10,10) L_0x1ce2520/d;
L_0x1ce2630/d .functor NAND 1, L_0x1ce2520, L_0x1ce2380, C4<1>, C4<1>;
L_0x1ce2630 .delay (20,20,20) L_0x1ce2630/d;
L_0x1ce2790/d .functor NOT 1, L_0x1ce2630, C4<0>, C4<0>, C4<0>;
L_0x1ce2790 .delay (10,10,10) L_0x1ce2790/d;
v0x1bbd8b0_0 .alias "a", 0 0, v0x1bbee90_0;
v0x1bbd950_0 .alias "b", 0 0, v0x1bbf170_0;
v0x1bbd9f0_0 .net "nand_ab", 0 0, L_0x1ce2380; 1 drivers
v0x1bbda90_0 .net "nor_ab", 0 0, L_0x1ce2440; 1 drivers
v0x1bbdb10_0 .net "nxor_ab", 0 0, L_0x1ce2630; 1 drivers
v0x1bbdbb0_0 .net "or_ab", 0 0, L_0x1ce2520; 1 drivers
v0x1bbdc90_0 .alias "result", 0 0, v0x1bbdf70_0;
S_0x1bbd220 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bbd130;
 .timescale 0 0;
L_0x1ce28a0/d .functor NAND 1, L_0x1ce2790, L_0x1ce19f0, C4<1>, C4<1>;
L_0x1ce28a0 .delay (20,20,20) L_0x1ce28a0/d;
L_0x1ce29f0/d .functor NOR 1, L_0x1ce2790, L_0x1ce19f0, C4<0>, C4<0>;
L_0x1ce29f0 .delay (20,20,20) L_0x1ce29f0/d;
L_0x1ce2b60/d .functor NOT 1, L_0x1ce29f0, C4<0>, C4<0>, C4<0>;
L_0x1ce2b60 .delay (10,10,10) L_0x1ce2b60/d;
L_0x1ce2c20/d .functor NAND 1, L_0x1ce2b60, L_0x1ce28a0, C4<1>, C4<1>;
L_0x1ce2c20 .delay (20,20,20) L_0x1ce2c20/d;
L_0x1ce2d30/d .functor NOT 1, L_0x1ce2c20, C4<0>, C4<0>, C4<0>;
L_0x1ce2d30 .delay (10,10,10) L_0x1ce2d30/d;
v0x1bbd310_0 .alias "a", 0 0, v0x1bbdf70_0;
v0x1bbd3b0_0 .alias "b", 0 0, v0x1bbebf0_0;
v0x1bbd450_0 .net "nand_ab", 0 0, L_0x1ce28a0; 1 drivers
v0x1bbd4f0_0 .net "nor_ab", 0 0, L_0x1ce29f0; 1 drivers
v0x1bbd570_0 .net "nxor_ab", 0 0, L_0x1ce2c20; 1 drivers
v0x1bbd610_0 .net "or_ab", 0 0, L_0x1ce2b60; 1 drivers
v0x1bbd6f0_0 .alias "result", 0 0, v0x1bbf250_0;
S_0x1bbcbe0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bb8eb0;
 .timescale 0 0;
L_0x1ce3590/d .functor NAND 1, L_0x1ce18b0, L_0x1ce1950, C4<1>, C4<1>;
L_0x1ce3590 .delay (20,20,20) L_0x1ce3590/d;
L_0x1ce3650/d .functor NOR 1, L_0x1ce18b0, L_0x1ce1950, C4<0>, C4<0>;
L_0x1ce3650 .delay (20,20,20) L_0x1ce3650/d;
L_0x1ce37e0/d .functor NOT 1, L_0x1ce3650, C4<0>, C4<0>, C4<0>;
L_0x1ce37e0 .delay (10,10,10) L_0x1ce37e0/d;
L_0x1ce38d0/d .functor NAND 1, L_0x1ce37e0, L_0x1ce3590, C4<1>, C4<1>;
L_0x1ce38d0 .delay (20,20,20) L_0x1ce38d0/d;
L_0x1ce3a30/d .functor NOT 1, L_0x1ce38d0, C4<0>, C4<0>, C4<0>;
L_0x1ce3a30 .delay (10,10,10) L_0x1ce3a30/d;
v0x1bbccd0_0 .alias "a", 0 0, v0x1bbee90_0;
v0x1bbcd50_0 .alias "b", 0 0, v0x1bbef10_0;
v0x1bbce20_0 .net "nand_ab", 0 0, L_0x1ce3590; 1 drivers
v0x1bbcea0_0 .net "nor_ab", 0 0, L_0x1ce3650; 1 drivers
v0x1bbcf20_0 .net "nxor_ab", 0 0, L_0x1ce38d0; 1 drivers
v0x1bbcfa0_0 .net "or_ab", 0 0, L_0x1ce37e0; 1 drivers
v0x1bbd060_0 .alias "result", 0 0, v0x1bbf5f0_0;
S_0x1bbbff0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bb8eb0;
 .timescale 0 0;
L_0x1ce3b80/d .functor NAND 1, L_0x1ce18b0, L_0x1ce1950, C4<1>, C4<1>;
L_0x1ce3b80 .delay (20,20,20) L_0x1ce3b80/d;
L_0x1ce3cb0/d .functor NOT 1, L_0x1ce3b80, C4<0>, C4<0>, C4<0>;
L_0x1ce3cb0 .delay (10,10,10) L_0x1ce3cb0/d;
v0x1bbc860_0 .alias "a", 0 0, v0x1bbee90_0;
v0x1bbc900_0 .net "and_ab", 0 0, L_0x1ce3cb0; 1 drivers
v0x1bbc980_0 .alias "b", 0 0, v0x1bbef10_0;
v0x1bbca00_0 .net "nand_ab", 0 0, L_0x1ce3b80; 1 drivers
v0x1bbcae0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bbcb60_0 .alias "result", 0 0, v0x1bbf360_0;
S_0x1bbc0e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bbbff0;
 .timescale 0 0;
L_0x1ce3e00/d .functor NAND 1, L_0x1ce3cb0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ce3e00 .delay (20,20,20) L_0x1ce3e00/d;
L_0x1ce3ec0/d .functor NOT 1, L_0x1ce3e00, C4<0>, C4<0>, C4<0>;
L_0x1ce3ec0 .delay (10,10,10) L_0x1ce3ec0/d;
L_0x1ce3ff0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ce3ff0 .delay (10,10,10) L_0x1ce3ff0/d;
L_0x1ce40b0/d .functor NAND 1, L_0x1ce3b80, L_0x1ce3ff0, C4<1>, C4<1>;
L_0x1ce40b0 .delay (20,20,20) L_0x1ce40b0/d;
L_0x1ce4200/d .functor NOT 1, L_0x1ce40b0, C4<0>, C4<0>, C4<0>;
L_0x1ce4200 .delay (10,10,10) L_0x1ce4200/d;
L_0x1ce42f0/d .functor NOR 1, L_0x1ce4200, L_0x1ce3ec0, C4<0>, C4<0>;
L_0x1ce42f0 .delay (20,20,20) L_0x1ce42f0/d;
L_0x1ce4490/d .functor NOT 1, L_0x1ce42f0, C4<0>, C4<0>, C4<0>;
L_0x1ce4490 .delay (10,10,10) L_0x1ce4490/d;
v0x1bbc1d0_0 .net "and_in0ncom", 0 0, L_0x1ce4200; 1 drivers
v0x1bbc250_0 .net "and_in1com", 0 0, L_0x1ce3ec0; 1 drivers
v0x1bbc2d0_0 .alias "in0", 0 0, v0x1bbca00_0;
v0x1bbc370_0 .alias "in1", 0 0, v0x1bbc900_0;
v0x1bbc3f0_0 .net "nand_in0ncom", 0 0, L_0x1ce40b0; 1 drivers
v0x1bbc490_0 .net "nand_in1com", 0 0, L_0x1ce3e00; 1 drivers
v0x1bbc570_0 .net "ncom", 0 0, L_0x1ce3ff0; 1 drivers
v0x1bbc610_0 .net "nor_wire", 0 0, L_0x1ce42f0; 1 drivers
v0x1bbc6b0_0 .alias "result", 0 0, v0x1bbf360_0;
v0x1bbc780_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bbb550 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bb8eb0;
 .timescale 0 0;
L_0x1ce45c0/d .functor NOR 1, L_0x1ce18b0, L_0x1ce1950, C4<0>, C4<0>;
L_0x1ce45c0 .delay (20,20,20) L_0x1ce45c0/d;
L_0x1ce46f0/d .functor NOT 1, L_0x1ce45c0, C4<0>, C4<0>, C4<0>;
L_0x1ce46f0 .delay (10,10,10) L_0x1ce46f0/d;
v0x1bbbcd0_0 .alias "a", 0 0, v0x1bbee90_0;
v0x1bbbd50_0 .alias "b", 0 0, v0x1bbef10_0;
v0x1bbbdf0_0 .net "nor_ab", 0 0, L_0x1ce45c0; 1 drivers
v0x1bbbe70_0 .net "or_ab", 0 0, L_0x1ce46f0; 1 drivers
v0x1bbbef0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bbbf70_0 .alias "result", 0 0, v0x1bbf4e0_0;
S_0x1bbb640 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bbb550;
 .timescale 0 0;
L_0x1ce4840/d .functor NAND 1, L_0x1ce46f0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ce4840 .delay (20,20,20) L_0x1ce4840/d;
L_0x1ce4900/d .functor NOT 1, L_0x1ce4840, C4<0>, C4<0>, C4<0>;
L_0x1ce4900 .delay (10,10,10) L_0x1ce4900/d;
L_0x1ce4a30/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ce4a30 .delay (10,10,10) L_0x1ce4a30/d;
L_0x1ce4af0/d .functor NAND 1, L_0x1ce45c0, L_0x1ce4a30, C4<1>, C4<1>;
L_0x1ce4af0 .delay (20,20,20) L_0x1ce4af0/d;
L_0x1ce4c40/d .functor NOT 1, L_0x1ce4af0, C4<0>, C4<0>, C4<0>;
L_0x1ce4c40 .delay (10,10,10) L_0x1ce4c40/d;
L_0x1ce4d30/d .functor NOR 1, L_0x1ce4c40, L_0x1ce4900, C4<0>, C4<0>;
L_0x1ce4d30 .delay (20,20,20) L_0x1ce4d30/d;
L_0x1ce4ed0/d .functor NOT 1, L_0x1ce4d30, C4<0>, C4<0>, C4<0>;
L_0x1ce4ed0 .delay (10,10,10) L_0x1ce4ed0/d;
v0x1bbb730_0 .net "and_in0ncom", 0 0, L_0x1ce4c40; 1 drivers
v0x1bbb7b0_0 .net "and_in1com", 0 0, L_0x1ce4900; 1 drivers
v0x1bbb830_0 .alias "in0", 0 0, v0x1bbbdf0_0;
v0x1bbb8b0_0 .alias "in1", 0 0, v0x1bbbe70_0;
v0x1bbb930_0 .net "nand_in0ncom", 0 0, L_0x1ce4af0; 1 drivers
v0x1bbb9b0_0 .net "nand_in1com", 0 0, L_0x1ce4840; 1 drivers
v0x1bbba30_0 .net "ncom", 0 0, L_0x1ce4a30; 1 drivers
v0x1bbbab0_0 .net "nor_wire", 0 0, L_0x1ce4d30; 1 drivers
v0x1bbbb80_0 .alias "result", 0 0, v0x1bbf4e0_0;
v0x1bbbc50_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bb8fa0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bb8eb0;
 .timescale 0 0;
v0x1bbadd0_0 .alias "in0", 0 0, v0x1bbf250_0;
v0x1bbae50_0 .alias "in1", 0 0, v0x1bbf5f0_0;
v0x1bbaf00_0 .alias "in2", 0 0, v0x1bbf360_0;
v0x1bbafb0_0 .alias "in3", 0 0, v0x1bbf4e0_0;
v0x1bbb090_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bbb140_0 .alias "result", 0 0, v0x1bbf0a0_0;
v0x1bbb1c0_0 .net "sel0", 0 0, L_0x1ce6ff0; 1 drivers
v0x1bbb240_0 .net "sel1", 0 0, L_0x1ce7090; 1 drivers
v0x1bbb2c0_0 .net "sel2", 0 0, L_0x1ce71c0; 1 drivers
v0x1bbb370_0 .net "w0", 0 0, L_0x1ce5690; 1 drivers
v0x1bbb450_0 .net "w1", 0 0, L_0x1ce5e10; 1 drivers
v0x1bbb4d0_0 .net "w2", 0 0, L_0x1ce6660; 1 drivers
S_0x1bba680 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bb8fa0;
 .timescale 0 0;
L_0x1ce5000/d .functor NAND 1, L_0x1ce3a30, L_0x1ce6ff0, C4<1>, C4<1>;
L_0x1ce5000 .delay (20,20,20) L_0x1ce5000/d;
L_0x1ce50c0/d .functor NOT 1, L_0x1ce5000, C4<0>, C4<0>, C4<0>;
L_0x1ce50c0 .delay (10,10,10) L_0x1ce50c0/d;
L_0x1ce51f0/d .functor NOT 1, L_0x1ce6ff0, C4<0>, C4<0>, C4<0>;
L_0x1ce51f0 .delay (10,10,10) L_0x1ce51f0/d;
L_0x1ce5340/d .functor NAND 1, L_0x1ce2d30, L_0x1ce51f0, C4<1>, C4<1>;
L_0x1ce5340 .delay (20,20,20) L_0x1ce5340/d;
L_0x1ce5400/d .functor NOT 1, L_0x1ce5340, C4<0>, C4<0>, C4<0>;
L_0x1ce5400 .delay (10,10,10) L_0x1ce5400/d;
L_0x1ce54f0/d .functor NOR 1, L_0x1ce5400, L_0x1ce50c0, C4<0>, C4<0>;
L_0x1ce54f0 .delay (20,20,20) L_0x1ce54f0/d;
L_0x1ce5690/d .functor NOT 1, L_0x1ce54f0, C4<0>, C4<0>, C4<0>;
L_0x1ce5690 .delay (10,10,10) L_0x1ce5690/d;
v0x1bba770_0 .net "and_in0ncom", 0 0, L_0x1ce5400; 1 drivers
v0x1bba830_0 .net "and_in1com", 0 0, L_0x1ce50c0; 1 drivers
v0x1bba8d0_0 .alias "in0", 0 0, v0x1bbf250_0;
v0x1bba970_0 .alias "in1", 0 0, v0x1bbf5f0_0;
v0x1bba9f0_0 .net "nand_in0ncom", 0 0, L_0x1ce5340; 1 drivers
v0x1bbaa90_0 .net "nand_in1com", 0 0, L_0x1ce5000; 1 drivers
v0x1bbab30_0 .net "ncom", 0 0, L_0x1ce51f0; 1 drivers
v0x1bbabd0_0 .net "nor_wire", 0 0, L_0x1ce54f0; 1 drivers
v0x1bbac70_0 .alias "result", 0 0, v0x1bbb370_0;
v0x1bbacf0_0 .alias "sel0", 0 0, v0x1bbb1c0_0;
S_0x1bb9f30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bb8fa0;
 .timescale 0 0;
L_0x1ce57c0/d .functor NAND 1, L_0x1ce4ed0, L_0x1ce6ff0, C4<1>, C4<1>;
L_0x1ce57c0 .delay (20,20,20) L_0x1ce57c0/d;
L_0x1ce5880/d .functor NOT 1, L_0x1ce57c0, C4<0>, C4<0>, C4<0>;
L_0x1ce5880 .delay (10,10,10) L_0x1ce5880/d;
L_0x1ce59b0/d .functor NOT 1, L_0x1ce6ff0, C4<0>, C4<0>, C4<0>;
L_0x1ce59b0 .delay (10,10,10) L_0x1ce59b0/d;
L_0x1ce5a70/d .functor NAND 1, L_0x1ce4490, L_0x1ce59b0, C4<1>, C4<1>;
L_0x1ce5a70 .delay (20,20,20) L_0x1ce5a70/d;
L_0x1ce5b80/d .functor NOT 1, L_0x1ce5a70, C4<0>, C4<0>, C4<0>;
L_0x1ce5b80 .delay (10,10,10) L_0x1ce5b80/d;
L_0x1ce5c70/d .functor NOR 1, L_0x1ce5b80, L_0x1ce5880, C4<0>, C4<0>;
L_0x1ce5c70 .delay (20,20,20) L_0x1ce5c70/d;
L_0x1ce5e10/d .functor NOT 1, L_0x1ce5c70, C4<0>, C4<0>, C4<0>;
L_0x1ce5e10 .delay (10,10,10) L_0x1ce5e10/d;
v0x1bba020_0 .net "and_in0ncom", 0 0, L_0x1ce5b80; 1 drivers
v0x1bba0e0_0 .net "and_in1com", 0 0, L_0x1ce5880; 1 drivers
v0x1bba180_0 .alias "in0", 0 0, v0x1bbf360_0;
v0x1bba220_0 .alias "in1", 0 0, v0x1bbf4e0_0;
v0x1bba2a0_0 .net "nand_in0ncom", 0 0, L_0x1ce5a70; 1 drivers
v0x1bba340_0 .net "nand_in1com", 0 0, L_0x1ce57c0; 1 drivers
v0x1bba3e0_0 .net "ncom", 0 0, L_0x1ce59b0; 1 drivers
v0x1bba480_0 .net "nor_wire", 0 0, L_0x1ce5c70; 1 drivers
v0x1bba520_0 .alias "result", 0 0, v0x1bbb450_0;
v0x1bba5a0_0 .alias "sel0", 0 0, v0x1bbb1c0_0;
S_0x1bb97e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bb8fa0;
 .timescale 0 0;
L_0x1ce5f40/d .functor NAND 1, L_0x1ce5e10, L_0x1ce7090, C4<1>, C4<1>;
L_0x1ce5f40 .delay (20,20,20) L_0x1ce5f40/d;
L_0x1ce6090/d .functor NOT 1, L_0x1ce5f40, C4<0>, C4<0>, C4<0>;
L_0x1ce6090 .delay (10,10,10) L_0x1ce6090/d;
L_0x1ce61c0/d .functor NOT 1, L_0x1ce7090, C4<0>, C4<0>, C4<0>;
L_0x1ce61c0 .delay (10,10,10) L_0x1ce61c0/d;
L_0x1ce6280/d .functor NAND 1, L_0x1ce5690, L_0x1ce61c0, C4<1>, C4<1>;
L_0x1ce6280 .delay (20,20,20) L_0x1ce6280/d;
L_0x1ce63d0/d .functor NOT 1, L_0x1ce6280, C4<0>, C4<0>, C4<0>;
L_0x1ce63d0 .delay (10,10,10) L_0x1ce63d0/d;
L_0x1ce64c0/d .functor NOR 1, L_0x1ce63d0, L_0x1ce6090, C4<0>, C4<0>;
L_0x1ce64c0 .delay (20,20,20) L_0x1ce64c0/d;
L_0x1ce6660/d .functor NOT 1, L_0x1ce64c0, C4<0>, C4<0>, C4<0>;
L_0x1ce6660 .delay (10,10,10) L_0x1ce6660/d;
v0x1bb98d0_0 .net "and_in0ncom", 0 0, L_0x1ce63d0; 1 drivers
v0x1bb9990_0 .net "and_in1com", 0 0, L_0x1ce6090; 1 drivers
v0x1bb9a30_0 .alias "in0", 0 0, v0x1bbb370_0;
v0x1bb9ad0_0 .alias "in1", 0 0, v0x1bbb450_0;
v0x1bb9b50_0 .net "nand_in0ncom", 0 0, L_0x1ce6280; 1 drivers
v0x1bb9bf0_0 .net "nand_in1com", 0 0, L_0x1ce5f40; 1 drivers
v0x1bb9c90_0 .net "ncom", 0 0, L_0x1ce61c0; 1 drivers
v0x1bb9d30_0 .net "nor_wire", 0 0, L_0x1ce64c0; 1 drivers
v0x1bb9dd0_0 .alias "result", 0 0, v0x1bbb4d0_0;
v0x1bb9e50_0 .alias "sel0", 0 0, v0x1bbb240_0;
S_0x1bb9090 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bb8fa0;
 .timescale 0 0;
L_0x1ce6790/d .functor NAND 1, C4<0>, L_0x1ce71c0, C4<1>, C4<1>;
L_0x1ce6790 .delay (20,20,20) L_0x1ce6790/d;
L_0x1ce68f0/d .functor NOT 1, L_0x1ce6790, C4<0>, C4<0>, C4<0>;
L_0x1ce68f0 .delay (10,10,10) L_0x1ce68f0/d;
L_0x1ce6a20/d .functor NOT 1, L_0x1ce71c0, C4<0>, C4<0>, C4<0>;
L_0x1ce6a20 .delay (10,10,10) L_0x1ce6a20/d;
L_0x1ce6ae0/d .functor NAND 1, L_0x1ce6660, L_0x1ce6a20, C4<1>, C4<1>;
L_0x1ce6ae0 .delay (20,20,20) L_0x1ce6ae0/d;
L_0x1ce6c30/d .functor NOT 1, L_0x1ce6ae0, C4<0>, C4<0>, C4<0>;
L_0x1ce6c30 .delay (10,10,10) L_0x1ce6c30/d;
L_0x1ce6d20/d .functor NOR 1, L_0x1ce6c30, L_0x1ce68f0, C4<0>, C4<0>;
L_0x1ce6d20 .delay (20,20,20) L_0x1ce6d20/d;
L_0x1ce6ec0/d .functor NOT 1, L_0x1ce6d20, C4<0>, C4<0>, C4<0>;
L_0x1ce6ec0 .delay (10,10,10) L_0x1ce6ec0/d;
v0x1bb9180_0 .net "and_in0ncom", 0 0, L_0x1ce6c30; 1 drivers
v0x1bb9220_0 .net "and_in1com", 0 0, L_0x1ce68f0; 1 drivers
v0x1bb92c0_0 .alias "in0", 0 0, v0x1bbb4d0_0;
v0x1bb9360_0 .alias "in1", 0 0, v0x1bbb090_0;
v0x1bb93e0_0 .net "nand_in0ncom", 0 0, L_0x1ce6ae0; 1 drivers
v0x1bb9480_0 .net "nand_in1com", 0 0, L_0x1ce6790; 1 drivers
v0x1bb9560_0 .net "ncom", 0 0, L_0x1ce6a20; 1 drivers
v0x1bb9600_0 .net "nor_wire", 0 0, L_0x1ce6d20; 1 drivers
v0x1bb96a0_0 .alias "result", 0 0, v0x1bbf0a0_0;
v0x1bb9740_0 .alias "sel0", 0 0, v0x1bbb2c0_0;
S_0x1bb2200 .scope generate, "ALU32[22]" "ALU32[22]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1bb19e8 .param/l "i" 2 65, +C4<010110>;
S_0x1bb2330 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bb2200;
 .timescale 0 0;
L_0x1ce1a90/d .functor NOT 1, L_0x1ce7640, C4<0>, C4<0>, C4<0>;
L_0x1ce1a90 .delay (10,10,10) L_0x1ce1a90/d;
v0x1b9d7f0_0 .net "carryin", 0 0, L_0x1ce76e0; 1 drivers
v0x1bb82f0_0 .net "carryout", 0 0, L_0x1ce8fa0; 1 drivers
v0x1bb8370_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bb83f0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b9daa0_0 .net "notB", 0 0, L_0x1ce1a90; 1 drivers
v0x1bb8580_0 .net "operandA", 0 0, L_0x1ce75a0; 1 drivers
v0x1bb8600_0 .net "operandB", 0 0, L_0x1ce7640; 1 drivers
v0x1bb8710_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bb8790_0 .net "result", 0 0, L_0x1ceca90; 1 drivers
v0x1bb8860_0 .net "trueB", 0 0, L_0x1ce7de0; 1 drivers
v0x1bb88e0_0 .net "wAddSub", 0 0, L_0x1ce8900; 1 drivers
v0x1bb89f0_0 .net "wNandAnd", 0 0, L_0x1cea060; 1 drivers
v0x1bb8b70_0 .net "wNorOr", 0 0, L_0x1ceaaa0; 1 drivers
v0x1bb8c80_0 .net "wXor", 0 0, L_0x1ce9600; 1 drivers
L_0x1cecbc0 .part v0x1c53f70_0, 0, 1;
L_0x1cecc60 .part v0x1c53f70_0, 1, 1;
L_0x1cecd90 .part v0x1c53f70_0, 2, 1;
S_0x1bb7960 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bb2330;
 .timescale 0 0;
L_0x1ce7850/d .functor NAND 1, L_0x1ce1a90, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ce7850 .delay (20,20,20) L_0x1ce7850/d;
L_0x1ce78f0/d .functor NOT 1, L_0x1ce7850, C4<0>, C4<0>, C4<0>;
L_0x1ce78f0 .delay (10,10,10) L_0x1ce78f0/d;
L_0x1ce79d0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce79d0 .delay (10,10,10) L_0x1ce79d0/d;
L_0x1ce7a90/d .functor NAND 1, L_0x1ce7640, L_0x1ce79d0, C4<1>, C4<1>;
L_0x1ce7a90 .delay (20,20,20) L_0x1ce7a90/d;
L_0x1ce7b50/d .functor NOT 1, L_0x1ce7a90, C4<0>, C4<0>, C4<0>;
L_0x1ce7b50 .delay (10,10,10) L_0x1ce7b50/d;
L_0x1ce7c40/d .functor NOR 1, L_0x1ce7b50, L_0x1ce78f0, C4<0>, C4<0>;
L_0x1ce7c40 .delay (20,20,20) L_0x1ce7c40/d;
L_0x1ce7de0/d .functor NOT 1, L_0x1ce7c40, C4<0>, C4<0>, C4<0>;
L_0x1ce7de0 .delay (10,10,10) L_0x1ce7de0/d;
v0x1bb7a50_0 .net "and_in0ncom", 0 0, L_0x1ce7b50; 1 drivers
v0x1bb7b10_0 .net "and_in1com", 0 0, L_0x1ce78f0; 1 drivers
v0x1bb7bb0_0 .alias "in0", 0 0, v0x1bb8600_0;
v0x1bb7c30_0 .alias "in1", 0 0, v0x1b9daa0_0;
v0x1bb7cb0_0 .net "nand_in0ncom", 0 0, L_0x1ce7a90; 1 drivers
v0x1bb7d50_0 .net "nand_in1com", 0 0, L_0x1ce7850; 1 drivers
v0x1bb7df0_0 .net "ncom", 0 0, L_0x1ce79d0; 1 drivers
v0x1bb7e90_0 .net "nor_wire", 0 0, L_0x1ce7c40; 1 drivers
v0x1bb7f30_0 .alias "result", 0 0, v0x1bb8860_0;
v0x1bb8000_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bb6620 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bb2330;
 .timescale 0 0;
L_0x1ce8a10/d .functor NAND 1, L_0x1ce75a0, L_0x1ce7de0, C4<1>, C4<1>;
L_0x1ce8a10 .delay (20,20,20) L_0x1ce8a10/d;
L_0x1ce8b80/d .functor NOT 1, L_0x1ce8a10, C4<0>, C4<0>, C4<0>;
L_0x1ce8b80 .delay (10,10,10) L_0x1ce8b80/d;
L_0x1ce8c90/d .functor NAND 1, L_0x1ce76e0, L_0x1ce8360, C4<1>, C4<1>;
L_0x1ce8c90 .delay (20,20,20) L_0x1ce8c90/d;
L_0x1ce8d50/d .functor NOT 1, L_0x1ce8c90, C4<0>, C4<0>, C4<0>;
L_0x1ce8d50 .delay (10,10,10) L_0x1ce8d50/d;
L_0x1ce8e60/d .functor NOR 1, L_0x1ce8d50, L_0x1ce8b80, C4<0>, C4<0>;
L_0x1ce8e60 .delay (20,20,20) L_0x1ce8e60/d;
L_0x1ce8fa0/d .functor NOT 1, L_0x1ce8e60, C4<0>, C4<0>, C4<0>;
L_0x1ce8fa0 .delay (10,10,10) L_0x1ce8fa0/d;
v0x1bb7200_0 .net "And_AB", 0 0, L_0x1ce8b80; 1 drivers
v0x1bb72a0_0 .net "And_XorAB_C", 0 0, L_0x1ce8d50; 1 drivers
v0x1bb7340_0 .net "Nand_AB", 0 0, L_0x1ce8a10; 1 drivers
v0x1bb73e0_0 .net "Nand_XorAB_C", 0 0, L_0x1ce8c90; 1 drivers
v0x1bb7460_0 .net "Xor_AB", 0 0, L_0x1ce8360; 1 drivers
v0x1bb7530_0 .alias "a", 0 0, v0x1bb8580_0;
v0x1bb7680_0 .alias "b", 0 0, v0x1bb8860_0;
v0x1bb7700_0 .alias "carryin", 0 0, v0x1b9d7f0_0;
v0x1bb7780_0 .alias "carryout", 0 0, v0x1bb82f0_0;
v0x1bb7800_0 .net "nco", 0 0, L_0x1ce8e60; 1 drivers
v0x1bb78e0_0 .alias "sum", 0 0, v0x1bb88e0_0;
S_0x1bb6cb0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bb6620;
 .timescale 0 0;
L_0x1ce7f50/d .functor NAND 1, L_0x1ce75a0, L_0x1ce7de0, C4<1>, C4<1>;
L_0x1ce7f50 .delay (20,20,20) L_0x1ce7f50/d;
L_0x1ce8010/d .functor NOR 1, L_0x1ce75a0, L_0x1ce7de0, C4<0>, C4<0>;
L_0x1ce8010 .delay (20,20,20) L_0x1ce8010/d;
L_0x1ce80f0/d .functor NOT 1, L_0x1ce8010, C4<0>, C4<0>, C4<0>;
L_0x1ce80f0 .delay (10,10,10) L_0x1ce80f0/d;
L_0x1ce8200/d .functor NAND 1, L_0x1ce80f0, L_0x1ce7f50, C4<1>, C4<1>;
L_0x1ce8200 .delay (20,20,20) L_0x1ce8200/d;
L_0x1ce8360/d .functor NOT 1, L_0x1ce8200, C4<0>, C4<0>, C4<0>;
L_0x1ce8360 .delay (10,10,10) L_0x1ce8360/d;
v0x1bb6da0_0 .alias "a", 0 0, v0x1bb8580_0;
v0x1bb6e40_0 .alias "b", 0 0, v0x1bb8860_0;
v0x1bb6ee0_0 .net "nand_ab", 0 0, L_0x1ce7f50; 1 drivers
v0x1bb6f80_0 .net "nor_ab", 0 0, L_0x1ce8010; 1 drivers
v0x1bb7000_0 .net "nxor_ab", 0 0, L_0x1ce8200; 1 drivers
v0x1bb70a0_0 .net "or_ab", 0 0, L_0x1ce80f0; 1 drivers
v0x1bb7180_0 .alias "result", 0 0, v0x1bb7460_0;
S_0x1bb6710 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bb6620;
 .timescale 0 0;
L_0x1ce8470/d .functor NAND 1, L_0x1ce8360, L_0x1ce76e0, C4<1>, C4<1>;
L_0x1ce8470 .delay (20,20,20) L_0x1ce8470/d;
L_0x1ce85c0/d .functor NOR 1, L_0x1ce8360, L_0x1ce76e0, C4<0>, C4<0>;
L_0x1ce85c0 .delay (20,20,20) L_0x1ce85c0/d;
L_0x1ce8730/d .functor NOT 1, L_0x1ce85c0, C4<0>, C4<0>, C4<0>;
L_0x1ce8730 .delay (10,10,10) L_0x1ce8730/d;
L_0x1ce87f0/d .functor NAND 1, L_0x1ce8730, L_0x1ce8470, C4<1>, C4<1>;
L_0x1ce87f0 .delay (20,20,20) L_0x1ce87f0/d;
L_0x1ce8900/d .functor NOT 1, L_0x1ce87f0, C4<0>, C4<0>, C4<0>;
L_0x1ce8900 .delay (10,10,10) L_0x1ce8900/d;
v0x1bb6800_0 .alias "a", 0 0, v0x1bb7460_0;
v0x1bb68a0_0 .alias "b", 0 0, v0x1b9d7f0_0;
v0x1bb6940_0 .net "nand_ab", 0 0, L_0x1ce8470; 1 drivers
v0x1bb69e0_0 .net "nor_ab", 0 0, L_0x1ce85c0; 1 drivers
v0x1bb6a60_0 .net "nxor_ab", 0 0, L_0x1ce87f0; 1 drivers
v0x1bb6b00_0 .net "or_ab", 0 0, L_0x1ce8730; 1 drivers
v0x1bb6be0_0 .alias "result", 0 0, v0x1bb88e0_0;
S_0x1bb60d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bb2330;
 .timescale 0 0;
L_0x1ce9160/d .functor NAND 1, L_0x1ce75a0, L_0x1ce7640, C4<1>, C4<1>;
L_0x1ce9160 .delay (20,20,20) L_0x1ce9160/d;
L_0x1ce9220/d .functor NOR 1, L_0x1ce75a0, L_0x1ce7640, C4<0>, C4<0>;
L_0x1ce9220 .delay (20,20,20) L_0x1ce9220/d;
L_0x1ce93b0/d .functor NOT 1, L_0x1ce9220, C4<0>, C4<0>, C4<0>;
L_0x1ce93b0 .delay (10,10,10) L_0x1ce93b0/d;
L_0x1ce94a0/d .functor NAND 1, L_0x1ce93b0, L_0x1ce9160, C4<1>, C4<1>;
L_0x1ce94a0 .delay (20,20,20) L_0x1ce94a0/d;
L_0x1ce9600/d .functor NOT 1, L_0x1ce94a0, C4<0>, C4<0>, C4<0>;
L_0x1ce9600 .delay (10,10,10) L_0x1ce9600/d;
v0x1bb61c0_0 .alias "a", 0 0, v0x1bb8580_0;
v0x1bb6240_0 .alias "b", 0 0, v0x1bb8600_0;
v0x1bb6310_0 .net "nand_ab", 0 0, L_0x1ce9160; 1 drivers
v0x1bb6390_0 .net "nor_ab", 0 0, L_0x1ce9220; 1 drivers
v0x1bb6410_0 .net "nxor_ab", 0 0, L_0x1ce94a0; 1 drivers
v0x1bb6490_0 .net "or_ab", 0 0, L_0x1ce93b0; 1 drivers
v0x1bb6550_0 .alias "result", 0 0, v0x1bb8c80_0;
S_0x1bb54e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bb2330;
 .timescale 0 0;
L_0x1ce9750/d .functor NAND 1, L_0x1ce75a0, L_0x1ce7640, C4<1>, C4<1>;
L_0x1ce9750 .delay (20,20,20) L_0x1ce9750/d;
L_0x1ce9880/d .functor NOT 1, L_0x1ce9750, C4<0>, C4<0>, C4<0>;
L_0x1ce9880 .delay (10,10,10) L_0x1ce9880/d;
v0x1bb5d50_0 .alias "a", 0 0, v0x1bb8580_0;
v0x1bb5df0_0 .net "and_ab", 0 0, L_0x1ce9880; 1 drivers
v0x1bb5e70_0 .alias "b", 0 0, v0x1bb8600_0;
v0x1bb5ef0_0 .net "nand_ab", 0 0, L_0x1ce9750; 1 drivers
v0x1bb5fd0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bb6050_0 .alias "result", 0 0, v0x1bb89f0_0;
S_0x1bb55d0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1bb54e0;
 .timescale 0 0;
L_0x1ce99d0/d .functor NAND 1, L_0x1ce9880, v0x1bed730_0, C4<1>, C4<1>;
L_0x1ce99d0 .delay (20,20,20) L_0x1ce99d0/d;
L_0x1ce9a90/d .functor NOT 1, L_0x1ce99d0, C4<0>, C4<0>, C4<0>;
L_0x1ce9a90 .delay (10,10,10) L_0x1ce9a90/d;
L_0x1ce9bc0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1ce9bc0 .delay (10,10,10) L_0x1ce9bc0/d;
L_0x1ce9c80/d .functor NAND 1, L_0x1ce9750, L_0x1ce9bc0, C4<1>, C4<1>;
L_0x1ce9c80 .delay (20,20,20) L_0x1ce9c80/d;
L_0x1ce9dd0/d .functor NOT 1, L_0x1ce9c80, C4<0>, C4<0>, C4<0>;
L_0x1ce9dd0 .delay (10,10,10) L_0x1ce9dd0/d;
L_0x1ce9ec0/d .functor NOR 1, L_0x1ce9dd0, L_0x1ce9a90, C4<0>, C4<0>;
L_0x1ce9ec0 .delay (20,20,20) L_0x1ce9ec0/d;
L_0x1cea060/d .functor NOT 1, L_0x1ce9ec0, C4<0>, C4<0>, C4<0>;
L_0x1cea060 .delay (10,10,10) L_0x1cea060/d;
v0x1bb56c0_0 .net "and_in0ncom", 0 0, L_0x1ce9dd0; 1 drivers
v0x1bb5740_0 .net "and_in1com", 0 0, L_0x1ce9a90; 1 drivers
v0x1bb57c0_0 .alias "in0", 0 0, v0x1bb5ef0_0;
v0x1bb5860_0 .alias "in1", 0 0, v0x1bb5df0_0;
v0x1bb58e0_0 .net "nand_in0ncom", 0 0, L_0x1ce9c80; 1 drivers
v0x1bb5980_0 .net "nand_in1com", 0 0, L_0x1ce99d0; 1 drivers
v0x1bb5a60_0 .net "ncom", 0 0, L_0x1ce9bc0; 1 drivers
v0x1bb5b00_0 .net "nor_wire", 0 0, L_0x1ce9ec0; 1 drivers
v0x1bb5ba0_0 .alias "result", 0 0, v0x1bb89f0_0;
v0x1bb5c70_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bb4a40 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bb2330;
 .timescale 0 0;
L_0x1cea190/d .functor NOR 1, L_0x1ce75a0, L_0x1ce7640, C4<0>, C4<0>;
L_0x1cea190 .delay (20,20,20) L_0x1cea190/d;
L_0x1cea2c0/d .functor NOT 1, L_0x1cea190, C4<0>, C4<0>, C4<0>;
L_0x1cea2c0 .delay (10,10,10) L_0x1cea2c0/d;
v0x1bb51c0_0 .alias "a", 0 0, v0x1bb8580_0;
v0x1bb5240_0 .alias "b", 0 0, v0x1bb8600_0;
v0x1bb52e0_0 .net "nor_ab", 0 0, L_0x1cea190; 1 drivers
v0x1bb5360_0 .net "or_ab", 0 0, L_0x1cea2c0; 1 drivers
v0x1bb53e0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bb5460_0 .alias "result", 0 0, v0x1bb8b70_0;
S_0x1bb4b30 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bb4a40;
 .timescale 0 0;
L_0x1cea410/d .functor NAND 1, L_0x1cea2c0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cea410 .delay (20,20,20) L_0x1cea410/d;
L_0x1cea4d0/d .functor NOT 1, L_0x1cea410, C4<0>, C4<0>, C4<0>;
L_0x1cea4d0 .delay (10,10,10) L_0x1cea4d0/d;
L_0x1cea600/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cea600 .delay (10,10,10) L_0x1cea600/d;
L_0x1cea6c0/d .functor NAND 1, L_0x1cea190, L_0x1cea600, C4<1>, C4<1>;
L_0x1cea6c0 .delay (20,20,20) L_0x1cea6c0/d;
L_0x1cea810/d .functor NOT 1, L_0x1cea6c0, C4<0>, C4<0>, C4<0>;
L_0x1cea810 .delay (10,10,10) L_0x1cea810/d;
L_0x1cea900/d .functor NOR 1, L_0x1cea810, L_0x1cea4d0, C4<0>, C4<0>;
L_0x1cea900 .delay (20,20,20) L_0x1cea900/d;
L_0x1ceaaa0/d .functor NOT 1, L_0x1cea900, C4<0>, C4<0>, C4<0>;
L_0x1ceaaa0 .delay (10,10,10) L_0x1ceaaa0/d;
v0x1bb4c20_0 .net "and_in0ncom", 0 0, L_0x1cea810; 1 drivers
v0x1bb4ca0_0 .net "and_in1com", 0 0, L_0x1cea4d0; 1 drivers
v0x1bb4d20_0 .alias "in0", 0 0, v0x1bb52e0_0;
v0x1bb4da0_0 .alias "in1", 0 0, v0x1bb5360_0;
v0x1bb4e20_0 .net "nand_in0ncom", 0 0, L_0x1cea6c0; 1 drivers
v0x1bb4ea0_0 .net "nand_in1com", 0 0, L_0x1cea410; 1 drivers
v0x1bb4f20_0 .net "ncom", 0 0, L_0x1cea600; 1 drivers
v0x1bb4fa0_0 .net "nor_wire", 0 0, L_0x1cea900; 1 drivers
v0x1bb5070_0 .alias "result", 0 0, v0x1bb8b70_0;
v0x1bb5140_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bb2420 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bb2330;
 .timescale 0 0;
v0x1bb4290_0 .alias "in0", 0 0, v0x1bb88e0_0;
v0x1bb4340_0 .alias "in1", 0 0, v0x1bb8c80_0;
v0x1bb43f0_0 .alias "in2", 0 0, v0x1bb89f0_0;
v0x1bb44a0_0 .alias "in3", 0 0, v0x1bb8b70_0;
v0x1bb4580_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1bb4630_0 .alias "result", 0 0, v0x1bb8790_0;
v0x1bb46b0_0 .net "sel0", 0 0, L_0x1cecbc0; 1 drivers
v0x1bb4730_0 .net "sel1", 0 0, L_0x1cecc60; 1 drivers
v0x1bb47b0_0 .net "sel2", 0 0, L_0x1cecd90; 1 drivers
v0x1bb4860_0 .net "w0", 0 0, L_0x1ceb260; 1 drivers
v0x1bb4940_0 .net "w1", 0 0, L_0x1ceb9e0; 1 drivers
v0x1bb49c0_0 .net "w2", 0 0, L_0x1cec230; 1 drivers
S_0x1bb3ae0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1bb2420;
 .timescale 0 0;
L_0x1ceabd0/d .functor NAND 1, L_0x1ce9600, L_0x1cecbc0, C4<1>, C4<1>;
L_0x1ceabd0 .delay (20,20,20) L_0x1ceabd0/d;
L_0x1ceac90/d .functor NOT 1, L_0x1ceabd0, C4<0>, C4<0>, C4<0>;
L_0x1ceac90 .delay (10,10,10) L_0x1ceac90/d;
L_0x1ceadc0/d .functor NOT 1, L_0x1cecbc0, C4<0>, C4<0>, C4<0>;
L_0x1ceadc0 .delay (10,10,10) L_0x1ceadc0/d;
L_0x1ceaf10/d .functor NAND 1, L_0x1ce8900, L_0x1ceadc0, C4<1>, C4<1>;
L_0x1ceaf10 .delay (20,20,20) L_0x1ceaf10/d;
L_0x1ceafd0/d .functor NOT 1, L_0x1ceaf10, C4<0>, C4<0>, C4<0>;
L_0x1ceafd0 .delay (10,10,10) L_0x1ceafd0/d;
L_0x1ceb0c0/d .functor NOR 1, L_0x1ceafd0, L_0x1ceac90, C4<0>, C4<0>;
L_0x1ceb0c0 .delay (20,20,20) L_0x1ceb0c0/d;
L_0x1ceb260/d .functor NOT 1, L_0x1ceb0c0, C4<0>, C4<0>, C4<0>;
L_0x1ceb260 .delay (10,10,10) L_0x1ceb260/d;
v0x1bb3bd0_0 .net "and_in0ncom", 0 0, L_0x1ceafd0; 1 drivers
v0x1bb3c90_0 .net "and_in1com", 0 0, L_0x1ceac90; 1 drivers
v0x1bb3d30_0 .alias "in0", 0 0, v0x1bb88e0_0;
v0x1bb3dd0_0 .alias "in1", 0 0, v0x1bb8c80_0;
v0x1bb3e80_0 .net "nand_in0ncom", 0 0, L_0x1ceaf10; 1 drivers
v0x1bb3f20_0 .net "nand_in1com", 0 0, L_0x1ceabd0; 1 drivers
v0x1bb3fc0_0 .net "ncom", 0 0, L_0x1ceadc0; 1 drivers
v0x1bb4060_0 .net "nor_wire", 0 0, L_0x1ceb0c0; 1 drivers
v0x1bb4100_0 .alias "result", 0 0, v0x1bb4860_0;
v0x1bb4180_0 .alias "sel0", 0 0, v0x1bb46b0_0;
S_0x1bb3390 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1bb2420;
 .timescale 0 0;
L_0x1ceb390/d .functor NAND 1, L_0x1ceaaa0, L_0x1cecbc0, C4<1>, C4<1>;
L_0x1ceb390 .delay (20,20,20) L_0x1ceb390/d;
L_0x1ceb450/d .functor NOT 1, L_0x1ceb390, C4<0>, C4<0>, C4<0>;
L_0x1ceb450 .delay (10,10,10) L_0x1ceb450/d;
L_0x1ceb580/d .functor NOT 1, L_0x1cecbc0, C4<0>, C4<0>, C4<0>;
L_0x1ceb580 .delay (10,10,10) L_0x1ceb580/d;
L_0x1ceb640/d .functor NAND 1, L_0x1cea060, L_0x1ceb580, C4<1>, C4<1>;
L_0x1ceb640 .delay (20,20,20) L_0x1ceb640/d;
L_0x1ceb750/d .functor NOT 1, L_0x1ceb640, C4<0>, C4<0>, C4<0>;
L_0x1ceb750 .delay (10,10,10) L_0x1ceb750/d;
L_0x1ceb840/d .functor NOR 1, L_0x1ceb750, L_0x1ceb450, C4<0>, C4<0>;
L_0x1ceb840 .delay (20,20,20) L_0x1ceb840/d;
L_0x1ceb9e0/d .functor NOT 1, L_0x1ceb840, C4<0>, C4<0>, C4<0>;
L_0x1ceb9e0 .delay (10,10,10) L_0x1ceb9e0/d;
v0x1bb3480_0 .net "and_in0ncom", 0 0, L_0x1ceb750; 1 drivers
v0x1bb3540_0 .net "and_in1com", 0 0, L_0x1ceb450; 1 drivers
v0x1bb35e0_0 .alias "in0", 0 0, v0x1bb89f0_0;
v0x1bb3680_0 .alias "in1", 0 0, v0x1bb8b70_0;
v0x1bb3700_0 .net "nand_in0ncom", 0 0, L_0x1ceb640; 1 drivers
v0x1bb37a0_0 .net "nand_in1com", 0 0, L_0x1ceb390; 1 drivers
v0x1bb3840_0 .net "ncom", 0 0, L_0x1ceb580; 1 drivers
v0x1bb38e0_0 .net "nor_wire", 0 0, L_0x1ceb840; 1 drivers
v0x1bb3980_0 .alias "result", 0 0, v0x1bb4940_0;
v0x1bb3a00_0 .alias "sel0", 0 0, v0x1bb46b0_0;
S_0x1bb2c40 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1bb2420;
 .timescale 0 0;
L_0x1cebb10/d .functor NAND 1, L_0x1ceb9e0, L_0x1cecc60, C4<1>, C4<1>;
L_0x1cebb10 .delay (20,20,20) L_0x1cebb10/d;
L_0x1cebc60/d .functor NOT 1, L_0x1cebb10, C4<0>, C4<0>, C4<0>;
L_0x1cebc60 .delay (10,10,10) L_0x1cebc60/d;
L_0x1cebd90/d .functor NOT 1, L_0x1cecc60, C4<0>, C4<0>, C4<0>;
L_0x1cebd90 .delay (10,10,10) L_0x1cebd90/d;
L_0x1cebe50/d .functor NAND 1, L_0x1ceb260, L_0x1cebd90, C4<1>, C4<1>;
L_0x1cebe50 .delay (20,20,20) L_0x1cebe50/d;
L_0x1cebfa0/d .functor NOT 1, L_0x1cebe50, C4<0>, C4<0>, C4<0>;
L_0x1cebfa0 .delay (10,10,10) L_0x1cebfa0/d;
L_0x1cec090/d .functor NOR 1, L_0x1cebfa0, L_0x1cebc60, C4<0>, C4<0>;
L_0x1cec090 .delay (20,20,20) L_0x1cec090/d;
L_0x1cec230/d .functor NOT 1, L_0x1cec090, C4<0>, C4<0>, C4<0>;
L_0x1cec230 .delay (10,10,10) L_0x1cec230/d;
v0x1bb2d30_0 .net "and_in0ncom", 0 0, L_0x1cebfa0; 1 drivers
v0x1bb2df0_0 .net "and_in1com", 0 0, L_0x1cebc60; 1 drivers
v0x1bb2e90_0 .alias "in0", 0 0, v0x1bb4860_0;
v0x1bb2f30_0 .alias "in1", 0 0, v0x1bb4940_0;
v0x1bb2fb0_0 .net "nand_in0ncom", 0 0, L_0x1cebe50; 1 drivers
v0x1bb3050_0 .net "nand_in1com", 0 0, L_0x1cebb10; 1 drivers
v0x1bb30f0_0 .net "ncom", 0 0, L_0x1cebd90; 1 drivers
v0x1bb3190_0 .net "nor_wire", 0 0, L_0x1cec090; 1 drivers
v0x1bb3230_0 .alias "result", 0 0, v0x1bb49c0_0;
v0x1bb32b0_0 .alias "sel0", 0 0, v0x1bb4730_0;
S_0x1bb2510 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1bb2420;
 .timescale 0 0;
L_0x1cec360/d .functor NAND 1, C4<0>, L_0x1cecd90, C4<1>, C4<1>;
L_0x1cec360 .delay (20,20,20) L_0x1cec360/d;
L_0x1cec4c0/d .functor NOT 1, L_0x1cec360, C4<0>, C4<0>, C4<0>;
L_0x1cec4c0 .delay (10,10,10) L_0x1cec4c0/d;
L_0x1cec5f0/d .functor NOT 1, L_0x1cecd90, C4<0>, C4<0>, C4<0>;
L_0x1cec5f0 .delay (10,10,10) L_0x1cec5f0/d;
L_0x1cec6b0/d .functor NAND 1, L_0x1cec230, L_0x1cec5f0, C4<1>, C4<1>;
L_0x1cec6b0 .delay (20,20,20) L_0x1cec6b0/d;
L_0x1cec800/d .functor NOT 1, L_0x1cec6b0, C4<0>, C4<0>, C4<0>;
L_0x1cec800 .delay (10,10,10) L_0x1cec800/d;
L_0x1cec8f0/d .functor NOR 1, L_0x1cec800, L_0x1cec4c0, C4<0>, C4<0>;
L_0x1cec8f0 .delay (20,20,20) L_0x1cec8f0/d;
L_0x1ceca90/d .functor NOT 1, L_0x1cec8f0, C4<0>, C4<0>, C4<0>;
L_0x1ceca90 .delay (10,10,10) L_0x1ceca90/d;
v0x1bb2600_0 .net "and_in0ncom", 0 0, L_0x1cec800; 1 drivers
v0x1bb2680_0 .net "and_in1com", 0 0, L_0x1cec4c0; 1 drivers
v0x1bb2720_0 .alias "in0", 0 0, v0x1bb49c0_0;
v0x1bb27c0_0 .alias "in1", 0 0, v0x1bb4580_0;
v0x1bb2840_0 .net "nand_in0ncom", 0 0, L_0x1cec6b0; 1 drivers
v0x1bb28e0_0 .net "nand_in1com", 0 0, L_0x1cec360; 1 drivers
v0x1bb29c0_0 .net "ncom", 0 0, L_0x1cec5f0; 1 drivers
v0x1bb2a60_0 .net "nor_wire", 0 0, L_0x1cec8f0; 1 drivers
v0x1bb2b00_0 .alias "result", 0 0, v0x1bb8790_0;
v0x1bb2ba0_0 .alias "sel0", 0 0, v0x1bb47b0_0;
S_0x1bab890 .scope generate, "ALU32[23]" "ALU32[23]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1baa268 .param/l "i" 2 65, +C4<010111>;
S_0x1bab9c0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1bab890;
 .timescale 0 0;
L_0x1ce7780/d .functor NOT 1, L_0x1ced110, C4<0>, C4<0>, C4<0>;
L_0x1ce7780 .delay (10,10,10) L_0x1ce7780/d;
v0x1bb16c0_0 .net "carryin", 0 0, L_0x1ced1b0; 1 drivers
v0x1bb1760_0 .net "carryout", 0 0, L_0x1ceec00; 1 drivers
v0x1bb17e0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1bb1860_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1bb18e0_0 .net "notB", 0 0, L_0x1ce7780; 1 drivers
v0x1bb1960_0 .net "operandA", 0 0, L_0x1ced070; 1 drivers
v0x1bb1a20_0 .net "operandB", 0 0, L_0x1ced110; 1 drivers
v0x1bb1b30_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bb1bb0_0 .net "result", 0 0, L_0x1cf26f0; 1 drivers
v0x1bb1c80_0 .net "trueB", 0 0, L_0x1ceda40; 1 drivers
v0x1bb1d60_0 .net "wAddSub", 0 0, L_0x1cee560; 1 drivers
v0x1bb1e70_0 .net "wNandAnd", 0 0, L_0x1cefcc0; 1 drivers
v0x1bb1ff0_0 .net "wNorOr", 0 0, L_0x1cf0700; 1 drivers
v0x1bb2100_0 .net "wXor", 0 0, L_0x1cef260; 1 drivers
L_0x1cf2820 .part v0x1c53f70_0, 0, 1;
L_0x1cf28c0 .part v0x1c53f70_0, 1, 1;
L_0x1cf29f0 .part v0x1c53f70_0, 2, 1;
S_0x1bb0fc0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1bab9c0;
 .timescale 0 0;
L_0x1ced430/d .functor NAND 1, L_0x1ce7780, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ced430 .delay (20,20,20) L_0x1ced430/d;
L_0x1ced510/d .functor NOT 1, L_0x1ced430, C4<0>, C4<0>, C4<0>;
L_0x1ced510 .delay (10,10,10) L_0x1ced510/d;
L_0x1ced610/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ced610 .delay (10,10,10) L_0x1ced610/d;
L_0x1ced6d0/d .functor NAND 1, L_0x1ced110, L_0x1ced610, C4<1>, C4<1>;
L_0x1ced6d0 .delay (20,20,20) L_0x1ced6d0/d;
L_0x1ced790/d .functor NOT 1, L_0x1ced6d0, C4<0>, C4<0>, C4<0>;
L_0x1ced790 .delay (10,10,10) L_0x1ced790/d;
L_0x1ced8a0/d .functor NOR 1, L_0x1ced790, L_0x1ced510, C4<0>, C4<0>;
L_0x1ced8a0 .delay (20,20,20) L_0x1ced8a0/d;
L_0x1ceda40/d .functor NOT 1, L_0x1ced8a0, C4<0>, C4<0>, C4<0>;
L_0x1ceda40 .delay (10,10,10) L_0x1ceda40/d;
v0x1bb10b0_0 .net "and_in0ncom", 0 0, L_0x1ced790; 1 drivers
v0x1bb1130_0 .net "and_in1com", 0 0, L_0x1ced510; 1 drivers
v0x1bb11b0_0 .alias "in0", 0 0, v0x1bb1a20_0;
v0x1bb1230_0 .alias "in1", 0 0, v0x1bb18e0_0;
v0x1bb12b0_0 .net "nand_in0ncom", 0 0, L_0x1ced6d0; 1 drivers
v0x1bb1330_0 .net "nand_in1com", 0 0, L_0x1ced430; 1 drivers
v0x1bb13d0_0 .net "ncom", 0 0, L_0x1ced610; 1 drivers
v0x1bb1470_0 .net "nor_wire", 0 0, L_0x1ced8a0; 1 drivers
v0x1bb1510_0 .alias "result", 0 0, v0x1bb1c80_0;
v0x1bb15e0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1bafc80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1bab9c0;
 .timescale 0 0;
L_0x1cee670/d .functor NAND 1, L_0x1ced070, L_0x1ceda40, C4<1>, C4<1>;
L_0x1cee670 .delay (20,20,20) L_0x1cee670/d;
L_0x1cee7e0/d .functor NOT 1, L_0x1cee670, C4<0>, C4<0>, C4<0>;
L_0x1cee7e0 .delay (10,10,10) L_0x1cee7e0/d;
L_0x1cee8f0/d .functor NAND 1, L_0x1ced1b0, L_0x1cedfc0, C4<1>, C4<1>;
L_0x1cee8f0 .delay (20,20,20) L_0x1cee8f0/d;
L_0x1cee9b0/d .functor NOT 1, L_0x1cee8f0, C4<0>, C4<0>, C4<0>;
L_0x1cee9b0 .delay (10,10,10) L_0x1cee9b0/d;
L_0x1ceeac0/d .functor NOR 1, L_0x1cee9b0, L_0x1cee7e0, C4<0>, C4<0>;
L_0x1ceeac0 .delay (20,20,20) L_0x1ceeac0/d;
L_0x1ceec00/d .functor NOT 1, L_0x1ceeac0, C4<0>, C4<0>, C4<0>;
L_0x1ceec00 .delay (10,10,10) L_0x1ceec00/d;
v0x1bb0860_0 .net "And_AB", 0 0, L_0x1cee7e0; 1 drivers
v0x1bb0900_0 .net "And_XorAB_C", 0 0, L_0x1cee9b0; 1 drivers
v0x1bb09a0_0 .net "Nand_AB", 0 0, L_0x1cee670; 1 drivers
v0x1bb0a40_0 .net "Nand_XorAB_C", 0 0, L_0x1cee8f0; 1 drivers
v0x1bb0ac0_0 .net "Xor_AB", 0 0, L_0x1cedfc0; 1 drivers
v0x1bb0b90_0 .alias "a", 0 0, v0x1bb1960_0;
v0x1bb0ce0_0 .alias "b", 0 0, v0x1bb1c80_0;
v0x1bb0d60_0 .alias "carryin", 0 0, v0x1bb16c0_0;
v0x1bb0de0_0 .alias "carryout", 0 0, v0x1bb1760_0;
v0x1bb0e60_0 .net "nco", 0 0, L_0x1ceeac0; 1 drivers
v0x1bb0f40_0 .alias "sum", 0 0, v0x1bb1d60_0;
S_0x1bb0310 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1bafc80;
 .timescale 0 0;
L_0x1cedbb0/d .functor NAND 1, L_0x1ced070, L_0x1ceda40, C4<1>, C4<1>;
L_0x1cedbb0 .delay (20,20,20) L_0x1cedbb0/d;
L_0x1cedc70/d .functor NOR 1, L_0x1ced070, L_0x1ceda40, C4<0>, C4<0>;
L_0x1cedc70 .delay (20,20,20) L_0x1cedc70/d;
L_0x1cedd50/d .functor NOT 1, L_0x1cedc70, C4<0>, C4<0>, C4<0>;
L_0x1cedd50 .delay (10,10,10) L_0x1cedd50/d;
L_0x1cede60/d .functor NAND 1, L_0x1cedd50, L_0x1cedbb0, C4<1>, C4<1>;
L_0x1cede60 .delay (20,20,20) L_0x1cede60/d;
L_0x1cedfc0/d .functor NOT 1, L_0x1cede60, C4<0>, C4<0>, C4<0>;
L_0x1cedfc0 .delay (10,10,10) L_0x1cedfc0/d;
v0x1bb0400_0 .alias "a", 0 0, v0x1bb1960_0;
v0x1bb04a0_0 .alias "b", 0 0, v0x1bb1c80_0;
v0x1bb0540_0 .net "nand_ab", 0 0, L_0x1cedbb0; 1 drivers
v0x1bb05e0_0 .net "nor_ab", 0 0, L_0x1cedc70; 1 drivers
v0x1bb0660_0 .net "nxor_ab", 0 0, L_0x1cede60; 1 drivers
v0x1bb0700_0 .net "or_ab", 0 0, L_0x1cedd50; 1 drivers
v0x1bb07e0_0 .alias "result", 0 0, v0x1bb0ac0_0;
S_0x1bafd70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1bafc80;
 .timescale 0 0;
L_0x1cee0d0/d .functor NAND 1, L_0x1cedfc0, L_0x1ced1b0, C4<1>, C4<1>;
L_0x1cee0d0 .delay (20,20,20) L_0x1cee0d0/d;
L_0x1cee220/d .functor NOR 1, L_0x1cedfc0, L_0x1ced1b0, C4<0>, C4<0>;
L_0x1cee220 .delay (20,20,20) L_0x1cee220/d;
L_0x1cee390/d .functor NOT 1, L_0x1cee220, C4<0>, C4<0>, C4<0>;
L_0x1cee390 .delay (10,10,10) L_0x1cee390/d;
L_0x1cee450/d .functor NAND 1, L_0x1cee390, L_0x1cee0d0, C4<1>, C4<1>;
L_0x1cee450 .delay (20,20,20) L_0x1cee450/d;
L_0x1cee560/d .functor NOT 1, L_0x1cee450, C4<0>, C4<0>, C4<0>;
L_0x1cee560 .delay (10,10,10) L_0x1cee560/d;
v0x1bafe60_0 .alias "a", 0 0, v0x1bb0ac0_0;
v0x1baff00_0 .alias "b", 0 0, v0x1bb16c0_0;
v0x1baffa0_0 .net "nand_ab", 0 0, L_0x1cee0d0; 1 drivers
v0x1bb0040_0 .net "nor_ab", 0 0, L_0x1cee220; 1 drivers
v0x1bb00c0_0 .net "nxor_ab", 0 0, L_0x1cee450; 1 drivers
v0x1bb0160_0 .net "or_ab", 0 0, L_0x1cee390; 1 drivers
v0x1bb0240_0 .alias "result", 0 0, v0x1bb1d60_0;
S_0x1baf730 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1bab9c0;
 .timescale 0 0;
L_0x1ceedc0/d .functor NAND 1, L_0x1ced070, L_0x1ced110, C4<1>, C4<1>;
L_0x1ceedc0 .delay (20,20,20) L_0x1ceedc0/d;
L_0x1ceee80/d .functor NOR 1, L_0x1ced070, L_0x1ced110, C4<0>, C4<0>;
L_0x1ceee80 .delay (20,20,20) L_0x1ceee80/d;
L_0x1cef010/d .functor NOT 1, L_0x1ceee80, C4<0>, C4<0>, C4<0>;
L_0x1cef010 .delay (10,10,10) L_0x1cef010/d;
L_0x1cef100/d .functor NAND 1, L_0x1cef010, L_0x1ceedc0, C4<1>, C4<1>;
L_0x1cef100 .delay (20,20,20) L_0x1cef100/d;
L_0x1cef260/d .functor NOT 1, L_0x1cef100, C4<0>, C4<0>, C4<0>;
L_0x1cef260 .delay (10,10,10) L_0x1cef260/d;
v0x1baf820_0 .alias "a", 0 0, v0x1bb1960_0;
v0x1baf8a0_0 .alias "b", 0 0, v0x1bb1a20_0;
v0x1baf970_0 .net "nand_ab", 0 0, L_0x1ceedc0; 1 drivers
v0x1baf9f0_0 .net "nor_ab", 0 0, L_0x1ceee80; 1 drivers
v0x1bafa70_0 .net "nxor_ab", 0 0, L_0x1cef100; 1 drivers
v0x1bafaf0_0 .net "or_ab", 0 0, L_0x1cef010; 1 drivers
v0x1bafbb0_0 .alias "result", 0 0, v0x1bb2100_0;
S_0x1baeb40 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1bab9c0;
 .timescale 0 0;
L_0x1cef3b0/d .functor NAND 1, L_0x1ced070, L_0x1ced110, C4<1>, C4<1>;
L_0x1cef3b0 .delay (20,20,20) L_0x1cef3b0/d;
L_0x1cef4e0/d .functor NOT 1, L_0x1cef3b0, C4<0>, C4<0>, C4<0>;
L_0x1cef4e0 .delay (10,10,10) L_0x1cef4e0/d;
v0x1baf3b0_0 .alias "a", 0 0, v0x1bb1960_0;
v0x1baf450_0 .net "and_ab", 0 0, L_0x1cef4e0; 1 drivers
v0x1baf4d0_0 .alias "b", 0 0, v0x1bb1a20_0;
v0x1baf550_0 .net "nand_ab", 0 0, L_0x1cef3b0; 1 drivers
v0x1baf630_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1baf6b0_0 .alias "result", 0 0, v0x1bb1e70_0;
S_0x1baec30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1baeb40;
 .timescale 0 0;
L_0x1cef630/d .functor NAND 1, L_0x1cef4e0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cef630 .delay (20,20,20) L_0x1cef630/d;
L_0x1cef6f0/d .functor NOT 1, L_0x1cef630, C4<0>, C4<0>, C4<0>;
L_0x1cef6f0 .delay (10,10,10) L_0x1cef6f0/d;
L_0x1cef820/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cef820 .delay (10,10,10) L_0x1cef820/d;
L_0x1cef8e0/d .functor NAND 1, L_0x1cef3b0, L_0x1cef820, C4<1>, C4<1>;
L_0x1cef8e0 .delay (20,20,20) L_0x1cef8e0/d;
L_0x1cefa30/d .functor NOT 1, L_0x1cef8e0, C4<0>, C4<0>, C4<0>;
L_0x1cefa30 .delay (10,10,10) L_0x1cefa30/d;
L_0x1cefb20/d .functor NOR 1, L_0x1cefa30, L_0x1cef6f0, C4<0>, C4<0>;
L_0x1cefb20 .delay (20,20,20) L_0x1cefb20/d;
L_0x1cefcc0/d .functor NOT 1, L_0x1cefb20, C4<0>, C4<0>, C4<0>;
L_0x1cefcc0 .delay (10,10,10) L_0x1cefcc0/d;
v0x1baed20_0 .net "and_in0ncom", 0 0, L_0x1cefa30; 1 drivers
v0x1baeda0_0 .net "and_in1com", 0 0, L_0x1cef6f0; 1 drivers
v0x1baee20_0 .alias "in0", 0 0, v0x1baf550_0;
v0x1baeec0_0 .alias "in1", 0 0, v0x1baf450_0;
v0x1baef40_0 .net "nand_in0ncom", 0 0, L_0x1cef8e0; 1 drivers
v0x1baefe0_0 .net "nand_in1com", 0 0, L_0x1cef630; 1 drivers
v0x1baf0c0_0 .net "ncom", 0 0, L_0x1cef820; 1 drivers
v0x1baf160_0 .net "nor_wire", 0 0, L_0x1cefb20; 1 drivers
v0x1baf200_0 .alias "result", 0 0, v0x1bb1e70_0;
v0x1baf2d0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1bae0a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1bab9c0;
 .timescale 0 0;
L_0x1cefdf0/d .functor NOR 1, L_0x1ced070, L_0x1ced110, C4<0>, C4<0>;
L_0x1cefdf0 .delay (20,20,20) L_0x1cefdf0/d;
L_0x1ceff20/d .functor NOT 1, L_0x1cefdf0, C4<0>, C4<0>, C4<0>;
L_0x1ceff20 .delay (10,10,10) L_0x1ceff20/d;
v0x1bae820_0 .alias "a", 0 0, v0x1bb1960_0;
v0x1bae8a0_0 .alias "b", 0 0, v0x1bb1a20_0;
v0x1bae940_0 .net "nor_ab", 0 0, L_0x1cefdf0; 1 drivers
v0x1bae9c0_0 .net "or_ab", 0 0, L_0x1ceff20; 1 drivers
v0x1baea40_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1baeac0_0 .alias "result", 0 0, v0x1bb1ff0_0;
S_0x1bae190 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1bae0a0;
 .timescale 0 0;
L_0x1cf0070/d .functor NAND 1, L_0x1ceff20, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cf0070 .delay (20,20,20) L_0x1cf0070/d;
L_0x1cf0130/d .functor NOT 1, L_0x1cf0070, C4<0>, C4<0>, C4<0>;
L_0x1cf0130 .delay (10,10,10) L_0x1cf0130/d;
L_0x1cf0260/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cf0260 .delay (10,10,10) L_0x1cf0260/d;
L_0x1cf0320/d .functor NAND 1, L_0x1cefdf0, L_0x1cf0260, C4<1>, C4<1>;
L_0x1cf0320 .delay (20,20,20) L_0x1cf0320/d;
L_0x1cf0470/d .functor NOT 1, L_0x1cf0320, C4<0>, C4<0>, C4<0>;
L_0x1cf0470 .delay (10,10,10) L_0x1cf0470/d;
L_0x1cf0560/d .functor NOR 1, L_0x1cf0470, L_0x1cf0130, C4<0>, C4<0>;
L_0x1cf0560 .delay (20,20,20) L_0x1cf0560/d;
L_0x1cf0700/d .functor NOT 1, L_0x1cf0560, C4<0>, C4<0>, C4<0>;
L_0x1cf0700 .delay (10,10,10) L_0x1cf0700/d;
v0x1bae280_0 .net "and_in0ncom", 0 0, L_0x1cf0470; 1 drivers
v0x1bae300_0 .net "and_in1com", 0 0, L_0x1cf0130; 1 drivers
v0x1bae380_0 .alias "in0", 0 0, v0x1bae940_0;
v0x1bae400_0 .alias "in1", 0 0, v0x1bae9c0_0;
v0x1bae480_0 .net "nand_in0ncom", 0 0, L_0x1cf0320; 1 drivers
v0x1bae500_0 .net "nand_in1com", 0 0, L_0x1cf0070; 1 drivers
v0x1bae580_0 .net "ncom", 0 0, L_0x1cf0260; 1 drivers
v0x1bae600_0 .net "nor_wire", 0 0, L_0x1cf0560; 1 drivers
v0x1bae6d0_0 .alias "result", 0 0, v0x1bb1ff0_0;
v0x1bae7a0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1babab0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1bab9c0;
 .timescale 0 0;
v0x1bad8f0_0 .alias "in0", 0 0, v0x1bb1d60_0;
v0x1bad9a0_0 .alias "in1", 0 0, v0x1bb2100_0;
v0x1bada50_0 .alias "in2", 0 0, v0x1bb1e70_0;
v0x1badb00_0 .alias "in3", 0 0, v0x1bb1ff0_0;
v0x1badbe0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1badc90_0 .alias "result", 0 0, v0x1bb1bb0_0;
v0x1badd10_0 .net "sel0", 0 0, L_0x1cf2820; 1 drivers
v0x1badd90_0 .net "sel1", 0 0, L_0x1cf28c0; 1 drivers
v0x1bade10_0 .net "sel2", 0 0, L_0x1cf29f0; 1 drivers
v0x1badec0_0 .net "w0", 0 0, L_0x1cf0ec0; 1 drivers
v0x1badfa0_0 .net "w1", 0 0, L_0x1cf1640; 1 drivers
v0x1bae020_0 .net "w2", 0 0, L_0x1cf1e90; 1 drivers
S_0x1bad170 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1babab0;
 .timescale 0 0;
L_0x1cf0830/d .functor NAND 1, L_0x1cef260, L_0x1cf2820, C4<1>, C4<1>;
L_0x1cf0830 .delay (20,20,20) L_0x1cf0830/d;
L_0x1cf08f0/d .functor NOT 1, L_0x1cf0830, C4<0>, C4<0>, C4<0>;
L_0x1cf08f0 .delay (10,10,10) L_0x1cf08f0/d;
L_0x1cf0a20/d .functor NOT 1, L_0x1cf2820, C4<0>, C4<0>, C4<0>;
L_0x1cf0a20 .delay (10,10,10) L_0x1cf0a20/d;
L_0x1cf0b70/d .functor NAND 1, L_0x1cee560, L_0x1cf0a20, C4<1>, C4<1>;
L_0x1cf0b70 .delay (20,20,20) L_0x1cf0b70/d;
L_0x1cf0c30/d .functor NOT 1, L_0x1cf0b70, C4<0>, C4<0>, C4<0>;
L_0x1cf0c30 .delay (10,10,10) L_0x1cf0c30/d;
L_0x1cf0d20/d .functor NOR 1, L_0x1cf0c30, L_0x1cf08f0, C4<0>, C4<0>;
L_0x1cf0d20 .delay (20,20,20) L_0x1cf0d20/d;
L_0x1cf0ec0/d .functor NOT 1, L_0x1cf0d20, C4<0>, C4<0>, C4<0>;
L_0x1cf0ec0 .delay (10,10,10) L_0x1cf0ec0/d;
v0x1bad260_0 .net "and_in0ncom", 0 0, L_0x1cf0c30; 1 drivers
v0x1bad320_0 .net "and_in1com", 0 0, L_0x1cf08f0; 1 drivers
v0x1bad3c0_0 .alias "in0", 0 0, v0x1bb1d60_0;
v0x1bad460_0 .alias "in1", 0 0, v0x1bb2100_0;
v0x1bad4e0_0 .net "nand_in0ncom", 0 0, L_0x1cf0b70; 1 drivers
v0x1bad580_0 .net "nand_in1com", 0 0, L_0x1cf0830; 1 drivers
v0x1bad620_0 .net "ncom", 0 0, L_0x1cf0a20; 1 drivers
v0x1bad6c0_0 .net "nor_wire", 0 0, L_0x1cf0d20; 1 drivers
v0x1bad760_0 .alias "result", 0 0, v0x1badec0_0;
v0x1bad7e0_0 .alias "sel0", 0 0, v0x1badd10_0;
S_0x1baca20 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1babab0;
 .timescale 0 0;
L_0x1cf0ff0/d .functor NAND 1, L_0x1cf0700, L_0x1cf2820, C4<1>, C4<1>;
L_0x1cf0ff0 .delay (20,20,20) L_0x1cf0ff0/d;
L_0x1cf10b0/d .functor NOT 1, L_0x1cf0ff0, C4<0>, C4<0>, C4<0>;
L_0x1cf10b0 .delay (10,10,10) L_0x1cf10b0/d;
L_0x1cf11e0/d .functor NOT 1, L_0x1cf2820, C4<0>, C4<0>, C4<0>;
L_0x1cf11e0 .delay (10,10,10) L_0x1cf11e0/d;
L_0x1cf12a0/d .functor NAND 1, L_0x1cefcc0, L_0x1cf11e0, C4<1>, C4<1>;
L_0x1cf12a0 .delay (20,20,20) L_0x1cf12a0/d;
L_0x1cf13b0/d .functor NOT 1, L_0x1cf12a0, C4<0>, C4<0>, C4<0>;
L_0x1cf13b0 .delay (10,10,10) L_0x1cf13b0/d;
L_0x1cf14a0/d .functor NOR 1, L_0x1cf13b0, L_0x1cf10b0, C4<0>, C4<0>;
L_0x1cf14a0 .delay (20,20,20) L_0x1cf14a0/d;
L_0x1cf1640/d .functor NOT 1, L_0x1cf14a0, C4<0>, C4<0>, C4<0>;
L_0x1cf1640 .delay (10,10,10) L_0x1cf1640/d;
v0x1bacb10_0 .net "and_in0ncom", 0 0, L_0x1cf13b0; 1 drivers
v0x1bacbd0_0 .net "and_in1com", 0 0, L_0x1cf10b0; 1 drivers
v0x1bacc70_0 .alias "in0", 0 0, v0x1bb1e70_0;
v0x1bacd10_0 .alias "in1", 0 0, v0x1bb1ff0_0;
v0x1bacd90_0 .net "nand_in0ncom", 0 0, L_0x1cf12a0; 1 drivers
v0x1bace30_0 .net "nand_in1com", 0 0, L_0x1cf0ff0; 1 drivers
v0x1baced0_0 .net "ncom", 0 0, L_0x1cf11e0; 1 drivers
v0x1bacf70_0 .net "nor_wire", 0 0, L_0x1cf14a0; 1 drivers
v0x1bad010_0 .alias "result", 0 0, v0x1badfa0_0;
v0x1bad090_0 .alias "sel0", 0 0, v0x1badd10_0;
S_0x1bac2d0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1babab0;
 .timescale 0 0;
L_0x1cf1770/d .functor NAND 1, L_0x1cf1640, L_0x1cf28c0, C4<1>, C4<1>;
L_0x1cf1770 .delay (20,20,20) L_0x1cf1770/d;
L_0x1cf18c0/d .functor NOT 1, L_0x1cf1770, C4<0>, C4<0>, C4<0>;
L_0x1cf18c0 .delay (10,10,10) L_0x1cf18c0/d;
L_0x1cf19f0/d .functor NOT 1, L_0x1cf28c0, C4<0>, C4<0>, C4<0>;
L_0x1cf19f0 .delay (10,10,10) L_0x1cf19f0/d;
L_0x1cf1ab0/d .functor NAND 1, L_0x1cf0ec0, L_0x1cf19f0, C4<1>, C4<1>;
L_0x1cf1ab0 .delay (20,20,20) L_0x1cf1ab0/d;
L_0x1cf1c00/d .functor NOT 1, L_0x1cf1ab0, C4<0>, C4<0>, C4<0>;
L_0x1cf1c00 .delay (10,10,10) L_0x1cf1c00/d;
L_0x1cf1cf0/d .functor NOR 1, L_0x1cf1c00, L_0x1cf18c0, C4<0>, C4<0>;
L_0x1cf1cf0 .delay (20,20,20) L_0x1cf1cf0/d;
L_0x1cf1e90/d .functor NOT 1, L_0x1cf1cf0, C4<0>, C4<0>, C4<0>;
L_0x1cf1e90 .delay (10,10,10) L_0x1cf1e90/d;
v0x1bac3c0_0 .net "and_in0ncom", 0 0, L_0x1cf1c00; 1 drivers
v0x1bac480_0 .net "and_in1com", 0 0, L_0x1cf18c0; 1 drivers
v0x1bac520_0 .alias "in0", 0 0, v0x1badec0_0;
v0x1bac5c0_0 .alias "in1", 0 0, v0x1badfa0_0;
v0x1bac640_0 .net "nand_in0ncom", 0 0, L_0x1cf1ab0; 1 drivers
v0x1bac6e0_0 .net "nand_in1com", 0 0, L_0x1cf1770; 1 drivers
v0x1bac780_0 .net "ncom", 0 0, L_0x1cf19f0; 1 drivers
v0x1bac820_0 .net "nor_wire", 0 0, L_0x1cf1cf0; 1 drivers
v0x1bac8c0_0 .alias "result", 0 0, v0x1bae020_0;
v0x1bac940_0 .alias "sel0", 0 0, v0x1badd90_0;
S_0x1babba0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1babab0;
 .timescale 0 0;
L_0x1cf1fc0/d .functor NAND 1, C4<0>, L_0x1cf29f0, C4<1>, C4<1>;
L_0x1cf1fc0 .delay (20,20,20) L_0x1cf1fc0/d;
L_0x1cf2120/d .functor NOT 1, L_0x1cf1fc0, C4<0>, C4<0>, C4<0>;
L_0x1cf2120 .delay (10,10,10) L_0x1cf2120/d;
L_0x1cf2250/d .functor NOT 1, L_0x1cf29f0, C4<0>, C4<0>, C4<0>;
L_0x1cf2250 .delay (10,10,10) L_0x1cf2250/d;
L_0x1cf2310/d .functor NAND 1, L_0x1cf1e90, L_0x1cf2250, C4<1>, C4<1>;
L_0x1cf2310 .delay (20,20,20) L_0x1cf2310/d;
L_0x1cf2460/d .functor NOT 1, L_0x1cf2310, C4<0>, C4<0>, C4<0>;
L_0x1cf2460 .delay (10,10,10) L_0x1cf2460/d;
L_0x1cf2550/d .functor NOR 1, L_0x1cf2460, L_0x1cf2120, C4<0>, C4<0>;
L_0x1cf2550 .delay (20,20,20) L_0x1cf2550/d;
L_0x1cf26f0/d .functor NOT 1, L_0x1cf2550, C4<0>, C4<0>, C4<0>;
L_0x1cf26f0 .delay (10,10,10) L_0x1cf26f0/d;
v0x1babc90_0 .net "and_in0ncom", 0 0, L_0x1cf2460; 1 drivers
v0x1babd10_0 .net "and_in1com", 0 0, L_0x1cf2120; 1 drivers
v0x1babdb0_0 .alias "in0", 0 0, v0x1bae020_0;
v0x1babe50_0 .alias "in1", 0 0, v0x1badbe0_0;
v0x1babed0_0 .net "nand_in0ncom", 0 0, L_0x1cf2310; 1 drivers
v0x1babf70_0 .net "nand_in1com", 0 0, L_0x1cf1fc0; 1 drivers
v0x1bac050_0 .net "ncom", 0 0, L_0x1cf2250; 1 drivers
v0x1bac0f0_0 .net "nor_wire", 0 0, L_0x1cf2550; 1 drivers
v0x1bac190_0 .alias "result", 0 0, v0x1bb1bb0_0;
v0x1bac230_0 .alias "sel0", 0 0, v0x1bade10_0;
S_0x1ba4d40 .scope generate, "ALU32[24]" "ALU32[24]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1ba3718 .param/l "i" 2 65, +C4<011000>;
S_0x1ba4e70 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1ba4d40;
 .timescale 0 0;
L_0x1ced250/d .functor NOT 1, L_0x1cf2e70, C4<0>, C4<0>, C4<0>;
L_0x1ced250 .delay (10,10,10) L_0x1ced250/d;
v0x1baad90_0 .net "carryin", 0 0, L_0x1cf2f10; 1 drivers
v0x1baae30_0 .net "carryout", 0 0, L_0x1cf47c0; 1 drivers
v0x1baaeb0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1baaf30_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1baafb0_0 .net "notB", 0 0, L_0x1ced250; 1 drivers
v0x1bab030_0 .net "operandA", 0 0, L_0x1cf2dd0; 1 drivers
v0x1bab0b0_0 .net "operandB", 0 0, L_0x1cf2e70; 1 drivers
v0x1bab1c0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1bab240_0 .net "result", 0 0, L_0x1cf8eb0; 1 drivers
v0x1bab310_0 .net "trueB", 0 0, L_0x1cf3600; 1 drivers
v0x1bab3f0_0 .net "wAddSub", 0 0, L_0x1cf4120; 1 drivers
v0x1bab500_0 .net "wNandAnd", 0 0, L_0x1cf5880; 1 drivers
v0x1bab680_0 .net "wNorOr", 0 0, L_0x1c26f50; 1 drivers
v0x1bab790_0 .net "wXor", 0 0, L_0x1cf4e20; 1 drivers
L_0x1cf8fa0 .part v0x1c53f70_0, 0, 1;
L_0x1cf9040 .part v0x1c53f70_0, 1, 1;
L_0x1cf9170 .part v0x1c53f70_0, 2, 1;
S_0x1baa610 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ba4e70;
 .timescale 0 0;
L_0x1ced350/d .functor NAND 1, L_0x1ced250, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1ced350 .delay (20,20,20) L_0x1ced350/d;
L_0x1cf3110/d .functor NOT 1, L_0x1ced350, C4<0>, C4<0>, C4<0>;
L_0x1cf3110 .delay (10,10,10) L_0x1cf3110/d;
L_0x1cf31f0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf31f0 .delay (10,10,10) L_0x1cf31f0/d;
L_0x1cf32b0/d .functor NAND 1, L_0x1cf2e70, L_0x1cf31f0, C4<1>, C4<1>;
L_0x1cf32b0 .delay (20,20,20) L_0x1cf32b0/d;
L_0x1cf3370/d .functor NOT 1, L_0x1cf32b0, C4<0>, C4<0>, C4<0>;
L_0x1cf3370 .delay (10,10,10) L_0x1cf3370/d;
L_0x1cf3460/d .functor NOR 1, L_0x1cf3370, L_0x1cf3110, C4<0>, C4<0>;
L_0x1cf3460 .delay (20,20,20) L_0x1cf3460/d;
L_0x1cf3600/d .functor NOT 1, L_0x1cf3460, C4<0>, C4<0>, C4<0>;
L_0x1cf3600 .delay (10,10,10) L_0x1cf3600/d;
v0x1baa700_0 .net "and_in0ncom", 0 0, L_0x1cf3370; 1 drivers
v0x1baa7c0_0 .net "and_in1com", 0 0, L_0x1cf3110; 1 drivers
v0x1baa860_0 .alias "in0", 0 0, v0x1bab0b0_0;
v0x1baa8e0_0 .alias "in1", 0 0, v0x1baafb0_0;
v0x1baa960_0 .net "nand_in0ncom", 0 0, L_0x1cf32b0; 1 drivers
v0x1baaa00_0 .net "nand_in1com", 0 0, L_0x1ced350; 1 drivers
v0x1baaaa0_0 .net "ncom", 0 0, L_0x1cf31f0; 1 drivers
v0x1baab40_0 .net "nor_wire", 0 0, L_0x1cf3460; 1 drivers
v0x1baabe0_0 .alias "result", 0 0, v0x1bab310_0;
v0x1baacb0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1ba9310 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ba4e70;
 .timescale 0 0;
L_0x1cf4230/d .functor NAND 1, L_0x1cf2dd0, L_0x1cf3600, C4<1>, C4<1>;
L_0x1cf4230 .delay (20,20,20) L_0x1cf4230/d;
L_0x1cf43a0/d .functor NOT 1, L_0x1cf4230, C4<0>, C4<0>, C4<0>;
L_0x1cf43a0 .delay (10,10,10) L_0x1cf43a0/d;
L_0x1cf44b0/d .functor NAND 1, L_0x1cf2f10, L_0x1cf3b80, C4<1>, C4<1>;
L_0x1cf44b0 .delay (20,20,20) L_0x1cf44b0/d;
L_0x1cf4570/d .functor NOT 1, L_0x1cf44b0, C4<0>, C4<0>, C4<0>;
L_0x1cf4570 .delay (10,10,10) L_0x1cf4570/d;
L_0x1cf4680/d .functor NOR 1, L_0x1cf4570, L_0x1cf43a0, C4<0>, C4<0>;
L_0x1cf4680 .delay (20,20,20) L_0x1cf4680/d;
L_0x1cf47c0/d .functor NOT 1, L_0x1cf4680, C4<0>, C4<0>, C4<0>;
L_0x1cf47c0 .delay (10,10,10) L_0x1cf47c0/d;
v0x1ba9eb0_0 .net "And_AB", 0 0, L_0x1cf43a0; 1 drivers
v0x1ba9f50_0 .net "And_XorAB_C", 0 0, L_0x1cf4570; 1 drivers
v0x1ba9ff0_0 .net "Nand_AB", 0 0, L_0x1cf4230; 1 drivers
v0x1baa090_0 .net "Nand_XorAB_C", 0 0, L_0x1cf44b0; 1 drivers
v0x1baa110_0 .net "Xor_AB", 0 0, L_0x1cf3b80; 1 drivers
v0x1baa1e0_0 .alias "a", 0 0, v0x1bab030_0;
v0x1baa330_0 .alias "b", 0 0, v0x1bab310_0;
v0x1baa3b0_0 .alias "carryin", 0 0, v0x1baad90_0;
v0x1baa430_0 .alias "carryout", 0 0, v0x1baae30_0;
v0x1baa4b0_0 .net "nco", 0 0, L_0x1cf4680; 1 drivers
v0x1baa590_0 .alias "sum", 0 0, v0x1bab3f0_0;
S_0x1ba9960 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ba9310;
 .timescale 0 0;
L_0x1cf3770/d .functor NAND 1, L_0x1cf2dd0, L_0x1cf3600, C4<1>, C4<1>;
L_0x1cf3770 .delay (20,20,20) L_0x1cf3770/d;
L_0x1cf3830/d .functor NOR 1, L_0x1cf2dd0, L_0x1cf3600, C4<0>, C4<0>;
L_0x1cf3830 .delay (20,20,20) L_0x1cf3830/d;
L_0x1cf3910/d .functor NOT 1, L_0x1cf3830, C4<0>, C4<0>, C4<0>;
L_0x1cf3910 .delay (10,10,10) L_0x1cf3910/d;
L_0x1cf3a20/d .functor NAND 1, L_0x1cf3910, L_0x1cf3770, C4<1>, C4<1>;
L_0x1cf3a20 .delay (20,20,20) L_0x1cf3a20/d;
L_0x1cf3b80/d .functor NOT 1, L_0x1cf3a20, C4<0>, C4<0>, C4<0>;
L_0x1cf3b80 .delay (10,10,10) L_0x1cf3b80/d;
v0x1ba9a50_0 .alias "a", 0 0, v0x1bab030_0;
v0x1ba9af0_0 .alias "b", 0 0, v0x1bab310_0;
v0x1ba9b90_0 .net "nand_ab", 0 0, L_0x1cf3770; 1 drivers
v0x1ba9c30_0 .net "nor_ab", 0 0, L_0x1cf3830; 1 drivers
v0x1ba9cb0_0 .net "nxor_ab", 0 0, L_0x1cf3a20; 1 drivers
v0x1ba9d50_0 .net "or_ab", 0 0, L_0x1cf3910; 1 drivers
v0x1ba9e30_0 .alias "result", 0 0, v0x1baa110_0;
S_0x1ba9400 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ba9310;
 .timescale 0 0;
L_0x1cf3c90/d .functor NAND 1, L_0x1cf3b80, L_0x1cf2f10, C4<1>, C4<1>;
L_0x1cf3c90 .delay (20,20,20) L_0x1cf3c90/d;
L_0x1cf3de0/d .functor NOR 1, L_0x1cf3b80, L_0x1cf2f10, C4<0>, C4<0>;
L_0x1cf3de0 .delay (20,20,20) L_0x1cf3de0/d;
L_0x1cf3f50/d .functor NOT 1, L_0x1cf3de0, C4<0>, C4<0>, C4<0>;
L_0x1cf3f50 .delay (10,10,10) L_0x1cf3f50/d;
L_0x1cf4010/d .functor NAND 1, L_0x1cf3f50, L_0x1cf3c90, C4<1>, C4<1>;
L_0x1cf4010 .delay (20,20,20) L_0x1cf4010/d;
L_0x1cf4120/d .functor NOT 1, L_0x1cf4010, C4<0>, C4<0>, C4<0>;
L_0x1cf4120 .delay (10,10,10) L_0x1cf4120/d;
v0x1ba94f0_0 .alias "a", 0 0, v0x1baa110_0;
v0x1ba9570_0 .alias "b", 0 0, v0x1baad90_0;
v0x1ba95f0_0 .net "nand_ab", 0 0, L_0x1cf3c90; 1 drivers
v0x1ba9690_0 .net "nor_ab", 0 0, L_0x1cf3de0; 1 drivers
v0x1ba9710_0 .net "nxor_ab", 0 0, L_0x1cf4010; 1 drivers
v0x1ba97b0_0 .net "or_ab", 0 0, L_0x1cf3f50; 1 drivers
v0x1ba9890_0 .alias "result", 0 0, v0x1bab3f0_0;
S_0x1ba8dc0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ba4e70;
 .timescale 0 0;
L_0x1cf4980/d .functor NAND 1, L_0x1cf2dd0, L_0x1cf2e70, C4<1>, C4<1>;
L_0x1cf4980 .delay (20,20,20) L_0x1cf4980/d;
L_0x1cf4a40/d .functor NOR 1, L_0x1cf2dd0, L_0x1cf2e70, C4<0>, C4<0>;
L_0x1cf4a40 .delay (20,20,20) L_0x1cf4a40/d;
L_0x1cf4bd0/d .functor NOT 1, L_0x1cf4a40, C4<0>, C4<0>, C4<0>;
L_0x1cf4bd0 .delay (10,10,10) L_0x1cf4bd0/d;
L_0x1cf4cc0/d .functor NAND 1, L_0x1cf4bd0, L_0x1cf4980, C4<1>, C4<1>;
L_0x1cf4cc0 .delay (20,20,20) L_0x1cf4cc0/d;
L_0x1cf4e20/d .functor NOT 1, L_0x1cf4cc0, C4<0>, C4<0>, C4<0>;
L_0x1cf4e20 .delay (10,10,10) L_0x1cf4e20/d;
v0x1ba8eb0_0 .alias "a", 0 0, v0x1bab030_0;
v0x1ba8f30_0 .alias "b", 0 0, v0x1bab0b0_0;
v0x1ba9000_0 .net "nand_ab", 0 0, L_0x1cf4980; 1 drivers
v0x1ba9080_0 .net "nor_ab", 0 0, L_0x1cf4a40; 1 drivers
v0x1ba9100_0 .net "nxor_ab", 0 0, L_0x1cf4cc0; 1 drivers
v0x1ba9180_0 .net "or_ab", 0 0, L_0x1cf4bd0; 1 drivers
v0x1ba9240_0 .alias "result", 0 0, v0x1bab790_0;
S_0x1ba7fc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ba4e70;
 .timescale 0 0;
L_0x1cf4f70/d .functor NAND 1, L_0x1cf2dd0, L_0x1cf2e70, C4<1>, C4<1>;
L_0x1cf4f70 .delay (20,20,20) L_0x1cf4f70/d;
L_0x1cf50a0/d .functor NOT 1, L_0x1cf4f70, C4<0>, C4<0>, C4<0>;
L_0x1cf50a0 .delay (10,10,10) L_0x1cf50a0/d;
v0x1b940e0_0 .alias "a", 0 0, v0x1bab030_0;
v0x1b94180_0 .net "and_ab", 0 0, L_0x1cf50a0; 1 drivers
v0x1b94200_0 .alias "b", 0 0, v0x1bab0b0_0;
v0x1ba8c40_0 .net "nand_ab", 0 0, L_0x1cf4f70; 1 drivers
v0x1ba8cc0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba8d40_0 .alias "result", 0 0, v0x1bab500_0;
S_0x1ba80b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ba7fc0;
 .timescale 0 0;
L_0x1cf51f0/d .functor NAND 1, L_0x1cf50a0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cf51f0 .delay (20,20,20) L_0x1cf51f0/d;
L_0x1cf52b0/d .functor NOT 1, L_0x1cf51f0, C4<0>, C4<0>, C4<0>;
L_0x1cf52b0 .delay (10,10,10) L_0x1cf52b0/d;
L_0x1cf53e0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cf53e0 .delay (10,10,10) L_0x1cf53e0/d;
L_0x1cf54a0/d .functor NAND 1, L_0x1cf4f70, L_0x1cf53e0, C4<1>, C4<1>;
L_0x1cf54a0 .delay (20,20,20) L_0x1cf54a0/d;
L_0x1cf55f0/d .functor NOT 1, L_0x1cf54a0, C4<0>, C4<0>, C4<0>;
L_0x1cf55f0 .delay (10,10,10) L_0x1cf55f0/d;
L_0x1cf56e0/d .functor NOR 1, L_0x1cf55f0, L_0x1cf52b0, C4<0>, C4<0>;
L_0x1cf56e0 .delay (20,20,20) L_0x1cf56e0/d;
L_0x1cf5880/d .functor NOT 1, L_0x1cf56e0, C4<0>, C4<0>, C4<0>;
L_0x1cf5880 .delay (10,10,10) L_0x1cf5880/d;
v0x1ba81a0_0 .net "and_in0ncom", 0 0, L_0x1cf55f0; 1 drivers
v0x1ba8220_0 .net "and_in1com", 0 0, L_0x1cf52b0; 1 drivers
v0x1ba82a0_0 .alias "in0", 0 0, v0x1ba8c40_0;
v0x1ba8340_0 .alias "in1", 0 0, v0x1b94180_0;
v0x1ba83c0_0 .net "nand_in0ncom", 0 0, L_0x1cf54a0; 1 drivers
v0x1ba8460_0 .net "nand_in1com", 0 0, L_0x1cf51f0; 1 drivers
v0x1ba8540_0 .net "ncom", 0 0, L_0x1cf53e0; 1 drivers
v0x1ba85e0_0 .net "nor_wire", 0 0, L_0x1cf56e0; 1 drivers
v0x1ba8680_0 .alias "result", 0 0, v0x1bab500_0;
v0x1ba8750_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1ba7520 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ba4e70;
 .timescale 0 0;
L_0x1cf59b0/d .functor NOR 1, L_0x1cf2dd0, L_0x1cf2e70, C4<0>, C4<0>;
L_0x1cf59b0 .delay (20,20,20) L_0x1cf59b0/d;
L_0x1cf5ae0/d .functor NOT 1, L_0x1cf59b0, C4<0>, C4<0>, C4<0>;
L_0x1cf5ae0 .delay (10,10,10) L_0x1cf5ae0/d;
v0x1ba7ca0_0 .alias "a", 0 0, v0x1bab030_0;
v0x1ba7d20_0 .alias "b", 0 0, v0x1bab0b0_0;
v0x1ba7dc0_0 .net "nor_ab", 0 0, L_0x1cf59b0; 1 drivers
v0x1ba7e40_0 .net "or_ab", 0 0, L_0x1cf5ae0; 1 drivers
v0x1ba7ec0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba7f40_0 .alias "result", 0 0, v0x1bab680_0;
S_0x1ba7610 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ba7520;
 .timescale 0 0;
L_0x1cf5c30/d .functor NAND 1, L_0x1cf5ae0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cf5c30 .delay (20,20,20) L_0x1cf5c30/d;
L_0x1bb4520/d .functor NOT 1, L_0x1cf5c30, C4<0>, C4<0>, C4<0>;
L_0x1bb4520 .delay (10,10,10) L_0x1bb4520/d;
L_0x1bc3400/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1bc3400 .delay (10,10,10) L_0x1bc3400/d;
L_0x1c26b70/d .functor NAND 1, L_0x1cf59b0, L_0x1bc3400, C4<1>, C4<1>;
L_0x1c26b70 .delay (20,20,20) L_0x1c26b70/d;
L_0x1c26cc0/d .functor NOT 1, L_0x1c26b70, C4<0>, C4<0>, C4<0>;
L_0x1c26cc0 .delay (10,10,10) L_0x1c26cc0/d;
L_0x1c26db0/d .functor NOR 1, L_0x1c26cc0, L_0x1bb4520, C4<0>, C4<0>;
L_0x1c26db0 .delay (20,20,20) L_0x1c26db0/d;
L_0x1c26f50/d .functor NOT 1, L_0x1c26db0, C4<0>, C4<0>, C4<0>;
L_0x1c26f50 .delay (10,10,10) L_0x1c26f50/d;
v0x1ba7700_0 .net "and_in0ncom", 0 0, L_0x1c26cc0; 1 drivers
v0x1ba7780_0 .net "and_in1com", 0 0, L_0x1bb4520; 1 drivers
v0x1ba7800_0 .alias "in0", 0 0, v0x1ba7dc0_0;
v0x1ba7880_0 .alias "in1", 0 0, v0x1ba7e40_0;
v0x1ba7900_0 .net "nand_in0ncom", 0 0, L_0x1c26b70; 1 drivers
v0x1ba7980_0 .net "nand_in1com", 0 0, L_0x1cf5c30; 1 drivers
v0x1ba7a00_0 .net "ncom", 0 0, L_0x1bc3400; 1 drivers
v0x1ba7a80_0 .net "nor_wire", 0 0, L_0x1c26db0; 1 drivers
v0x1ba7b50_0 .alias "result", 0 0, v0x1bab680_0;
v0x1ba7c20_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1ba4f60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ba4e70;
 .timescale 0 0;
v0x1ba6d70_0 .alias "in0", 0 0, v0x1bab3f0_0;
v0x1ba6e20_0 .alias "in1", 0 0, v0x1bab790_0;
v0x1ba6ed0_0 .alias "in2", 0 0, v0x1bab500_0;
v0x1ba6f80_0 .alias "in3", 0 0, v0x1bab680_0;
v0x1ba7060_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ba7110_0 .alias "result", 0 0, v0x1bab240_0;
v0x1ba7190_0 .net "sel0", 0 0, L_0x1cf8fa0; 1 drivers
v0x1ba7210_0 .net "sel1", 0 0, L_0x1cf9040; 1 drivers
v0x1ba7290_0 .net "sel2", 0 0, L_0x1cf9170; 1 drivers
v0x1ba7340_0 .net "w0", 0 0, L_0x1c27710; 1 drivers
v0x1ba7420_0 .net "w1", 0 0, L_0x1cf8000; 1 drivers
v0x1ba74a0_0 .net "w2", 0 0, L_0x1cf8750; 1 drivers
S_0x1ba6620 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ba4f60;
 .timescale 0 0;
L_0x1c27080/d .functor NAND 1, L_0x1cf4e20, L_0x1cf8fa0, C4<1>, C4<1>;
L_0x1c27080 .delay (20,20,20) L_0x1c27080/d;
L_0x1c27140/d .functor NOT 1, L_0x1c27080, C4<0>, C4<0>, C4<0>;
L_0x1c27140 .delay (10,10,10) L_0x1c27140/d;
L_0x1c27270/d .functor NOT 1, L_0x1cf8fa0, C4<0>, C4<0>, C4<0>;
L_0x1c27270 .delay (10,10,10) L_0x1c27270/d;
L_0x1c273c0/d .functor NAND 1, L_0x1cf4120, L_0x1c27270, C4<1>, C4<1>;
L_0x1c273c0 .delay (20,20,20) L_0x1c273c0/d;
L_0x1c27480/d .functor NOT 1, L_0x1c273c0, C4<0>, C4<0>, C4<0>;
L_0x1c27480 .delay (10,10,10) L_0x1c27480/d;
L_0x1c27570/d .functor NOR 1, L_0x1c27480, L_0x1c27140, C4<0>, C4<0>;
L_0x1c27570 .delay (20,20,20) L_0x1c27570/d;
L_0x1c27710/d .functor NOT 1, L_0x1c27570, C4<0>, C4<0>, C4<0>;
L_0x1c27710 .delay (10,10,10) L_0x1c27710/d;
v0x1ba6710_0 .net "and_in0ncom", 0 0, L_0x1c27480; 1 drivers
v0x1ba67d0_0 .net "and_in1com", 0 0, L_0x1c27140; 1 drivers
v0x1ba6870_0 .alias "in0", 0 0, v0x1bab3f0_0;
v0x1ba6910_0 .alias "in1", 0 0, v0x1bab790_0;
v0x1ba6990_0 .net "nand_in0ncom", 0 0, L_0x1c273c0; 1 drivers
v0x1ba6a30_0 .net "nand_in1com", 0 0, L_0x1c27080; 1 drivers
v0x1ba6ad0_0 .net "ncom", 0 0, L_0x1c27270; 1 drivers
v0x1ba6b70_0 .net "nor_wire", 0 0, L_0x1c27570; 1 drivers
v0x1ba6c10_0 .alias "result", 0 0, v0x1ba7340_0;
v0x1ba6c90_0 .alias "sel0", 0 0, v0x1ba7190_0;
S_0x1ba5ed0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ba4f60;
 .timescale 0 0;
L_0x1c27840/d .functor NAND 1, L_0x1c26f50, L_0x1cf8fa0, C4<1>, C4<1>;
L_0x1c27840 .delay (20,20,20) L_0x1c27840/d;
L_0x1c27900/d .functor NOT 1, L_0x1c27840, C4<0>, C4<0>, C4<0>;
L_0x1c27900 .delay (10,10,10) L_0x1c27900/d;
L_0x1c27a30/d .functor NOT 1, L_0x1cf8fa0, C4<0>, C4<0>, C4<0>;
L_0x1c27a30 .delay (10,10,10) L_0x1c27a30/d;
L_0x1cf7ca0/d .functor NAND 1, L_0x1cf5880, L_0x1c27a30, C4<1>, C4<1>;
L_0x1cf7ca0 .delay (20,20,20) L_0x1cf7ca0/d;
L_0x1cf7d90/d .functor NOT 1, L_0x1cf7ca0, C4<0>, C4<0>, C4<0>;
L_0x1cf7d90 .delay (10,10,10) L_0x1cf7d90/d;
L_0x1cf7e80/d .functor NOR 1, L_0x1cf7d90, L_0x1c27900, C4<0>, C4<0>;
L_0x1cf7e80 .delay (20,20,20) L_0x1cf7e80/d;
L_0x1cf8000/d .functor NOT 1, L_0x1cf7e80, C4<0>, C4<0>, C4<0>;
L_0x1cf8000 .delay (10,10,10) L_0x1cf8000/d;
v0x1ba5fc0_0 .net "and_in0ncom", 0 0, L_0x1cf7d90; 1 drivers
v0x1ba6080_0 .net "and_in1com", 0 0, L_0x1c27900; 1 drivers
v0x1ba6120_0 .alias "in0", 0 0, v0x1bab500_0;
v0x1ba61c0_0 .alias "in1", 0 0, v0x1bab680_0;
v0x1ba6240_0 .net "nand_in0ncom", 0 0, L_0x1cf7ca0; 1 drivers
v0x1ba62e0_0 .net "nand_in1com", 0 0, L_0x1c27840; 1 drivers
v0x1ba6380_0 .net "ncom", 0 0, L_0x1c27a30; 1 drivers
v0x1ba6420_0 .net "nor_wire", 0 0, L_0x1cf7e80; 1 drivers
v0x1ba64c0_0 .alias "result", 0 0, v0x1ba7420_0;
v0x1ba6540_0 .alias "sel0", 0 0, v0x1ba7190_0;
S_0x1ba5780 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ba4f60;
 .timescale 0 0;
L_0x1cf80f0/d .functor NAND 1, L_0x1cf8000, L_0x1cf9040, C4<1>, C4<1>;
L_0x1cf80f0 .delay (20,20,20) L_0x1cf80f0/d;
L_0x1cf8220/d .functor NOT 1, L_0x1cf80f0, C4<0>, C4<0>, C4<0>;
L_0x1cf8220 .delay (10,10,10) L_0x1cf8220/d;
L_0x1cf8310/d .functor NOT 1, L_0x1cf9040, C4<0>, C4<0>, C4<0>;
L_0x1cf8310 .delay (10,10,10) L_0x1cf8310/d;
L_0x1cf83b0/d .functor NAND 1, L_0x1c27710, L_0x1cf8310, C4<1>, C4<1>;
L_0x1cf83b0 .delay (20,20,20) L_0x1cf83b0/d;
L_0x1cf84e0/d .functor NOT 1, L_0x1cf83b0, C4<0>, C4<0>, C4<0>;
L_0x1cf84e0 .delay (10,10,10) L_0x1cf84e0/d;
L_0x1cf85d0/d .functor NOR 1, L_0x1cf84e0, L_0x1cf8220, C4<0>, C4<0>;
L_0x1cf85d0 .delay (20,20,20) L_0x1cf85d0/d;
L_0x1cf8750/d .functor NOT 1, L_0x1cf85d0, C4<0>, C4<0>, C4<0>;
L_0x1cf8750 .delay (10,10,10) L_0x1cf8750/d;
v0x1ba5870_0 .net "and_in0ncom", 0 0, L_0x1cf84e0; 1 drivers
v0x1ba5930_0 .net "and_in1com", 0 0, L_0x1cf8220; 1 drivers
v0x1ba59d0_0 .alias "in0", 0 0, v0x1ba7340_0;
v0x1ba5a70_0 .alias "in1", 0 0, v0x1ba7420_0;
v0x1ba5af0_0 .net "nand_in0ncom", 0 0, L_0x1cf83b0; 1 drivers
v0x1ba5b90_0 .net "nand_in1com", 0 0, L_0x1cf80f0; 1 drivers
v0x1ba5c30_0 .net "ncom", 0 0, L_0x1cf8310; 1 drivers
v0x1ba5cd0_0 .net "nor_wire", 0 0, L_0x1cf85d0; 1 drivers
v0x1ba5d70_0 .alias "result", 0 0, v0x1ba74a0_0;
v0x1ba5df0_0 .alias "sel0", 0 0, v0x1ba7210_0;
S_0x1ba5050 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ba4f60;
 .timescale 0 0;
L_0x1cf8840/d .functor NAND 1, C4<0>, L_0x1cf9170, C4<1>, C4<1>;
L_0x1cf8840 .delay (20,20,20) L_0x1cf8840/d;
L_0x1cf8980/d .functor NOT 1, L_0x1cf8840, C4<0>, C4<0>, C4<0>;
L_0x1cf8980 .delay (10,10,10) L_0x1cf8980/d;
L_0x1cf8a70/d .functor NOT 1, L_0x1cf9170, C4<0>, C4<0>, C4<0>;
L_0x1cf8a70 .delay (10,10,10) L_0x1cf8a70/d;
L_0x1cf8b10/d .functor NAND 1, L_0x1cf8750, L_0x1cf8a70, C4<1>, C4<1>;
L_0x1cf8b10 .delay (20,20,20) L_0x1cf8b10/d;
L_0x1cf8c40/d .functor NOT 1, L_0x1cf8b10, C4<0>, C4<0>, C4<0>;
L_0x1cf8c40 .delay (10,10,10) L_0x1cf8c40/d;
L_0x1cf8d30/d .functor NOR 1, L_0x1cf8c40, L_0x1cf8980, C4<0>, C4<0>;
L_0x1cf8d30 .delay (20,20,20) L_0x1cf8d30/d;
L_0x1cf8eb0/d .functor NOT 1, L_0x1cf8d30, C4<0>, C4<0>, C4<0>;
L_0x1cf8eb0 .delay (10,10,10) L_0x1cf8eb0/d;
v0x1ba5140_0 .net "and_in0ncom", 0 0, L_0x1cf8c40; 1 drivers
v0x1ba51c0_0 .net "and_in1com", 0 0, L_0x1cf8980; 1 drivers
v0x1ba5260_0 .alias "in0", 0 0, v0x1ba74a0_0;
v0x1ba5300_0 .alias "in1", 0 0, v0x1ba7060_0;
v0x1ba5380_0 .net "nand_in0ncom", 0 0, L_0x1cf8b10; 1 drivers
v0x1ba5420_0 .net "nand_in1com", 0 0, L_0x1cf8840; 1 drivers
v0x1ba5500_0 .net "ncom", 0 0, L_0x1cf8a70; 1 drivers
v0x1ba55a0_0 .net "nor_wire", 0 0, L_0x1cf8d30; 1 drivers
v0x1ba5640_0 .alias "result", 0 0, v0x1bab240_0;
v0x1ba56e0_0 .alias "sel0", 0 0, v0x1ba7290_0;
S_0x1b9e3c0 .scope generate, "ALU32[25]" "ALU32[25]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b9ccc8 .param/l "i" 2 65, +C4<011001>;
S_0x1b9e4f0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b9e3c0;
 .timescale 0 0;
L_0x1cf2fb0/d .functor NOT 1, L_0x1cf9500, C4<0>, C4<0>, C4<0>;
L_0x1cf2fb0 .delay (10,10,10) L_0x1cf2fb0/d;
v0x1ba4240_0 .net "carryin", 0 0, L_0x1cf95a0; 1 drivers
v0x1ba42e0_0 .net "carryout", 0 0, L_0x1cfaf20; 1 drivers
v0x1ba4360_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1ba43e0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1ba4460_0 .net "notB", 0 0, L_0x1cf2fb0; 1 drivers
v0x1ba44e0_0 .net "operandA", 0 0, L_0x1cf9460; 1 drivers
v0x1ba4560_0 .net "operandB", 0 0, L_0x1cf9500; 1 drivers
v0x1ba4670_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba46f0_0 .net "result", 0 0, L_0x1cfe950; 1 drivers
v0x1ba47c0_0 .net "trueB", 0 0, L_0x1cf9d60; 1 drivers
v0x1ba48a0_0 .net "wAddSub", 0 0, L_0x1cfa880; 1 drivers
v0x1ba49b0_0 .net "wNandAnd", 0 0, L_0x1cfbf20; 1 drivers
v0x1ba4b30_0 .net "wNorOr", 0 0, L_0x1cfc960; 1 drivers
v0x1ba4c40_0 .net "wXor", 0 0, L_0x1cfb4e0; 1 drivers
L_0x1cfea80 .part v0x1c53f70_0, 0, 1;
L_0x1cfeb20 .part v0x1c53f70_0, 1, 1;
L_0x1cfec50 .part v0x1c53f70_0, 2, 1;
S_0x1ba3ac0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b9e4f0;
 .timescale 0 0;
L_0x1cf3070/d .functor NAND 1, L_0x1cf2fb0, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cf3070 .delay (20,20,20) L_0x1cf3070/d;
L_0x1cf9870/d .functor NOT 1, L_0x1cf3070, C4<0>, C4<0>, C4<0>;
L_0x1cf9870 .delay (10,10,10) L_0x1cf9870/d;
L_0x1cf9950/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf9950 .delay (10,10,10) L_0x1cf9950/d;
L_0x1cf9a10/d .functor NAND 1, L_0x1cf9500, L_0x1cf9950, C4<1>, C4<1>;
L_0x1cf9a10 .delay (20,20,20) L_0x1cf9a10/d;
L_0x1cf9ad0/d .functor NOT 1, L_0x1cf9a10, C4<0>, C4<0>, C4<0>;
L_0x1cf9ad0 .delay (10,10,10) L_0x1cf9ad0/d;
L_0x1cf9bc0/d .functor NOR 1, L_0x1cf9ad0, L_0x1cf9870, C4<0>, C4<0>;
L_0x1cf9bc0 .delay (20,20,20) L_0x1cf9bc0/d;
L_0x1cf9d60/d .functor NOT 1, L_0x1cf9bc0, C4<0>, C4<0>, C4<0>;
L_0x1cf9d60 .delay (10,10,10) L_0x1cf9d60/d;
v0x1ba3bb0_0 .net "and_in0ncom", 0 0, L_0x1cf9ad0; 1 drivers
v0x1ba3c70_0 .net "and_in1com", 0 0, L_0x1cf9870; 1 drivers
v0x1ba3d10_0 .alias "in0", 0 0, v0x1ba4560_0;
v0x1ba3d90_0 .alias "in1", 0 0, v0x1ba4460_0;
v0x1ba3e10_0 .net "nand_in0ncom", 0 0, L_0x1cf9a10; 1 drivers
v0x1ba3eb0_0 .net "nand_in1com", 0 0, L_0x1cf3070; 1 drivers
v0x1ba3f50_0 .net "ncom", 0 0, L_0x1cf9950; 1 drivers
v0x1ba3ff0_0 .net "nor_wire", 0 0, L_0x1cf9bc0; 1 drivers
v0x1ba4090_0 .alias "result", 0 0, v0x1ba47c0_0;
v0x1ba4160_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1ba2780 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b9e4f0;
 .timescale 0 0;
L_0x1cfa990/d .functor NAND 1, L_0x1cf9460, L_0x1cf9d60, C4<1>, C4<1>;
L_0x1cfa990 .delay (20,20,20) L_0x1cfa990/d;
L_0x1cfab00/d .functor NOT 1, L_0x1cfa990, C4<0>, C4<0>, C4<0>;
L_0x1cfab00 .delay (10,10,10) L_0x1cfab00/d;
L_0x1cfac10/d .functor NAND 1, L_0x1cf95a0, L_0x1cfa2e0, C4<1>, C4<1>;
L_0x1cfac10 .delay (20,20,20) L_0x1cfac10/d;
L_0x1cfacd0/d .functor NOT 1, L_0x1cfac10, C4<0>, C4<0>, C4<0>;
L_0x1cfacd0 .delay (10,10,10) L_0x1cfacd0/d;
L_0x1cfade0/d .functor NOR 1, L_0x1cfacd0, L_0x1cfab00, C4<0>, C4<0>;
L_0x1cfade0 .delay (20,20,20) L_0x1cfade0/d;
L_0x1cfaf20/d .functor NOT 1, L_0x1cfade0, C4<0>, C4<0>, C4<0>;
L_0x1cfaf20 .delay (10,10,10) L_0x1cfaf20/d;
v0x1ba3360_0 .net "And_AB", 0 0, L_0x1cfab00; 1 drivers
v0x1ba3400_0 .net "And_XorAB_C", 0 0, L_0x1cfacd0; 1 drivers
v0x1ba34a0_0 .net "Nand_AB", 0 0, L_0x1cfa990; 1 drivers
v0x1ba3540_0 .net "Nand_XorAB_C", 0 0, L_0x1cfac10; 1 drivers
v0x1ba35c0_0 .net "Xor_AB", 0 0, L_0x1cfa2e0; 1 drivers
v0x1ba3690_0 .alias "a", 0 0, v0x1ba44e0_0;
v0x1ba37e0_0 .alias "b", 0 0, v0x1ba47c0_0;
v0x1ba3860_0 .alias "carryin", 0 0, v0x1ba4240_0;
v0x1ba38e0_0 .alias "carryout", 0 0, v0x1ba42e0_0;
v0x1ba3960_0 .net "nco", 0 0, L_0x1cfade0; 1 drivers
v0x1ba3a40_0 .alias "sum", 0 0, v0x1ba48a0_0;
S_0x1ba2e10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ba2780;
 .timescale 0 0;
L_0x1cf9ed0/d .functor NAND 1, L_0x1cf9460, L_0x1cf9d60, C4<1>, C4<1>;
L_0x1cf9ed0 .delay (20,20,20) L_0x1cf9ed0/d;
L_0x1cf9f90/d .functor NOR 1, L_0x1cf9460, L_0x1cf9d60, C4<0>, C4<0>;
L_0x1cf9f90 .delay (20,20,20) L_0x1cf9f90/d;
L_0x1cfa070/d .functor NOT 1, L_0x1cf9f90, C4<0>, C4<0>, C4<0>;
L_0x1cfa070 .delay (10,10,10) L_0x1cfa070/d;
L_0x1cfa180/d .functor NAND 1, L_0x1cfa070, L_0x1cf9ed0, C4<1>, C4<1>;
L_0x1cfa180 .delay (20,20,20) L_0x1cfa180/d;
L_0x1cfa2e0/d .functor NOT 1, L_0x1cfa180, C4<0>, C4<0>, C4<0>;
L_0x1cfa2e0 .delay (10,10,10) L_0x1cfa2e0/d;
v0x1ba2f00_0 .alias "a", 0 0, v0x1ba44e0_0;
v0x1ba2fa0_0 .alias "b", 0 0, v0x1ba47c0_0;
v0x1ba3040_0 .net "nand_ab", 0 0, L_0x1cf9ed0; 1 drivers
v0x1ba30e0_0 .net "nor_ab", 0 0, L_0x1cf9f90; 1 drivers
v0x1ba3160_0 .net "nxor_ab", 0 0, L_0x1cfa180; 1 drivers
v0x1ba3200_0 .net "or_ab", 0 0, L_0x1cfa070; 1 drivers
v0x1ba32e0_0 .alias "result", 0 0, v0x1ba35c0_0;
S_0x1ba2870 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ba2780;
 .timescale 0 0;
L_0x1cfa3f0/d .functor NAND 1, L_0x1cfa2e0, L_0x1cf95a0, C4<1>, C4<1>;
L_0x1cfa3f0 .delay (20,20,20) L_0x1cfa3f0/d;
L_0x1cfa540/d .functor NOR 1, L_0x1cfa2e0, L_0x1cf95a0, C4<0>, C4<0>;
L_0x1cfa540 .delay (20,20,20) L_0x1cfa540/d;
L_0x1cfa6b0/d .functor NOT 1, L_0x1cfa540, C4<0>, C4<0>, C4<0>;
L_0x1cfa6b0 .delay (10,10,10) L_0x1cfa6b0/d;
L_0x1cfa770/d .functor NAND 1, L_0x1cfa6b0, L_0x1cfa3f0, C4<1>, C4<1>;
L_0x1cfa770 .delay (20,20,20) L_0x1cfa770/d;
L_0x1cfa880/d .functor NOT 1, L_0x1cfa770, C4<0>, C4<0>, C4<0>;
L_0x1cfa880 .delay (10,10,10) L_0x1cfa880/d;
v0x1ba2960_0 .alias "a", 0 0, v0x1ba35c0_0;
v0x1ba2a00_0 .alias "b", 0 0, v0x1ba4240_0;
v0x1ba2aa0_0 .net "nand_ab", 0 0, L_0x1cfa3f0; 1 drivers
v0x1ba2b40_0 .net "nor_ab", 0 0, L_0x1cfa540; 1 drivers
v0x1ba2bc0_0 .net "nxor_ab", 0 0, L_0x1cfa770; 1 drivers
v0x1ba2c60_0 .net "or_ab", 0 0, L_0x1cfa6b0; 1 drivers
v0x1ba2d40_0 .alias "result", 0 0, v0x1ba48a0_0;
S_0x1ba2230 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b9e4f0;
 .timescale 0 0;
L_0x1cfb0a0/d .functor NAND 1, L_0x1cf9460, L_0x1cf9500, C4<1>, C4<1>;
L_0x1cfb0a0 .delay (20,20,20) L_0x1cfb0a0/d;
L_0x1cfb140/d .functor NOR 1, L_0x1cf9460, L_0x1cf9500, C4<0>, C4<0>;
L_0x1cfb140 .delay (20,20,20) L_0x1cfb140/d;
L_0x1cfb2b0/d .functor NOT 1, L_0x1cfb140, C4<0>, C4<0>, C4<0>;
L_0x1cfb2b0 .delay (10,10,10) L_0x1cfb2b0/d;
L_0x1cfb3a0/d .functor NAND 1, L_0x1cfb2b0, L_0x1cfb0a0, C4<1>, C4<1>;
L_0x1cfb3a0 .delay (20,20,20) L_0x1cfb3a0/d;
L_0x1cfb4e0/d .functor NOT 1, L_0x1cfb3a0, C4<0>, C4<0>, C4<0>;
L_0x1cfb4e0 .delay (10,10,10) L_0x1cfb4e0/d;
v0x1ba2320_0 .alias "a", 0 0, v0x1ba44e0_0;
v0x1ba23a0_0 .alias "b", 0 0, v0x1ba4560_0;
v0x1ba2470_0 .net "nand_ab", 0 0, L_0x1cfb0a0; 1 drivers
v0x1ba24f0_0 .net "nor_ab", 0 0, L_0x1cfb140; 1 drivers
v0x1ba2570_0 .net "nxor_ab", 0 0, L_0x1cfb3a0; 1 drivers
v0x1ba25f0_0 .net "or_ab", 0 0, L_0x1cfb2b0; 1 drivers
v0x1ba26b0_0 .alias "result", 0 0, v0x1ba4c40_0;
S_0x1ba1640 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b9e4f0;
 .timescale 0 0;
L_0x1cfb610/d .functor NAND 1, L_0x1cf9460, L_0x1cf9500, C4<1>, C4<1>;
L_0x1cfb610 .delay (20,20,20) L_0x1cfb610/d;
L_0x1cfb740/d .functor NOT 1, L_0x1cfb610, C4<0>, C4<0>, C4<0>;
L_0x1cfb740 .delay (10,10,10) L_0x1cfb740/d;
v0x1ba1eb0_0 .alias "a", 0 0, v0x1ba44e0_0;
v0x1ba1f50_0 .net "and_ab", 0 0, L_0x1cfb740; 1 drivers
v0x1ba1fd0_0 .alias "b", 0 0, v0x1ba4560_0;
v0x1ba2050_0 .net "nand_ab", 0 0, L_0x1cfb610; 1 drivers
v0x1ba2130_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba21b0_0 .alias "result", 0 0, v0x1ba49b0_0;
S_0x1ba1730 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ba1640;
 .timescale 0 0;
L_0x1cfb890/d .functor NAND 1, L_0x1cfb740, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cfb890 .delay (20,20,20) L_0x1cfb890/d;
L_0x1cfb950/d .functor NOT 1, L_0x1cfb890, C4<0>, C4<0>, C4<0>;
L_0x1cfb950 .delay (10,10,10) L_0x1cfb950/d;
L_0x1cfba80/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cfba80 .delay (10,10,10) L_0x1cfba80/d;
L_0x1cfbb40/d .functor NAND 1, L_0x1cfb610, L_0x1cfba80, C4<1>, C4<1>;
L_0x1cfbb40 .delay (20,20,20) L_0x1cfbb40/d;
L_0x1cfbc90/d .functor NOT 1, L_0x1cfbb40, C4<0>, C4<0>, C4<0>;
L_0x1cfbc90 .delay (10,10,10) L_0x1cfbc90/d;
L_0x1cfbd80/d .functor NOR 1, L_0x1cfbc90, L_0x1cfb950, C4<0>, C4<0>;
L_0x1cfbd80 .delay (20,20,20) L_0x1cfbd80/d;
L_0x1cfbf20/d .functor NOT 1, L_0x1cfbd80, C4<0>, C4<0>, C4<0>;
L_0x1cfbf20 .delay (10,10,10) L_0x1cfbf20/d;
v0x1ba1820_0 .net "and_in0ncom", 0 0, L_0x1cfbc90; 1 drivers
v0x1ba18a0_0 .net "and_in1com", 0 0, L_0x1cfb950; 1 drivers
v0x1ba1920_0 .alias "in0", 0 0, v0x1ba2050_0;
v0x1ba19c0_0 .alias "in1", 0 0, v0x1ba1f50_0;
v0x1ba1a40_0 .net "nand_in0ncom", 0 0, L_0x1cfbb40; 1 drivers
v0x1ba1ae0_0 .net "nand_in1com", 0 0, L_0x1cfb890; 1 drivers
v0x1ba1bc0_0 .net "ncom", 0 0, L_0x1cfba80; 1 drivers
v0x1ba1c60_0 .net "nor_wire", 0 0, L_0x1cfbd80; 1 drivers
v0x1ba1d00_0 .alias "result", 0 0, v0x1ba49b0_0;
v0x1ba1dd0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1ba0ba0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b9e4f0;
 .timescale 0 0;
L_0x1cfc050/d .functor NOR 1, L_0x1cf9460, L_0x1cf9500, C4<0>, C4<0>;
L_0x1cfc050 .delay (20,20,20) L_0x1cfc050/d;
L_0x1cfc180/d .functor NOT 1, L_0x1cfc050, C4<0>, C4<0>, C4<0>;
L_0x1cfc180 .delay (10,10,10) L_0x1cfc180/d;
v0x1ba1320_0 .alias "a", 0 0, v0x1ba44e0_0;
v0x1ba13a0_0 .alias "b", 0 0, v0x1ba4560_0;
v0x1ba1440_0 .net "nor_ab", 0 0, L_0x1cfc050; 1 drivers
v0x1ba14c0_0 .net "or_ab", 0 0, L_0x1cfc180; 1 drivers
v0x1ba1540_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1ba15c0_0 .alias "result", 0 0, v0x1ba4b30_0;
S_0x1ba0c90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ba0ba0;
 .timescale 0 0;
L_0x1cfc2d0/d .functor NAND 1, L_0x1cfc180, v0x1bed730_0, C4<1>, C4<1>;
L_0x1cfc2d0 .delay (20,20,20) L_0x1cfc2d0/d;
L_0x1cfc390/d .functor NOT 1, L_0x1cfc2d0, C4<0>, C4<0>, C4<0>;
L_0x1cfc390 .delay (10,10,10) L_0x1cfc390/d;
L_0x1cfc4c0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1cfc4c0 .delay (10,10,10) L_0x1cfc4c0/d;
L_0x1cfc580/d .functor NAND 1, L_0x1cfc050, L_0x1cfc4c0, C4<1>, C4<1>;
L_0x1cfc580 .delay (20,20,20) L_0x1cfc580/d;
L_0x1cfc6d0/d .functor NOT 1, L_0x1cfc580, C4<0>, C4<0>, C4<0>;
L_0x1cfc6d0 .delay (10,10,10) L_0x1cfc6d0/d;
L_0x1cfc7c0/d .functor NOR 1, L_0x1cfc6d0, L_0x1cfc390, C4<0>, C4<0>;
L_0x1cfc7c0 .delay (20,20,20) L_0x1cfc7c0/d;
L_0x1cfc960/d .functor NOT 1, L_0x1cfc7c0, C4<0>, C4<0>, C4<0>;
L_0x1cfc960 .delay (10,10,10) L_0x1cfc960/d;
v0x1ba0d80_0 .net "and_in0ncom", 0 0, L_0x1cfc6d0; 1 drivers
v0x1ba0e00_0 .net "and_in1com", 0 0, L_0x1cfc390; 1 drivers
v0x1ba0e80_0 .alias "in0", 0 0, v0x1ba1440_0;
v0x1ba0f00_0 .alias "in1", 0 0, v0x1ba14c0_0;
v0x1ba0f80_0 .net "nand_in0ncom", 0 0, L_0x1cfc580; 1 drivers
v0x1ba1000_0 .net "nand_in1com", 0 0, L_0x1cfc2d0; 1 drivers
v0x1ba1080_0 .net "ncom", 0 0, L_0x1cfc4c0; 1 drivers
v0x1ba1100_0 .net "nor_wire", 0 0, L_0x1cfc7c0; 1 drivers
v0x1ba11d0_0 .alias "result", 0 0, v0x1ba4b30_0;
v0x1ba12a0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b9e5e0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b9e4f0;
 .timescale 0 0;
v0x1ba03f0_0 .alias "in0", 0 0, v0x1ba48a0_0;
v0x1ba04a0_0 .alias "in1", 0 0, v0x1ba4c40_0;
v0x1ba0550_0 .alias "in2", 0 0, v0x1ba49b0_0;
v0x1ba0600_0 .alias "in3", 0 0, v0x1ba4b30_0;
v0x1ba06e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ba0790_0 .alias "result", 0 0, v0x1ba46f0_0;
v0x1ba0810_0 .net "sel0", 0 0, L_0x1cfea80; 1 drivers
v0x1ba0890_0 .net "sel1", 0 0, L_0x1cfeb20; 1 drivers
v0x1ba0910_0 .net "sel2", 0 0, L_0x1cfec50; 1 drivers
v0x1ba09c0_0 .net "w0", 0 0, L_0x1cfd120; 1 drivers
v0x1ba0aa0_0 .net "w1", 0 0, L_0x1cfd8a0; 1 drivers
v0x1ba0b20_0 .net "w2", 0 0, L_0x1cfe0f0; 1 drivers
S_0x1b9fca0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b9e5e0;
 .timescale 0 0;
L_0x1cfca90/d .functor NAND 1, L_0x1cfb4e0, L_0x1cfea80, C4<1>, C4<1>;
L_0x1cfca90 .delay (20,20,20) L_0x1cfca90/d;
L_0x1cfcb50/d .functor NOT 1, L_0x1cfca90, C4<0>, C4<0>, C4<0>;
L_0x1cfcb50 .delay (10,10,10) L_0x1cfcb50/d;
L_0x1cfcc80/d .functor NOT 1, L_0x1cfea80, C4<0>, C4<0>, C4<0>;
L_0x1cfcc80 .delay (10,10,10) L_0x1cfcc80/d;
L_0x1cfcdd0/d .functor NAND 1, L_0x1cfa880, L_0x1cfcc80, C4<1>, C4<1>;
L_0x1cfcdd0 .delay (20,20,20) L_0x1cfcdd0/d;
L_0x1cfce90/d .functor NOT 1, L_0x1cfcdd0, C4<0>, C4<0>, C4<0>;
L_0x1cfce90 .delay (10,10,10) L_0x1cfce90/d;
L_0x1cfcf80/d .functor NOR 1, L_0x1cfce90, L_0x1cfcb50, C4<0>, C4<0>;
L_0x1cfcf80 .delay (20,20,20) L_0x1cfcf80/d;
L_0x1cfd120/d .functor NOT 1, L_0x1cfcf80, C4<0>, C4<0>, C4<0>;
L_0x1cfd120 .delay (10,10,10) L_0x1cfd120/d;
v0x1b9fd90_0 .net "and_in0ncom", 0 0, L_0x1cfce90; 1 drivers
v0x1b9fe50_0 .net "and_in1com", 0 0, L_0x1cfcb50; 1 drivers
v0x1b9fef0_0 .alias "in0", 0 0, v0x1ba48a0_0;
v0x1b9ff90_0 .alias "in1", 0 0, v0x1ba4c40_0;
v0x1ba0010_0 .net "nand_in0ncom", 0 0, L_0x1cfcdd0; 1 drivers
v0x1ba00b0_0 .net "nand_in1com", 0 0, L_0x1cfca90; 1 drivers
v0x1ba0150_0 .net "ncom", 0 0, L_0x1cfcc80; 1 drivers
v0x1ba01f0_0 .net "nor_wire", 0 0, L_0x1cfcf80; 1 drivers
v0x1ba0290_0 .alias "result", 0 0, v0x1ba09c0_0;
v0x1ba0310_0 .alias "sel0", 0 0, v0x1ba0810_0;
S_0x1b9f550 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b9e5e0;
 .timescale 0 0;
L_0x1cfd250/d .functor NAND 1, L_0x1cfc960, L_0x1cfea80, C4<1>, C4<1>;
L_0x1cfd250 .delay (20,20,20) L_0x1cfd250/d;
L_0x1cfd310/d .functor NOT 1, L_0x1cfd250, C4<0>, C4<0>, C4<0>;
L_0x1cfd310 .delay (10,10,10) L_0x1cfd310/d;
L_0x1cfd440/d .functor NOT 1, L_0x1cfea80, C4<0>, C4<0>, C4<0>;
L_0x1cfd440 .delay (10,10,10) L_0x1cfd440/d;
L_0x1cfd500/d .functor NAND 1, L_0x1cfbf20, L_0x1cfd440, C4<1>, C4<1>;
L_0x1cfd500 .delay (20,20,20) L_0x1cfd500/d;
L_0x1cfd610/d .functor NOT 1, L_0x1cfd500, C4<0>, C4<0>, C4<0>;
L_0x1cfd610 .delay (10,10,10) L_0x1cfd610/d;
L_0x1cfd700/d .functor NOR 1, L_0x1cfd610, L_0x1cfd310, C4<0>, C4<0>;
L_0x1cfd700 .delay (20,20,20) L_0x1cfd700/d;
L_0x1cfd8a0/d .functor NOT 1, L_0x1cfd700, C4<0>, C4<0>, C4<0>;
L_0x1cfd8a0 .delay (10,10,10) L_0x1cfd8a0/d;
v0x1b9f640_0 .net "and_in0ncom", 0 0, L_0x1cfd610; 1 drivers
v0x1b9f700_0 .net "and_in1com", 0 0, L_0x1cfd310; 1 drivers
v0x1b9f7a0_0 .alias "in0", 0 0, v0x1ba49b0_0;
v0x1b9f840_0 .alias "in1", 0 0, v0x1ba4b30_0;
v0x1b9f8c0_0 .net "nand_in0ncom", 0 0, L_0x1cfd500; 1 drivers
v0x1b9f960_0 .net "nand_in1com", 0 0, L_0x1cfd250; 1 drivers
v0x1b9fa00_0 .net "ncom", 0 0, L_0x1cfd440; 1 drivers
v0x1b9faa0_0 .net "nor_wire", 0 0, L_0x1cfd700; 1 drivers
v0x1b9fb40_0 .alias "result", 0 0, v0x1ba0aa0_0;
v0x1b9fbc0_0 .alias "sel0", 0 0, v0x1ba0810_0;
S_0x1b9ee00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b9e5e0;
 .timescale 0 0;
L_0x1cfd9d0/d .functor NAND 1, L_0x1cfd8a0, L_0x1cfeb20, C4<1>, C4<1>;
L_0x1cfd9d0 .delay (20,20,20) L_0x1cfd9d0/d;
L_0x1cfdb20/d .functor NOT 1, L_0x1cfd9d0, C4<0>, C4<0>, C4<0>;
L_0x1cfdb20 .delay (10,10,10) L_0x1cfdb20/d;
L_0x1cfdc50/d .functor NOT 1, L_0x1cfeb20, C4<0>, C4<0>, C4<0>;
L_0x1cfdc50 .delay (10,10,10) L_0x1cfdc50/d;
L_0x1cfdd10/d .functor NAND 1, L_0x1cfd120, L_0x1cfdc50, C4<1>, C4<1>;
L_0x1cfdd10 .delay (20,20,20) L_0x1cfdd10/d;
L_0x1cfde60/d .functor NOT 1, L_0x1cfdd10, C4<0>, C4<0>, C4<0>;
L_0x1cfde60 .delay (10,10,10) L_0x1cfde60/d;
L_0x1cfdf50/d .functor NOR 1, L_0x1cfde60, L_0x1cfdb20, C4<0>, C4<0>;
L_0x1cfdf50 .delay (20,20,20) L_0x1cfdf50/d;
L_0x1cfe0f0/d .functor NOT 1, L_0x1cfdf50, C4<0>, C4<0>, C4<0>;
L_0x1cfe0f0 .delay (10,10,10) L_0x1cfe0f0/d;
v0x1b9eef0_0 .net "and_in0ncom", 0 0, L_0x1cfde60; 1 drivers
v0x1b9efb0_0 .net "and_in1com", 0 0, L_0x1cfdb20; 1 drivers
v0x1b9f050_0 .alias "in0", 0 0, v0x1ba09c0_0;
v0x1b9f0f0_0 .alias "in1", 0 0, v0x1ba0aa0_0;
v0x1b9f170_0 .net "nand_in0ncom", 0 0, L_0x1cfdd10; 1 drivers
v0x1b9f210_0 .net "nand_in1com", 0 0, L_0x1cfd9d0; 1 drivers
v0x1b9f2b0_0 .net "ncom", 0 0, L_0x1cfdc50; 1 drivers
v0x1b9f350_0 .net "nor_wire", 0 0, L_0x1cfdf50; 1 drivers
v0x1b9f3f0_0 .alias "result", 0 0, v0x1ba0b20_0;
v0x1b9f470_0 .alias "sel0", 0 0, v0x1ba0890_0;
S_0x1b9e6d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b9e5e0;
 .timescale 0 0;
L_0x1cfe220/d .functor NAND 1, C4<0>, L_0x1cfec50, C4<1>, C4<1>;
L_0x1cfe220 .delay (20,20,20) L_0x1cfe220/d;
L_0x1cfe380/d .functor NOT 1, L_0x1cfe220, C4<0>, C4<0>, C4<0>;
L_0x1cfe380 .delay (10,10,10) L_0x1cfe380/d;
L_0x1cfe4b0/d .functor NOT 1, L_0x1cfec50, C4<0>, C4<0>, C4<0>;
L_0x1cfe4b0 .delay (10,10,10) L_0x1cfe4b0/d;
L_0x1cfe570/d .functor NAND 1, L_0x1cfe0f0, L_0x1cfe4b0, C4<1>, C4<1>;
L_0x1cfe570 .delay (20,20,20) L_0x1cfe570/d;
L_0x1cfe6c0/d .functor NOT 1, L_0x1cfe570, C4<0>, C4<0>, C4<0>;
L_0x1cfe6c0 .delay (10,10,10) L_0x1cfe6c0/d;
L_0x1cfe7b0/d .functor NOR 1, L_0x1cfe6c0, L_0x1cfe380, C4<0>, C4<0>;
L_0x1cfe7b0 .delay (20,20,20) L_0x1cfe7b0/d;
L_0x1cfe950/d .functor NOT 1, L_0x1cfe7b0, C4<0>, C4<0>, C4<0>;
L_0x1cfe950 .delay (10,10,10) L_0x1cfe950/d;
v0x1b9e7c0_0 .net "and_in0ncom", 0 0, L_0x1cfe6c0; 1 drivers
v0x1b9e840_0 .net "and_in1com", 0 0, L_0x1cfe380; 1 drivers
v0x1b9e8e0_0 .alias "in0", 0 0, v0x1ba0b20_0;
v0x1b9e980_0 .alias "in1", 0 0, v0x1ba06e0_0;
v0x1b9ea00_0 .net "nand_in0ncom", 0 0, L_0x1cfe570; 1 drivers
v0x1b9eaa0_0 .net "nand_in1com", 0 0, L_0x1cfe220; 1 drivers
v0x1b9eb80_0 .net "ncom", 0 0, L_0x1cfe4b0; 1 drivers
v0x1b9ec20_0 .net "nor_wire", 0 0, L_0x1cfe7b0; 1 drivers
v0x1b9ecc0_0 .alias "result", 0 0, v0x1ba46f0_0;
v0x1b9ed60_0 .alias "sel0", 0 0, v0x1ba0910_0;
S_0x1b97970 .scope generate, "ALU32[26]" "ALU32[26]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b96348 .param/l "i" 2 65, +C4<011010>;
S_0x1b97aa0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b97970;
 .timescale 0 0;
L_0x1cf9640/d .functor NOT 1, L_0x1cff0d0, C4<0>, C4<0>, C4<0>;
L_0x1cf9640 .delay (10,10,10) L_0x1cf9640/d;
v0x1b90320_0 .net "carryin", 0 0, L_0x1cff170; 1 drivers
v0x1b9d920_0 .net "carryout", 0 0, L_0x1d00a30; 1 drivers
v0x1b9d9a0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1b9da20_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b9db30_0 .net "notB", 0 0, L_0x1cf9640; 1 drivers
v0x1b9dbb0_0 .net "operandA", 0 0, L_0x1cff030; 1 drivers
v0x1b9dc30_0 .net "operandB", 0 0, L_0x1cff0d0; 1 drivers
v0x1b9dd40_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b9ddc0_0 .net "result", 0 0, L_0x1d04520; 1 drivers
v0x1b9de40_0 .net "trueB", 0 0, L_0x1cff870; 1 drivers
v0x1b9df20_0 .net "wAddSub", 0 0, L_0x1d00390; 1 drivers
v0x1b9e030_0 .net "wNandAnd", 0 0, L_0x1d01af0; 1 drivers
v0x1b9e1b0_0 .net "wNorOr", 0 0, L_0x1d02530; 1 drivers
v0x1b9e2c0_0 .net "wXor", 0 0, L_0x1d01090; 1 drivers
L_0x1d04650 .part v0x1c53f70_0, 0, 1;
L_0x1d046f0 .part v0x1c53f70_0, 1, 1;
L_0x1d04820 .part v0x1c53f70_0, 2, 1;
S_0x1b9d070 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b97aa0;
 .timescale 0 0;
L_0x1cf9740/d .functor NAND 1, L_0x1cf9640, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1cf9740 .delay (20,20,20) L_0x1cf9740/d;
L_0x1cff380/d .functor NOT 1, L_0x1cf9740, C4<0>, C4<0>, C4<0>;
L_0x1cff380 .delay (10,10,10) L_0x1cff380/d;
L_0x1cff460/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1cff460 .delay (10,10,10) L_0x1cff460/d;
L_0x1cff520/d .functor NAND 1, L_0x1cff0d0, L_0x1cff460, C4<1>, C4<1>;
L_0x1cff520 .delay (20,20,20) L_0x1cff520/d;
L_0x1cff5e0/d .functor NOT 1, L_0x1cff520, C4<0>, C4<0>, C4<0>;
L_0x1cff5e0 .delay (10,10,10) L_0x1cff5e0/d;
L_0x1cff6d0/d .functor NOR 1, L_0x1cff5e0, L_0x1cff380, C4<0>, C4<0>;
L_0x1cff6d0 .delay (20,20,20) L_0x1cff6d0/d;
L_0x1cff870/d .functor NOT 1, L_0x1cff6d0, C4<0>, C4<0>, C4<0>;
L_0x1cff870 .delay (10,10,10) L_0x1cff870/d;
v0x1b9d160_0 .net "and_in0ncom", 0 0, L_0x1cff5e0; 1 drivers
v0x1b9d220_0 .net "and_in1com", 0 0, L_0x1cff380; 1 drivers
v0x1b9d2c0_0 .alias "in0", 0 0, v0x1b9dc30_0;
v0x1b9d340_0 .alias "in1", 0 0, v0x1b9db30_0;
v0x1b9d3c0_0 .net "nand_in0ncom", 0 0, L_0x1cff520; 1 drivers
v0x1b9d460_0 .net "nand_in1com", 0 0, L_0x1cf9740; 1 drivers
v0x1b9d500_0 .net "ncom", 0 0, L_0x1cff460; 1 drivers
v0x1b9d5a0_0 .net "nor_wire", 0 0, L_0x1cff6d0; 1 drivers
v0x1b9d640_0 .alias "result", 0 0, v0x1b9de40_0;
v0x1b9d710_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1b9bd30 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b97aa0;
 .timescale 0 0;
L_0x1d004a0/d .functor NAND 1, L_0x1cff030, L_0x1cff870, C4<1>, C4<1>;
L_0x1d004a0 .delay (20,20,20) L_0x1d004a0/d;
L_0x1d00610/d .functor NOT 1, L_0x1d004a0, C4<0>, C4<0>, C4<0>;
L_0x1d00610 .delay (10,10,10) L_0x1d00610/d;
L_0x1d00720/d .functor NAND 1, L_0x1cff170, L_0x1cffdf0, C4<1>, C4<1>;
L_0x1d00720 .delay (20,20,20) L_0x1d00720/d;
L_0x1d007e0/d .functor NOT 1, L_0x1d00720, C4<0>, C4<0>, C4<0>;
L_0x1d007e0 .delay (10,10,10) L_0x1d007e0/d;
L_0x1d008f0/d .functor NOR 1, L_0x1d007e0, L_0x1d00610, C4<0>, C4<0>;
L_0x1d008f0 .delay (20,20,20) L_0x1d008f0/d;
L_0x1d00a30/d .functor NOT 1, L_0x1d008f0, C4<0>, C4<0>, C4<0>;
L_0x1d00a30 .delay (10,10,10) L_0x1d00a30/d;
v0x1b9c910_0 .net "And_AB", 0 0, L_0x1d00610; 1 drivers
v0x1b9c9b0_0 .net "And_XorAB_C", 0 0, L_0x1d007e0; 1 drivers
v0x1b9ca50_0 .net "Nand_AB", 0 0, L_0x1d004a0; 1 drivers
v0x1b9caf0_0 .net "Nand_XorAB_C", 0 0, L_0x1d00720; 1 drivers
v0x1b9cb70_0 .net "Xor_AB", 0 0, L_0x1cffdf0; 1 drivers
v0x1b9cc40_0 .alias "a", 0 0, v0x1b9dbb0_0;
v0x1b9cd90_0 .alias "b", 0 0, v0x1b9de40_0;
v0x1b9ce10_0 .alias "carryin", 0 0, v0x1b90320_0;
v0x1b9ce90_0 .alias "carryout", 0 0, v0x1b9d920_0;
v0x1b9cf10_0 .net "nco", 0 0, L_0x1d008f0; 1 drivers
v0x1b9cff0_0 .alias "sum", 0 0, v0x1b9df20_0;
S_0x1b9c3c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b9bd30;
 .timescale 0 0;
L_0x1cff9e0/d .functor NAND 1, L_0x1cff030, L_0x1cff870, C4<1>, C4<1>;
L_0x1cff9e0 .delay (20,20,20) L_0x1cff9e0/d;
L_0x1cffaa0/d .functor NOR 1, L_0x1cff030, L_0x1cff870, C4<0>, C4<0>;
L_0x1cffaa0 .delay (20,20,20) L_0x1cffaa0/d;
L_0x1cffb80/d .functor NOT 1, L_0x1cffaa0, C4<0>, C4<0>, C4<0>;
L_0x1cffb80 .delay (10,10,10) L_0x1cffb80/d;
L_0x1cffc90/d .functor NAND 1, L_0x1cffb80, L_0x1cff9e0, C4<1>, C4<1>;
L_0x1cffc90 .delay (20,20,20) L_0x1cffc90/d;
L_0x1cffdf0/d .functor NOT 1, L_0x1cffc90, C4<0>, C4<0>, C4<0>;
L_0x1cffdf0 .delay (10,10,10) L_0x1cffdf0/d;
v0x1b9c4b0_0 .alias "a", 0 0, v0x1b9dbb0_0;
v0x1b9c550_0 .alias "b", 0 0, v0x1b9de40_0;
v0x1b9c5f0_0 .net "nand_ab", 0 0, L_0x1cff9e0; 1 drivers
v0x1b9c690_0 .net "nor_ab", 0 0, L_0x1cffaa0; 1 drivers
v0x1b9c710_0 .net "nxor_ab", 0 0, L_0x1cffc90; 1 drivers
v0x1b9c7b0_0 .net "or_ab", 0 0, L_0x1cffb80; 1 drivers
v0x1b9c890_0 .alias "result", 0 0, v0x1b9cb70_0;
S_0x1b9be20 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b9bd30;
 .timescale 0 0;
L_0x1cfff00/d .functor NAND 1, L_0x1cffdf0, L_0x1cff170, C4<1>, C4<1>;
L_0x1cfff00 .delay (20,20,20) L_0x1cfff00/d;
L_0x1d00050/d .functor NOR 1, L_0x1cffdf0, L_0x1cff170, C4<0>, C4<0>;
L_0x1d00050 .delay (20,20,20) L_0x1d00050/d;
L_0x1d001c0/d .functor NOT 1, L_0x1d00050, C4<0>, C4<0>, C4<0>;
L_0x1d001c0 .delay (10,10,10) L_0x1d001c0/d;
L_0x1d00280/d .functor NAND 1, L_0x1d001c0, L_0x1cfff00, C4<1>, C4<1>;
L_0x1d00280 .delay (20,20,20) L_0x1d00280/d;
L_0x1d00390/d .functor NOT 1, L_0x1d00280, C4<0>, C4<0>, C4<0>;
L_0x1d00390 .delay (10,10,10) L_0x1d00390/d;
v0x1b9bf10_0 .alias "a", 0 0, v0x1b9cb70_0;
v0x1b9bfb0_0 .alias "b", 0 0, v0x1b90320_0;
v0x1b9c050_0 .net "nand_ab", 0 0, L_0x1cfff00; 1 drivers
v0x1b9c0f0_0 .net "nor_ab", 0 0, L_0x1d00050; 1 drivers
v0x1b9c170_0 .net "nxor_ab", 0 0, L_0x1d00280; 1 drivers
v0x1b9c210_0 .net "or_ab", 0 0, L_0x1d001c0; 1 drivers
v0x1b9c2f0_0 .alias "result", 0 0, v0x1b9df20_0;
S_0x1b9b7e0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b97aa0;
 .timescale 0 0;
L_0x1d00bf0/d .functor NAND 1, L_0x1cff030, L_0x1cff0d0, C4<1>, C4<1>;
L_0x1d00bf0 .delay (20,20,20) L_0x1d00bf0/d;
L_0x1d00cb0/d .functor NOR 1, L_0x1cff030, L_0x1cff0d0, C4<0>, C4<0>;
L_0x1d00cb0 .delay (20,20,20) L_0x1d00cb0/d;
L_0x1d00e40/d .functor NOT 1, L_0x1d00cb0, C4<0>, C4<0>, C4<0>;
L_0x1d00e40 .delay (10,10,10) L_0x1d00e40/d;
L_0x1d00f30/d .functor NAND 1, L_0x1d00e40, L_0x1d00bf0, C4<1>, C4<1>;
L_0x1d00f30 .delay (20,20,20) L_0x1d00f30/d;
L_0x1d01090/d .functor NOT 1, L_0x1d00f30, C4<0>, C4<0>, C4<0>;
L_0x1d01090 .delay (10,10,10) L_0x1d01090/d;
v0x1b9b8d0_0 .alias "a", 0 0, v0x1b9dbb0_0;
v0x1b9b950_0 .alias "b", 0 0, v0x1b9dc30_0;
v0x1b9ba20_0 .net "nand_ab", 0 0, L_0x1d00bf0; 1 drivers
v0x1b9baa0_0 .net "nor_ab", 0 0, L_0x1d00cb0; 1 drivers
v0x1b9bb20_0 .net "nxor_ab", 0 0, L_0x1d00f30; 1 drivers
v0x1b9bba0_0 .net "or_ab", 0 0, L_0x1d00e40; 1 drivers
v0x1b9bc60_0 .alias "result", 0 0, v0x1b9e2c0_0;
S_0x1b9abf0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b97aa0;
 .timescale 0 0;
L_0x1d011e0/d .functor NAND 1, L_0x1cff030, L_0x1cff0d0, C4<1>, C4<1>;
L_0x1d011e0 .delay (20,20,20) L_0x1d011e0/d;
L_0x1d01310/d .functor NOT 1, L_0x1d011e0, C4<0>, C4<0>, C4<0>;
L_0x1d01310 .delay (10,10,10) L_0x1d01310/d;
v0x1b9b460_0 .alias "a", 0 0, v0x1b9dbb0_0;
v0x1b9b500_0 .net "and_ab", 0 0, L_0x1d01310; 1 drivers
v0x1b9b580_0 .alias "b", 0 0, v0x1b9dc30_0;
v0x1b9b600_0 .net "nand_ab", 0 0, L_0x1d011e0; 1 drivers
v0x1b9b6e0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b9b760_0 .alias "result", 0 0, v0x1b9e030_0;
S_0x1b9ace0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b9abf0;
 .timescale 0 0;
L_0x1d01460/d .functor NAND 1, L_0x1d01310, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d01460 .delay (20,20,20) L_0x1d01460/d;
L_0x1d01520/d .functor NOT 1, L_0x1d01460, C4<0>, C4<0>, C4<0>;
L_0x1d01520 .delay (10,10,10) L_0x1d01520/d;
L_0x1d01650/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d01650 .delay (10,10,10) L_0x1d01650/d;
L_0x1d01710/d .functor NAND 1, L_0x1d011e0, L_0x1d01650, C4<1>, C4<1>;
L_0x1d01710 .delay (20,20,20) L_0x1d01710/d;
L_0x1d01860/d .functor NOT 1, L_0x1d01710, C4<0>, C4<0>, C4<0>;
L_0x1d01860 .delay (10,10,10) L_0x1d01860/d;
L_0x1d01950/d .functor NOR 1, L_0x1d01860, L_0x1d01520, C4<0>, C4<0>;
L_0x1d01950 .delay (20,20,20) L_0x1d01950/d;
L_0x1d01af0/d .functor NOT 1, L_0x1d01950, C4<0>, C4<0>, C4<0>;
L_0x1d01af0 .delay (10,10,10) L_0x1d01af0/d;
v0x1b9add0_0 .net "and_in0ncom", 0 0, L_0x1d01860; 1 drivers
v0x1b9ae50_0 .net "and_in1com", 0 0, L_0x1d01520; 1 drivers
v0x1b9aed0_0 .alias "in0", 0 0, v0x1b9b600_0;
v0x1b9af70_0 .alias "in1", 0 0, v0x1b9b500_0;
v0x1b9aff0_0 .net "nand_in0ncom", 0 0, L_0x1d01710; 1 drivers
v0x1b9b090_0 .net "nand_in1com", 0 0, L_0x1d01460; 1 drivers
v0x1b9b170_0 .net "ncom", 0 0, L_0x1d01650; 1 drivers
v0x1b9b210_0 .net "nor_wire", 0 0, L_0x1d01950; 1 drivers
v0x1b9b2b0_0 .alias "result", 0 0, v0x1b9e030_0;
v0x1b9b380_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b9a150 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b97aa0;
 .timescale 0 0;
L_0x1d01c20/d .functor NOR 1, L_0x1cff030, L_0x1cff0d0, C4<0>, C4<0>;
L_0x1d01c20 .delay (20,20,20) L_0x1d01c20/d;
L_0x1d01d50/d .functor NOT 1, L_0x1d01c20, C4<0>, C4<0>, C4<0>;
L_0x1d01d50 .delay (10,10,10) L_0x1d01d50/d;
v0x1b9a8d0_0 .alias "a", 0 0, v0x1b9dbb0_0;
v0x1b9a950_0 .alias "b", 0 0, v0x1b9dc30_0;
v0x1b9a9f0_0 .net "nor_ab", 0 0, L_0x1d01c20; 1 drivers
v0x1b9aa70_0 .net "or_ab", 0 0, L_0x1d01d50; 1 drivers
v0x1b9aaf0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b9ab70_0 .alias "result", 0 0, v0x1b9e1b0_0;
S_0x1b9a240 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b9a150;
 .timescale 0 0;
L_0x1d01ea0/d .functor NAND 1, L_0x1d01d50, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d01ea0 .delay (20,20,20) L_0x1d01ea0/d;
L_0x1d01f60/d .functor NOT 1, L_0x1d01ea0, C4<0>, C4<0>, C4<0>;
L_0x1d01f60 .delay (10,10,10) L_0x1d01f60/d;
L_0x1d02090/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d02090 .delay (10,10,10) L_0x1d02090/d;
L_0x1d02150/d .functor NAND 1, L_0x1d01c20, L_0x1d02090, C4<1>, C4<1>;
L_0x1d02150 .delay (20,20,20) L_0x1d02150/d;
L_0x1d022a0/d .functor NOT 1, L_0x1d02150, C4<0>, C4<0>, C4<0>;
L_0x1d022a0 .delay (10,10,10) L_0x1d022a0/d;
L_0x1d02390/d .functor NOR 1, L_0x1d022a0, L_0x1d01f60, C4<0>, C4<0>;
L_0x1d02390 .delay (20,20,20) L_0x1d02390/d;
L_0x1d02530/d .functor NOT 1, L_0x1d02390, C4<0>, C4<0>, C4<0>;
L_0x1d02530 .delay (10,10,10) L_0x1d02530/d;
v0x1b9a330_0 .net "and_in0ncom", 0 0, L_0x1d022a0; 1 drivers
v0x1b9a3b0_0 .net "and_in1com", 0 0, L_0x1d01f60; 1 drivers
v0x1b9a430_0 .alias "in0", 0 0, v0x1b9a9f0_0;
v0x1b9a4b0_0 .alias "in1", 0 0, v0x1b9aa70_0;
v0x1b9a530_0 .net "nand_in0ncom", 0 0, L_0x1d02150; 1 drivers
v0x1b9a5b0_0 .net "nand_in1com", 0 0, L_0x1d01ea0; 1 drivers
v0x1b9a630_0 .net "ncom", 0 0, L_0x1d02090; 1 drivers
v0x1b9a6b0_0 .net "nor_wire", 0 0, L_0x1d02390; 1 drivers
v0x1b9a780_0 .alias "result", 0 0, v0x1b9e1b0_0;
v0x1b9a850_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b97b90 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b97aa0;
 .timescale 0 0;
v0x1b999a0_0 .alias "in0", 0 0, v0x1b9df20_0;
v0x1b99a50_0 .alias "in1", 0 0, v0x1b9e2c0_0;
v0x1b99b00_0 .alias "in2", 0 0, v0x1b9e030_0;
v0x1b99bb0_0 .alias "in3", 0 0, v0x1b9e1b0_0;
v0x1b99c90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b99d40_0 .alias "result", 0 0, v0x1b9ddc0_0;
v0x1b99dc0_0 .net "sel0", 0 0, L_0x1d04650; 1 drivers
v0x1b99e40_0 .net "sel1", 0 0, L_0x1d046f0; 1 drivers
v0x1b99ec0_0 .net "sel2", 0 0, L_0x1d04820; 1 drivers
v0x1b99f70_0 .net "w0", 0 0, L_0x1d02cf0; 1 drivers
v0x1b9a050_0 .net "w1", 0 0, L_0x1d03470; 1 drivers
v0x1b9a0d0_0 .net "w2", 0 0, L_0x1d03cc0; 1 drivers
S_0x1b99250 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b97b90;
 .timescale 0 0;
L_0x1d02660/d .functor NAND 1, L_0x1d01090, L_0x1d04650, C4<1>, C4<1>;
L_0x1d02660 .delay (20,20,20) L_0x1d02660/d;
L_0x1d02720/d .functor NOT 1, L_0x1d02660, C4<0>, C4<0>, C4<0>;
L_0x1d02720 .delay (10,10,10) L_0x1d02720/d;
L_0x1d02850/d .functor NOT 1, L_0x1d04650, C4<0>, C4<0>, C4<0>;
L_0x1d02850 .delay (10,10,10) L_0x1d02850/d;
L_0x1d029a0/d .functor NAND 1, L_0x1d00390, L_0x1d02850, C4<1>, C4<1>;
L_0x1d029a0 .delay (20,20,20) L_0x1d029a0/d;
L_0x1d02a60/d .functor NOT 1, L_0x1d029a0, C4<0>, C4<0>, C4<0>;
L_0x1d02a60 .delay (10,10,10) L_0x1d02a60/d;
L_0x1d02b50/d .functor NOR 1, L_0x1d02a60, L_0x1d02720, C4<0>, C4<0>;
L_0x1d02b50 .delay (20,20,20) L_0x1d02b50/d;
L_0x1d02cf0/d .functor NOT 1, L_0x1d02b50, C4<0>, C4<0>, C4<0>;
L_0x1d02cf0 .delay (10,10,10) L_0x1d02cf0/d;
v0x1b99340_0 .net "and_in0ncom", 0 0, L_0x1d02a60; 1 drivers
v0x1b99400_0 .net "and_in1com", 0 0, L_0x1d02720; 1 drivers
v0x1b994a0_0 .alias "in0", 0 0, v0x1b9df20_0;
v0x1b99540_0 .alias "in1", 0 0, v0x1b9e2c0_0;
v0x1b995c0_0 .net "nand_in0ncom", 0 0, L_0x1d029a0; 1 drivers
v0x1b99660_0 .net "nand_in1com", 0 0, L_0x1d02660; 1 drivers
v0x1b99700_0 .net "ncom", 0 0, L_0x1d02850; 1 drivers
v0x1b997a0_0 .net "nor_wire", 0 0, L_0x1d02b50; 1 drivers
v0x1b99840_0 .alias "result", 0 0, v0x1b99f70_0;
v0x1b998c0_0 .alias "sel0", 0 0, v0x1b99dc0_0;
S_0x1b98b00 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b97b90;
 .timescale 0 0;
L_0x1d02e20/d .functor NAND 1, L_0x1d02530, L_0x1d04650, C4<1>, C4<1>;
L_0x1d02e20 .delay (20,20,20) L_0x1d02e20/d;
L_0x1d02ee0/d .functor NOT 1, L_0x1d02e20, C4<0>, C4<0>, C4<0>;
L_0x1d02ee0 .delay (10,10,10) L_0x1d02ee0/d;
L_0x1d03010/d .functor NOT 1, L_0x1d04650, C4<0>, C4<0>, C4<0>;
L_0x1d03010 .delay (10,10,10) L_0x1d03010/d;
L_0x1d030d0/d .functor NAND 1, L_0x1d01af0, L_0x1d03010, C4<1>, C4<1>;
L_0x1d030d0 .delay (20,20,20) L_0x1d030d0/d;
L_0x1d031e0/d .functor NOT 1, L_0x1d030d0, C4<0>, C4<0>, C4<0>;
L_0x1d031e0 .delay (10,10,10) L_0x1d031e0/d;
L_0x1d032d0/d .functor NOR 1, L_0x1d031e0, L_0x1d02ee0, C4<0>, C4<0>;
L_0x1d032d0 .delay (20,20,20) L_0x1d032d0/d;
L_0x1d03470/d .functor NOT 1, L_0x1d032d0, C4<0>, C4<0>, C4<0>;
L_0x1d03470 .delay (10,10,10) L_0x1d03470/d;
v0x1b98bf0_0 .net "and_in0ncom", 0 0, L_0x1d031e0; 1 drivers
v0x1b98cb0_0 .net "and_in1com", 0 0, L_0x1d02ee0; 1 drivers
v0x1b98d50_0 .alias "in0", 0 0, v0x1b9e030_0;
v0x1b98df0_0 .alias "in1", 0 0, v0x1b9e1b0_0;
v0x1b98e70_0 .net "nand_in0ncom", 0 0, L_0x1d030d0; 1 drivers
v0x1b98f10_0 .net "nand_in1com", 0 0, L_0x1d02e20; 1 drivers
v0x1b98fb0_0 .net "ncom", 0 0, L_0x1d03010; 1 drivers
v0x1b99050_0 .net "nor_wire", 0 0, L_0x1d032d0; 1 drivers
v0x1b990f0_0 .alias "result", 0 0, v0x1b9a050_0;
v0x1b99170_0 .alias "sel0", 0 0, v0x1b99dc0_0;
S_0x1b983b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b97b90;
 .timescale 0 0;
L_0x1d035a0/d .functor NAND 1, L_0x1d03470, L_0x1d046f0, C4<1>, C4<1>;
L_0x1d035a0 .delay (20,20,20) L_0x1d035a0/d;
L_0x1d036f0/d .functor NOT 1, L_0x1d035a0, C4<0>, C4<0>, C4<0>;
L_0x1d036f0 .delay (10,10,10) L_0x1d036f0/d;
L_0x1d03820/d .functor NOT 1, L_0x1d046f0, C4<0>, C4<0>, C4<0>;
L_0x1d03820 .delay (10,10,10) L_0x1d03820/d;
L_0x1d038e0/d .functor NAND 1, L_0x1d02cf0, L_0x1d03820, C4<1>, C4<1>;
L_0x1d038e0 .delay (20,20,20) L_0x1d038e0/d;
L_0x1d03a30/d .functor NOT 1, L_0x1d038e0, C4<0>, C4<0>, C4<0>;
L_0x1d03a30 .delay (10,10,10) L_0x1d03a30/d;
L_0x1d03b20/d .functor NOR 1, L_0x1d03a30, L_0x1d036f0, C4<0>, C4<0>;
L_0x1d03b20 .delay (20,20,20) L_0x1d03b20/d;
L_0x1d03cc0/d .functor NOT 1, L_0x1d03b20, C4<0>, C4<0>, C4<0>;
L_0x1d03cc0 .delay (10,10,10) L_0x1d03cc0/d;
v0x1b984a0_0 .net "and_in0ncom", 0 0, L_0x1d03a30; 1 drivers
v0x1b98560_0 .net "and_in1com", 0 0, L_0x1d036f0; 1 drivers
v0x1b98600_0 .alias "in0", 0 0, v0x1b99f70_0;
v0x1b986a0_0 .alias "in1", 0 0, v0x1b9a050_0;
v0x1b98720_0 .net "nand_in0ncom", 0 0, L_0x1d038e0; 1 drivers
v0x1b987c0_0 .net "nand_in1com", 0 0, L_0x1d035a0; 1 drivers
v0x1b98860_0 .net "ncom", 0 0, L_0x1d03820; 1 drivers
v0x1b98900_0 .net "nor_wire", 0 0, L_0x1d03b20; 1 drivers
v0x1b989a0_0 .alias "result", 0 0, v0x1b9a0d0_0;
v0x1b98a20_0 .alias "sel0", 0 0, v0x1b99e40_0;
S_0x1b97c80 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b97b90;
 .timescale 0 0;
L_0x1d03df0/d .functor NAND 1, C4<0>, L_0x1d04820, C4<1>, C4<1>;
L_0x1d03df0 .delay (20,20,20) L_0x1d03df0/d;
L_0x1d03f50/d .functor NOT 1, L_0x1d03df0, C4<0>, C4<0>, C4<0>;
L_0x1d03f50 .delay (10,10,10) L_0x1d03f50/d;
L_0x1d04080/d .functor NOT 1, L_0x1d04820, C4<0>, C4<0>, C4<0>;
L_0x1d04080 .delay (10,10,10) L_0x1d04080/d;
L_0x1d04140/d .functor NAND 1, L_0x1d03cc0, L_0x1d04080, C4<1>, C4<1>;
L_0x1d04140 .delay (20,20,20) L_0x1d04140/d;
L_0x1d04290/d .functor NOT 1, L_0x1d04140, C4<0>, C4<0>, C4<0>;
L_0x1d04290 .delay (10,10,10) L_0x1d04290/d;
L_0x1d04380/d .functor NOR 1, L_0x1d04290, L_0x1d03f50, C4<0>, C4<0>;
L_0x1d04380 .delay (20,20,20) L_0x1d04380/d;
L_0x1d04520/d .functor NOT 1, L_0x1d04380, C4<0>, C4<0>, C4<0>;
L_0x1d04520 .delay (10,10,10) L_0x1d04520/d;
v0x1b97d70_0 .net "and_in0ncom", 0 0, L_0x1d04290; 1 drivers
v0x1b97df0_0 .net "and_in1com", 0 0, L_0x1d03f50; 1 drivers
v0x1b97e90_0 .alias "in0", 0 0, v0x1b9a0d0_0;
v0x1b97f30_0 .alias "in1", 0 0, v0x1b99c90_0;
v0x1b97fb0_0 .net "nand_in0ncom", 0 0, L_0x1d04140; 1 drivers
v0x1b98050_0 .net "nand_in1com", 0 0, L_0x1d03df0; 1 drivers
v0x1b98130_0 .net "ncom", 0 0, L_0x1d04080; 1 drivers
v0x1b981d0_0 .net "nor_wire", 0 0, L_0x1d04380; 1 drivers
v0x1b98270_0 .alias "result", 0 0, v0x1b9ddc0_0;
v0x1b98310_0 .alias "sel0", 0 0, v0x1b99ec0_0;
S_0x1b90eb0 .scope generate, "ALU32[27]" "ALU32[27]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b8f838 .param/l "i" 2 65, +C4<011011>;
S_0x1b90fe0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b90eb0;
 .timescale 0 0;
L_0x1b9b680/d .functor NOT 1, L_0x1d04bc0, C4<0>, C4<0>, C4<0>;
L_0x1b9b680 .delay (10,10,10) L_0x1b9b680/d;
v0x1b96e70_0 .net "carryin", 0 0, L_0x1d04c60; 1 drivers
v0x1b96f10_0 .net "carryout", 0 0, L_0x1d064a0; 1 drivers
v0x1b96f90_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1b97010_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b97090_0 .net "notB", 0 0, L_0x1b9b680; 1 drivers
v0x1b97110_0 .net "operandA", 0 0, L_0x1d04b20; 1 drivers
v0x1b97190_0 .net "operandB", 0 0, L_0x1d04bc0; 1 drivers
v0x1b972a0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b97320_0 .net "result", 0 0, L_0x1d09f90; 1 drivers
v0x1b973f0_0 .net "trueB", 0 0, L_0x1d05310; 1 drivers
v0x1b974d0_0 .net "wAddSub", 0 0, L_0x1d05dd0; 1 drivers
v0x1b975e0_0 .net "wNandAnd", 0 0, L_0x1d07560; 1 drivers
v0x1b97760_0 .net "wNorOr", 0 0, L_0x1d07fa0; 1 drivers
v0x1b97870_0 .net "wXor", 0 0, L_0x1d06b00; 1 drivers
L_0x1d0a0c0 .part v0x1c53f70_0, 0, 1;
L_0x1d0a160 .part v0x1c53f70_0, 1, 1;
L_0x1d0a290 .part v0x1c53f70_0, 2, 1;
S_0x1b966f0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b90fe0;
 .timescale 0 0;
L_0x1b99c30/d .functor NAND 1, L_0x1b9b680, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1b99c30 .delay (20,20,20) L_0x1b99c30/d;
L_0x1d04f40/d .functor NOT 1, L_0x1b99c30, C4<0>, C4<0>, C4<0>;
L_0x1d04f40 .delay (10,10,10) L_0x1d04f40/d;
L_0x1d04fa0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1d04fa0 .delay (10,10,10) L_0x1d04fa0/d;
L_0x1d05000/d .functor NAND 1, L_0x1d04bc0, L_0x1d04fa0, C4<1>, C4<1>;
L_0x1d05000 .delay (20,20,20) L_0x1d05000/d;
L_0x1d050a0/d .functor NOT 1, L_0x1d05000, C4<0>, C4<0>, C4<0>;
L_0x1d050a0 .delay (10,10,10) L_0x1d050a0/d;
L_0x1d05190/d .functor NOR 1, L_0x1d050a0, L_0x1d04f40, C4<0>, C4<0>;
L_0x1d05190 .delay (20,20,20) L_0x1d05190/d;
L_0x1d05310/d .functor NOT 1, L_0x1d05190, C4<0>, C4<0>, C4<0>;
L_0x1d05310 .delay (10,10,10) L_0x1d05310/d;
v0x1b967e0_0 .net "and_in0ncom", 0 0, L_0x1d050a0; 1 drivers
v0x1b968a0_0 .net "and_in1com", 0 0, L_0x1d04f40; 1 drivers
v0x1b96940_0 .alias "in0", 0 0, v0x1b97190_0;
v0x1b969c0_0 .alias "in1", 0 0, v0x1b97090_0;
v0x1b96a40_0 .net "nand_in0ncom", 0 0, L_0x1d05000; 1 drivers
v0x1b96ae0_0 .net "nand_in1com", 0 0, L_0x1b99c30; 1 drivers
v0x1b96b80_0 .net "ncom", 0 0, L_0x1d04fa0; 1 drivers
v0x1b96c20_0 .net "nor_wire", 0 0, L_0x1d05190; 1 drivers
v0x1b96cc0_0 .alias "result", 0 0, v0x1b973f0_0;
v0x1b96d90_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1b953b0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b90fe0;
 .timescale 0 0;
L_0x1d05ee0/d .functor NAND 1, L_0x1d04b20, L_0x1d05310, C4<1>, C4<1>;
L_0x1d05ee0 .delay (20,20,20) L_0x1d05ee0/d;
L_0x1d06050/d .functor NOT 1, L_0x1d05ee0, C4<0>, C4<0>, C4<0>;
L_0x1d06050 .delay (10,10,10) L_0x1d06050/d;
L_0x1d06160/d .functor NAND 1, L_0x1d04c60, L_0x1d05830, C4<1>, C4<1>;
L_0x1d06160 .delay (20,20,20) L_0x1d06160/d;
L_0x1d06220/d .functor NOT 1, L_0x1d06160, C4<0>, C4<0>, C4<0>;
L_0x1d06220 .delay (10,10,10) L_0x1d06220/d;
L_0x1d06330/d .functor NOR 1, L_0x1d06220, L_0x1d06050, C4<0>, C4<0>;
L_0x1d06330 .delay (20,20,20) L_0x1d06330/d;
L_0x1d064a0/d .functor NOT 1, L_0x1d06330, C4<0>, C4<0>, C4<0>;
L_0x1d064a0 .delay (10,10,10) L_0x1d064a0/d;
v0x1b95f90_0 .net "And_AB", 0 0, L_0x1d06050; 1 drivers
v0x1b96030_0 .net "And_XorAB_C", 0 0, L_0x1d06220; 1 drivers
v0x1b960d0_0 .net "Nand_AB", 0 0, L_0x1d05ee0; 1 drivers
v0x1b96170_0 .net "Nand_XorAB_C", 0 0, L_0x1d06160; 1 drivers
v0x1b961f0_0 .net "Xor_AB", 0 0, L_0x1d05830; 1 drivers
v0x1b962c0_0 .alias "a", 0 0, v0x1b97110_0;
v0x1b96410_0 .alias "b", 0 0, v0x1b973f0_0;
v0x1b96490_0 .alias "carryin", 0 0, v0x1b96e70_0;
v0x1b96510_0 .alias "carryout", 0 0, v0x1b96f10_0;
v0x1b96590_0 .net "nco", 0 0, L_0x1d06330; 1 drivers
v0x1b96670_0 .alias "sum", 0 0, v0x1b974d0_0;
S_0x1b95a40 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b953b0;
 .timescale 0 0;
L_0x1d05440/d .functor NAND 1, L_0x1d04b20, L_0x1d05310, C4<1>, C4<1>;
L_0x1d05440 .delay (20,20,20) L_0x1d05440/d;
L_0x1d054e0/d .functor NOR 1, L_0x1d04b20, L_0x1d05310, C4<0>, C4<0>;
L_0x1d054e0 .delay (20,20,20) L_0x1d054e0/d;
L_0x1d055c0/d .functor NOT 1, L_0x1d054e0, C4<0>, C4<0>, C4<0>;
L_0x1d055c0 .delay (10,10,10) L_0x1d055c0/d;
L_0x1d056d0/d .functor NAND 1, L_0x1d055c0, L_0x1d05440, C4<1>, C4<1>;
L_0x1d056d0 .delay (20,20,20) L_0x1d056d0/d;
L_0x1d05830/d .functor NOT 1, L_0x1d056d0, C4<0>, C4<0>, C4<0>;
L_0x1d05830 .delay (10,10,10) L_0x1d05830/d;
v0x1b95b30_0 .alias "a", 0 0, v0x1b97110_0;
v0x1b95bd0_0 .alias "b", 0 0, v0x1b973f0_0;
v0x1b95c70_0 .net "nand_ab", 0 0, L_0x1d05440; 1 drivers
v0x1b95d10_0 .net "nor_ab", 0 0, L_0x1d054e0; 1 drivers
v0x1b95d90_0 .net "nxor_ab", 0 0, L_0x1d056d0; 1 drivers
v0x1b95e30_0 .net "or_ab", 0 0, L_0x1d055c0; 1 drivers
v0x1b95f10_0 .alias "result", 0 0, v0x1b961f0_0;
S_0x1b954a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b953b0;
 .timescale 0 0;
L_0x1d05940/d .functor NAND 1, L_0x1d05830, L_0x1d04c60, C4<1>, C4<1>;
L_0x1d05940 .delay (20,20,20) L_0x1d05940/d;
L_0x1d05a90/d .functor NOR 1, L_0x1d05830, L_0x1d04c60, C4<0>, C4<0>;
L_0x1d05a90 .delay (20,20,20) L_0x1d05a90/d;
L_0x1d05c00/d .functor NOT 1, L_0x1d05a90, C4<0>, C4<0>, C4<0>;
L_0x1d05c00 .delay (10,10,10) L_0x1d05c00/d;
L_0x1d05cc0/d .functor NAND 1, L_0x1d05c00, L_0x1d05940, C4<1>, C4<1>;
L_0x1d05cc0 .delay (20,20,20) L_0x1d05cc0/d;
L_0x1d05dd0/d .functor NOT 1, L_0x1d05cc0, C4<0>, C4<0>, C4<0>;
L_0x1d05dd0 .delay (10,10,10) L_0x1d05dd0/d;
v0x1b95590_0 .alias "a", 0 0, v0x1b961f0_0;
v0x1b95630_0 .alias "b", 0 0, v0x1b96e70_0;
v0x1b956d0_0 .net "nand_ab", 0 0, L_0x1d05940; 1 drivers
v0x1b95770_0 .net "nor_ab", 0 0, L_0x1d05a90; 1 drivers
v0x1b957f0_0 .net "nxor_ab", 0 0, L_0x1d05cc0; 1 drivers
v0x1b95890_0 .net "or_ab", 0 0, L_0x1d05c00; 1 drivers
v0x1b95970_0 .alias "result", 0 0, v0x1b974d0_0;
S_0x1b94e60 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b90fe0;
 .timescale 0 0;
L_0x1d06660/d .functor NAND 1, L_0x1d04b20, L_0x1d04bc0, C4<1>, C4<1>;
L_0x1d06660 .delay (20,20,20) L_0x1d06660/d;
L_0x1d06720/d .functor NOR 1, L_0x1d04b20, L_0x1d04bc0, C4<0>, C4<0>;
L_0x1d06720 .delay (20,20,20) L_0x1d06720/d;
L_0x1d068b0/d .functor NOT 1, L_0x1d06720, C4<0>, C4<0>, C4<0>;
L_0x1d068b0 .delay (10,10,10) L_0x1d068b0/d;
L_0x1d069a0/d .functor NAND 1, L_0x1d068b0, L_0x1d06660, C4<1>, C4<1>;
L_0x1d069a0 .delay (20,20,20) L_0x1d069a0/d;
L_0x1d06b00/d .functor NOT 1, L_0x1d069a0, C4<0>, C4<0>, C4<0>;
L_0x1d06b00 .delay (10,10,10) L_0x1d06b00/d;
v0x1b94f50_0 .alias "a", 0 0, v0x1b97110_0;
v0x1b94fd0_0 .alias "b", 0 0, v0x1b97190_0;
v0x1b950a0_0 .net "nand_ab", 0 0, L_0x1d06660; 1 drivers
v0x1b95120_0 .net "nor_ab", 0 0, L_0x1d06720; 1 drivers
v0x1b951a0_0 .net "nxor_ab", 0 0, L_0x1d069a0; 1 drivers
v0x1b95220_0 .net "or_ab", 0 0, L_0x1d068b0; 1 drivers
v0x1b952e0_0 .alias "result", 0 0, v0x1b97870_0;
S_0x1b942f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b90fe0;
 .timescale 0 0;
L_0x1d06c50/d .functor NAND 1, L_0x1d04b20, L_0x1d04bc0, C4<1>, C4<1>;
L_0x1d06c50 .delay (20,20,20) L_0x1d06c50/d;
L_0x1d06d80/d .functor NOT 1, L_0x1d06c50, C4<0>, C4<0>, C4<0>;
L_0x1d06d80 .delay (10,10,10) L_0x1d06d80/d;
v0x1b94ae0_0 .alias "a", 0 0, v0x1b97110_0;
v0x1b94b80_0 .net "and_ab", 0 0, L_0x1d06d80; 1 drivers
v0x1b94c00_0 .alias "b", 0 0, v0x1b97190_0;
v0x1b94c80_0 .net "nand_ab", 0 0, L_0x1d06c50; 1 drivers
v0x1b94d60_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b94de0_0 .alias "result", 0 0, v0x1b975e0_0;
S_0x1b943e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b942f0;
 .timescale 0 0;
L_0x1d06ed0/d .functor NAND 1, L_0x1d06d80, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d06ed0 .delay (20,20,20) L_0x1d06ed0/d;
L_0x1d06f90/d .functor NOT 1, L_0x1d06ed0, C4<0>, C4<0>, C4<0>;
L_0x1d06f90 .delay (10,10,10) L_0x1d06f90/d;
L_0x1d070c0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d070c0 .delay (10,10,10) L_0x1d070c0/d;
L_0x1d07180/d .functor NAND 1, L_0x1d06c50, L_0x1d070c0, C4<1>, C4<1>;
L_0x1d07180 .delay (20,20,20) L_0x1d07180/d;
L_0x1d072d0/d .functor NOT 1, L_0x1d07180, C4<0>, C4<0>, C4<0>;
L_0x1d072d0 .delay (10,10,10) L_0x1d072d0/d;
L_0x1d073c0/d .functor NOR 1, L_0x1d072d0, L_0x1d06f90, C4<0>, C4<0>;
L_0x1d073c0 .delay (20,20,20) L_0x1d073c0/d;
L_0x1d07560/d .functor NOT 1, L_0x1d073c0, C4<0>, C4<0>, C4<0>;
L_0x1d07560 .delay (10,10,10) L_0x1d07560/d;
v0x1b87910_0 .net "and_in0ncom", 0 0, L_0x1d072d0; 1 drivers
v0x1b944d0_0 .net "and_in1com", 0 0, L_0x1d06f90; 1 drivers
v0x1b94550_0 .alias "in0", 0 0, v0x1b94c80_0;
v0x1b945f0_0 .alias "in1", 0 0, v0x1b94b80_0;
v0x1b94670_0 .net "nand_in0ncom", 0 0, L_0x1d07180; 1 drivers
v0x1b94710_0 .net "nand_in1com", 0 0, L_0x1d06ed0; 1 drivers
v0x1b947f0_0 .net "ncom", 0 0, L_0x1d070c0; 1 drivers
v0x1b94890_0 .net "nor_wire", 0 0, L_0x1d073c0; 1 drivers
v0x1b94930_0 .alias "result", 0 0, v0x1b975e0_0;
v0x1b94a00_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b936c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b90fe0;
 .timescale 0 0;
L_0x1d07690/d .functor NOR 1, L_0x1d04b20, L_0x1d04bc0, C4<0>, C4<0>;
L_0x1d07690 .delay (20,20,20) L_0x1d07690/d;
L_0x1d077c0/d .functor NOT 1, L_0x1d07690, C4<0>, C4<0>, C4<0>;
L_0x1d077c0 .delay (10,10,10) L_0x1d077c0/d;
v0x1b93e40_0 .alias "a", 0 0, v0x1b97110_0;
v0x1b93ec0_0 .alias "b", 0 0, v0x1b97190_0;
v0x1b93f60_0 .net "nor_ab", 0 0, L_0x1d07690; 1 drivers
v0x1b93fe0_0 .net "or_ab", 0 0, L_0x1d077c0; 1 drivers
v0x1b94060_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b87890_0 .alias "result", 0 0, v0x1b97760_0;
S_0x1b937b0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b936c0;
 .timescale 0 0;
L_0x1d07910/d .functor NAND 1, L_0x1d077c0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d07910 .delay (20,20,20) L_0x1d07910/d;
L_0x1d079d0/d .functor NOT 1, L_0x1d07910, C4<0>, C4<0>, C4<0>;
L_0x1d079d0 .delay (10,10,10) L_0x1d079d0/d;
L_0x1d07b00/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d07b00 .delay (10,10,10) L_0x1d07b00/d;
L_0x1d07bc0/d .functor NAND 1, L_0x1d07690, L_0x1d07b00, C4<1>, C4<1>;
L_0x1d07bc0 .delay (20,20,20) L_0x1d07bc0/d;
L_0x1d07d10/d .functor NOT 1, L_0x1d07bc0, C4<0>, C4<0>, C4<0>;
L_0x1d07d10 .delay (10,10,10) L_0x1d07d10/d;
L_0x1d07e00/d .functor NOR 1, L_0x1d07d10, L_0x1d079d0, C4<0>, C4<0>;
L_0x1d07e00 .delay (20,20,20) L_0x1d07e00/d;
L_0x1d07fa0/d .functor NOT 1, L_0x1d07e00, C4<0>, C4<0>, C4<0>;
L_0x1d07fa0 .delay (10,10,10) L_0x1d07fa0/d;
v0x1b938a0_0 .net "and_in0ncom", 0 0, L_0x1d07d10; 1 drivers
v0x1b93920_0 .net "and_in1com", 0 0, L_0x1d079d0; 1 drivers
v0x1b939a0_0 .alias "in0", 0 0, v0x1b93f60_0;
v0x1b93a20_0 .alias "in1", 0 0, v0x1b93fe0_0;
v0x1b93aa0_0 .net "nand_in0ncom", 0 0, L_0x1d07bc0; 1 drivers
v0x1b93b20_0 .net "nand_in1com", 0 0, L_0x1d07910; 1 drivers
v0x1b93ba0_0 .net "ncom", 0 0, L_0x1d07b00; 1 drivers
v0x1b93c20_0 .net "nor_wire", 0 0, L_0x1d07e00; 1 drivers
v0x1b93cf0_0 .alias "result", 0 0, v0x1b97760_0;
v0x1b93dc0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b910d0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b90fe0;
 .timescale 0 0;
v0x1b92f10_0 .alias "in0", 0 0, v0x1b974d0_0;
v0x1b92fc0_0 .alias "in1", 0 0, v0x1b97870_0;
v0x1b93070_0 .alias "in2", 0 0, v0x1b975e0_0;
v0x1b93120_0 .alias "in3", 0 0, v0x1b97760_0;
v0x1b93200_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b932b0_0 .alias "result", 0 0, v0x1b97320_0;
v0x1b93330_0 .net "sel0", 0 0, L_0x1d0a0c0; 1 drivers
v0x1b933b0_0 .net "sel1", 0 0, L_0x1d0a160; 1 drivers
v0x1b93430_0 .net "sel2", 0 0, L_0x1d0a290; 1 drivers
v0x1b934e0_0 .net "w0", 0 0, L_0x1d08760; 1 drivers
v0x1b935c0_0 .net "w1", 0 0, L_0x1d08ee0; 1 drivers
v0x1b93640_0 .net "w2", 0 0, L_0x1d09730; 1 drivers
S_0x1b92790 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b910d0;
 .timescale 0 0;
L_0x1d080d0/d .functor NAND 1, L_0x1d06b00, L_0x1d0a0c0, C4<1>, C4<1>;
L_0x1d080d0 .delay (20,20,20) L_0x1d080d0/d;
L_0x1d08190/d .functor NOT 1, L_0x1d080d0, C4<0>, C4<0>, C4<0>;
L_0x1d08190 .delay (10,10,10) L_0x1d08190/d;
L_0x1d082c0/d .functor NOT 1, L_0x1d0a0c0, C4<0>, C4<0>, C4<0>;
L_0x1d082c0 .delay (10,10,10) L_0x1d082c0/d;
L_0x1d08410/d .functor NAND 1, L_0x1d05dd0, L_0x1d082c0, C4<1>, C4<1>;
L_0x1d08410 .delay (20,20,20) L_0x1d08410/d;
L_0x1d084d0/d .functor NOT 1, L_0x1d08410, C4<0>, C4<0>, C4<0>;
L_0x1d084d0 .delay (10,10,10) L_0x1d084d0/d;
L_0x1d085c0/d .functor NOR 1, L_0x1d084d0, L_0x1d08190, C4<0>, C4<0>;
L_0x1d085c0 .delay (20,20,20) L_0x1d085c0/d;
L_0x1d08760/d .functor NOT 1, L_0x1d085c0, C4<0>, C4<0>, C4<0>;
L_0x1d08760 .delay (10,10,10) L_0x1d08760/d;
v0x1b92880_0 .net "and_in0ncom", 0 0, L_0x1d084d0; 1 drivers
v0x1b92940_0 .net "and_in1com", 0 0, L_0x1d08190; 1 drivers
v0x1b929e0_0 .alias "in0", 0 0, v0x1b974d0_0;
v0x1b92a80_0 .alias "in1", 0 0, v0x1b97870_0;
v0x1b92b00_0 .net "nand_in0ncom", 0 0, L_0x1d08410; 1 drivers
v0x1b92ba0_0 .net "nand_in1com", 0 0, L_0x1d080d0; 1 drivers
v0x1b92c40_0 .net "ncom", 0 0, L_0x1d082c0; 1 drivers
v0x1b92ce0_0 .net "nor_wire", 0 0, L_0x1d085c0; 1 drivers
v0x1b92d80_0 .alias "result", 0 0, v0x1b934e0_0;
v0x1b92e00_0 .alias "sel0", 0 0, v0x1b93330_0;
S_0x1b92040 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b910d0;
 .timescale 0 0;
L_0x1d08890/d .functor NAND 1, L_0x1d07fa0, L_0x1d0a0c0, C4<1>, C4<1>;
L_0x1d08890 .delay (20,20,20) L_0x1d08890/d;
L_0x1d08950/d .functor NOT 1, L_0x1d08890, C4<0>, C4<0>, C4<0>;
L_0x1d08950 .delay (10,10,10) L_0x1d08950/d;
L_0x1d08a80/d .functor NOT 1, L_0x1d0a0c0, C4<0>, C4<0>, C4<0>;
L_0x1d08a80 .delay (10,10,10) L_0x1d08a80/d;
L_0x1d08b40/d .functor NAND 1, L_0x1d07560, L_0x1d08a80, C4<1>, C4<1>;
L_0x1d08b40 .delay (20,20,20) L_0x1d08b40/d;
L_0x1d08c50/d .functor NOT 1, L_0x1d08b40, C4<0>, C4<0>, C4<0>;
L_0x1d08c50 .delay (10,10,10) L_0x1d08c50/d;
L_0x1d08d40/d .functor NOR 1, L_0x1d08c50, L_0x1d08950, C4<0>, C4<0>;
L_0x1d08d40 .delay (20,20,20) L_0x1d08d40/d;
L_0x1d08ee0/d .functor NOT 1, L_0x1d08d40, C4<0>, C4<0>, C4<0>;
L_0x1d08ee0 .delay (10,10,10) L_0x1d08ee0/d;
v0x1b92130_0 .net "and_in0ncom", 0 0, L_0x1d08c50; 1 drivers
v0x1b921f0_0 .net "and_in1com", 0 0, L_0x1d08950; 1 drivers
v0x1b92290_0 .alias "in0", 0 0, v0x1b975e0_0;
v0x1b92330_0 .alias "in1", 0 0, v0x1b97760_0;
v0x1b923b0_0 .net "nand_in0ncom", 0 0, L_0x1d08b40; 1 drivers
v0x1b92450_0 .net "nand_in1com", 0 0, L_0x1d08890; 1 drivers
v0x1b924f0_0 .net "ncom", 0 0, L_0x1d08a80; 1 drivers
v0x1b92590_0 .net "nor_wire", 0 0, L_0x1d08d40; 1 drivers
v0x1b92630_0 .alias "result", 0 0, v0x1b935c0_0;
v0x1b926b0_0 .alias "sel0", 0 0, v0x1b93330_0;
S_0x1b918f0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b910d0;
 .timescale 0 0;
L_0x1d09010/d .functor NAND 1, L_0x1d08ee0, L_0x1d0a160, C4<1>, C4<1>;
L_0x1d09010 .delay (20,20,20) L_0x1d09010/d;
L_0x1d09160/d .functor NOT 1, L_0x1d09010, C4<0>, C4<0>, C4<0>;
L_0x1d09160 .delay (10,10,10) L_0x1d09160/d;
L_0x1d09290/d .functor NOT 1, L_0x1d0a160, C4<0>, C4<0>, C4<0>;
L_0x1d09290 .delay (10,10,10) L_0x1d09290/d;
L_0x1d09350/d .functor NAND 1, L_0x1d08760, L_0x1d09290, C4<1>, C4<1>;
L_0x1d09350 .delay (20,20,20) L_0x1d09350/d;
L_0x1d094a0/d .functor NOT 1, L_0x1d09350, C4<0>, C4<0>, C4<0>;
L_0x1d094a0 .delay (10,10,10) L_0x1d094a0/d;
L_0x1d09590/d .functor NOR 1, L_0x1d094a0, L_0x1d09160, C4<0>, C4<0>;
L_0x1d09590 .delay (20,20,20) L_0x1d09590/d;
L_0x1d09730/d .functor NOT 1, L_0x1d09590, C4<0>, C4<0>, C4<0>;
L_0x1d09730 .delay (10,10,10) L_0x1d09730/d;
v0x1b919e0_0 .net "and_in0ncom", 0 0, L_0x1d094a0; 1 drivers
v0x1b91aa0_0 .net "and_in1com", 0 0, L_0x1d09160; 1 drivers
v0x1b91b40_0 .alias "in0", 0 0, v0x1b934e0_0;
v0x1b91be0_0 .alias "in1", 0 0, v0x1b935c0_0;
v0x1b91c60_0 .net "nand_in0ncom", 0 0, L_0x1d09350; 1 drivers
v0x1b91d00_0 .net "nand_in1com", 0 0, L_0x1d09010; 1 drivers
v0x1b91da0_0 .net "ncom", 0 0, L_0x1d09290; 1 drivers
v0x1b91e40_0 .net "nor_wire", 0 0, L_0x1d09590; 1 drivers
v0x1b91ee0_0 .alias "result", 0 0, v0x1b93640_0;
v0x1b91f60_0 .alias "sel0", 0 0, v0x1b933b0_0;
S_0x1b911c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b910d0;
 .timescale 0 0;
L_0x1d09860/d .functor NAND 1, C4<0>, L_0x1d0a290, C4<1>, C4<1>;
L_0x1d09860 .delay (20,20,20) L_0x1d09860/d;
L_0x1d099c0/d .functor NOT 1, L_0x1d09860, C4<0>, C4<0>, C4<0>;
L_0x1d099c0 .delay (10,10,10) L_0x1d099c0/d;
L_0x1d09af0/d .functor NOT 1, L_0x1d0a290, C4<0>, C4<0>, C4<0>;
L_0x1d09af0 .delay (10,10,10) L_0x1d09af0/d;
L_0x1d09bb0/d .functor NAND 1, L_0x1d09730, L_0x1d09af0, C4<1>, C4<1>;
L_0x1d09bb0 .delay (20,20,20) L_0x1d09bb0/d;
L_0x1d09d00/d .functor NOT 1, L_0x1d09bb0, C4<0>, C4<0>, C4<0>;
L_0x1d09d00 .delay (10,10,10) L_0x1d09d00/d;
L_0x1d09df0/d .functor NOR 1, L_0x1d09d00, L_0x1d099c0, C4<0>, C4<0>;
L_0x1d09df0 .delay (20,20,20) L_0x1d09df0/d;
L_0x1d09f90/d .functor NOT 1, L_0x1d09df0, C4<0>, C4<0>, C4<0>;
L_0x1d09f90 .delay (10,10,10) L_0x1d09f90/d;
v0x1b912b0_0 .net "and_in0ncom", 0 0, L_0x1d09d00; 1 drivers
v0x1b91330_0 .net "and_in1com", 0 0, L_0x1d099c0; 1 drivers
v0x1b913d0_0 .alias "in0", 0 0, v0x1b93640_0;
v0x1b91470_0 .alias "in1", 0 0, v0x1b93200_0;
v0x1b914f0_0 .net "nand_in0ncom", 0 0, L_0x1d09bb0; 1 drivers
v0x1b91590_0 .net "nand_in1com", 0 0, L_0x1d09860; 1 drivers
v0x1b91670_0 .net "ncom", 0 0, L_0x1d09af0; 1 drivers
v0x1b91710_0 .net "nor_wire", 0 0, L_0x1d09df0; 1 drivers
v0x1b917b0_0 .alias "result", 0 0, v0x1b97320_0;
v0x1b91850_0 .alias "sel0", 0 0, v0x1b93430_0;
S_0x1b8a500 .scope generate, "ALU32[28]" "ALU32[28]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b88e88 .param/l "i" 2 65, +C4<011100>;
S_0x1b8a630 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b8a500;
 .timescale 0 0;
L_0x1d04d00/d .functor NOT 1, L_0x1d0a710, C4<0>, C4<0>, C4<0>;
L_0x1d04d00 .delay (10,10,10) L_0x1d04d00/d;
v0x1b903b0_0 .net "carryin", 0 0, L_0x1d0a7b0; 1 drivers
v0x1b90450_0 .net "carryout", 0 0, L_0x1d0bfc0; 1 drivers
v0x1b904d0_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1b90550_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b905d0_0 .net "notB", 0 0, L_0x1d04d00; 1 drivers
v0x1b90650_0 .net "operandA", 0 0, L_0x1d0a670; 1 drivers
v0x1b906d0_0 .net "operandB", 0 0, L_0x1d0a710; 1 drivers
v0x1b907e0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b90860_0 .net "result", 0 0, L_0x1d0fab0; 1 drivers
v0x1b90930_0 .net "trueB", 0 0, L_0x1d0ae30; 1 drivers
v0x1b90a10_0 .net "wAddSub", 0 0, L_0x1d0b8f0; 1 drivers
v0x1b90b20_0 .net "wNandAnd", 0 0, L_0x1d0d080; 1 drivers
v0x1b90ca0_0 .net "wNorOr", 0 0, L_0x1d0dac0; 1 drivers
v0x1b90db0_0 .net "wXor", 0 0, L_0x1d0c620; 1 drivers
L_0x1d0fbe0 .part v0x1c53f70_0, 0, 1;
L_0x1d0fc80 .part v0x1c53f70_0, 1, 1;
L_0x1d0fdb0 .part v0x1c53f70_0, 2, 1;
S_0x1b8fbe0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b8a630;
 .timescale 0 0;
L_0x1d04e00/d .functor NAND 1, L_0x1d04d00, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1d04e00 .delay (20,20,20) L_0x1d04e00/d;
L_0x1d0aa10/d .functor NOT 1, L_0x1d04e00, C4<0>, C4<0>, C4<0>;
L_0x1d0aa10 .delay (10,10,10) L_0x1d0aa10/d;
L_0x1d0aa70/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0aa70 .delay (10,10,10) L_0x1d0aa70/d;
L_0x1d0aad0/d .functor NAND 1, L_0x1d0a710, L_0x1d0aa70, C4<1>, C4<1>;
L_0x1d0aad0 .delay (20,20,20) L_0x1d0aad0/d;
L_0x1d0abc0/d .functor NOT 1, L_0x1d0aad0, C4<0>, C4<0>, C4<0>;
L_0x1d0abc0 .delay (10,10,10) L_0x1d0abc0/d;
L_0x1d0acb0/d .functor NOR 1, L_0x1d0abc0, L_0x1d0aa10, C4<0>, C4<0>;
L_0x1d0acb0 .delay (20,20,20) L_0x1d0acb0/d;
L_0x1d0ae30/d .functor NOT 1, L_0x1d0acb0, C4<0>, C4<0>, C4<0>;
L_0x1d0ae30 .delay (10,10,10) L_0x1d0ae30/d;
v0x1b8fcd0_0 .net "and_in0ncom", 0 0, L_0x1d0abc0; 1 drivers
v0x1b8fd90_0 .net "and_in1com", 0 0, L_0x1d0aa10; 1 drivers
v0x1b8fe30_0 .alias "in0", 0 0, v0x1b906d0_0;
v0x1b8feb0_0 .alias "in1", 0 0, v0x1b905d0_0;
v0x1b8ff30_0 .net "nand_in0ncom", 0 0, L_0x1d0aad0; 1 drivers
v0x1b8ffd0_0 .net "nand_in1com", 0 0, L_0x1d04e00; 1 drivers
v0x1b90050_0 .net "ncom", 0 0, L_0x1d0aa70; 1 drivers
v0x1b900d0_0 .net "nor_wire", 0 0, L_0x1d0acb0; 1 drivers
v0x1b90170_0 .alias "result", 0 0, v0x1b90930_0;
v0x1b90240_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1b8e8a0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b8a630;
 .timescale 0 0;
L_0x1d0ba00/d .functor NAND 1, L_0x1d0a670, L_0x1d0ae30, C4<1>, C4<1>;
L_0x1d0ba00 .delay (20,20,20) L_0x1d0ba00/d;
L_0x1d0bb70/d .functor NOT 1, L_0x1d0ba00, C4<0>, C4<0>, C4<0>;
L_0x1d0bb70 .delay (10,10,10) L_0x1d0bb70/d;
L_0x1d0bc80/d .functor NAND 1, L_0x1d0a7b0, L_0x1d0b350, C4<1>, C4<1>;
L_0x1d0bc80 .delay (20,20,20) L_0x1d0bc80/d;
L_0x1d0bd40/d .functor NOT 1, L_0x1d0bc80, C4<0>, C4<0>, C4<0>;
L_0x1d0bd40 .delay (10,10,10) L_0x1d0bd40/d;
L_0x1d0be50/d .functor NOR 1, L_0x1d0bd40, L_0x1d0bb70, C4<0>, C4<0>;
L_0x1d0be50 .delay (20,20,20) L_0x1d0be50/d;
L_0x1d0bfc0/d .functor NOT 1, L_0x1d0be50, C4<0>, C4<0>, C4<0>;
L_0x1d0bfc0 .delay (10,10,10) L_0x1d0bfc0/d;
v0x1b8f480_0 .net "And_AB", 0 0, L_0x1d0bb70; 1 drivers
v0x1b8f520_0 .net "And_XorAB_C", 0 0, L_0x1d0bd40; 1 drivers
v0x1b8f5c0_0 .net "Nand_AB", 0 0, L_0x1d0ba00; 1 drivers
v0x1b8f660_0 .net "Nand_XorAB_C", 0 0, L_0x1d0bc80; 1 drivers
v0x1b8f6e0_0 .net "Xor_AB", 0 0, L_0x1d0b350; 1 drivers
v0x1b8f7b0_0 .alias "a", 0 0, v0x1b90650_0;
v0x1b8f900_0 .alias "b", 0 0, v0x1b90930_0;
v0x1b8f980_0 .alias "carryin", 0 0, v0x1b903b0_0;
v0x1b8fa00_0 .alias "carryout", 0 0, v0x1b90450_0;
v0x1b8fa80_0 .net "nco", 0 0, L_0x1d0be50; 1 drivers
v0x1b8fb60_0 .alias "sum", 0 0, v0x1b90a10_0;
S_0x1b8ef30 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b8e8a0;
 .timescale 0 0;
L_0x1d0af60/d .functor NAND 1, L_0x1d0a670, L_0x1d0ae30, C4<1>, C4<1>;
L_0x1d0af60 .delay (20,20,20) L_0x1d0af60/d;
L_0x1d0b000/d .functor NOR 1, L_0x1d0a670, L_0x1d0ae30, C4<0>, C4<0>;
L_0x1d0b000 .delay (20,20,20) L_0x1d0b000/d;
L_0x1d0b0e0/d .functor NOT 1, L_0x1d0b000, C4<0>, C4<0>, C4<0>;
L_0x1d0b0e0 .delay (10,10,10) L_0x1d0b0e0/d;
L_0x1d0b1f0/d .functor NAND 1, L_0x1d0b0e0, L_0x1d0af60, C4<1>, C4<1>;
L_0x1d0b1f0 .delay (20,20,20) L_0x1d0b1f0/d;
L_0x1d0b350/d .functor NOT 1, L_0x1d0b1f0, C4<0>, C4<0>, C4<0>;
L_0x1d0b350 .delay (10,10,10) L_0x1d0b350/d;
v0x1b8f020_0 .alias "a", 0 0, v0x1b90650_0;
v0x1b8f0c0_0 .alias "b", 0 0, v0x1b90930_0;
v0x1b8f160_0 .net "nand_ab", 0 0, L_0x1d0af60; 1 drivers
v0x1b8f200_0 .net "nor_ab", 0 0, L_0x1d0b000; 1 drivers
v0x1b8f280_0 .net "nxor_ab", 0 0, L_0x1d0b1f0; 1 drivers
v0x1b8f320_0 .net "or_ab", 0 0, L_0x1d0b0e0; 1 drivers
v0x1b8f400_0 .alias "result", 0 0, v0x1b8f6e0_0;
S_0x1b8e990 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b8e8a0;
 .timescale 0 0;
L_0x1d0b460/d .functor NAND 1, L_0x1d0b350, L_0x1d0a7b0, C4<1>, C4<1>;
L_0x1d0b460 .delay (20,20,20) L_0x1d0b460/d;
L_0x1d0b5b0/d .functor NOR 1, L_0x1d0b350, L_0x1d0a7b0, C4<0>, C4<0>;
L_0x1d0b5b0 .delay (20,20,20) L_0x1d0b5b0/d;
L_0x1d0b720/d .functor NOT 1, L_0x1d0b5b0, C4<0>, C4<0>, C4<0>;
L_0x1d0b720 .delay (10,10,10) L_0x1d0b720/d;
L_0x1d0b7e0/d .functor NAND 1, L_0x1d0b720, L_0x1d0b460, C4<1>, C4<1>;
L_0x1d0b7e0 .delay (20,20,20) L_0x1d0b7e0/d;
L_0x1d0b8f0/d .functor NOT 1, L_0x1d0b7e0, C4<0>, C4<0>, C4<0>;
L_0x1d0b8f0 .delay (10,10,10) L_0x1d0b8f0/d;
v0x1b8ea80_0 .alias "a", 0 0, v0x1b8f6e0_0;
v0x1b8eb20_0 .alias "b", 0 0, v0x1b903b0_0;
v0x1b8ebc0_0 .net "nand_ab", 0 0, L_0x1d0b460; 1 drivers
v0x1b8ec60_0 .net "nor_ab", 0 0, L_0x1d0b5b0; 1 drivers
v0x1b8ece0_0 .net "nxor_ab", 0 0, L_0x1d0b7e0; 1 drivers
v0x1b8ed80_0 .net "or_ab", 0 0, L_0x1d0b720; 1 drivers
v0x1b8ee60_0 .alias "result", 0 0, v0x1b90a10_0;
S_0x1b8e350 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b8a630;
 .timescale 0 0;
L_0x1d0c180/d .functor NAND 1, L_0x1d0a670, L_0x1d0a710, C4<1>, C4<1>;
L_0x1d0c180 .delay (20,20,20) L_0x1d0c180/d;
L_0x1d0c240/d .functor NOR 1, L_0x1d0a670, L_0x1d0a710, C4<0>, C4<0>;
L_0x1d0c240 .delay (20,20,20) L_0x1d0c240/d;
L_0x1d0c3d0/d .functor NOT 1, L_0x1d0c240, C4<0>, C4<0>, C4<0>;
L_0x1d0c3d0 .delay (10,10,10) L_0x1d0c3d0/d;
L_0x1d0c4c0/d .functor NAND 1, L_0x1d0c3d0, L_0x1d0c180, C4<1>, C4<1>;
L_0x1d0c4c0 .delay (20,20,20) L_0x1d0c4c0/d;
L_0x1d0c620/d .functor NOT 1, L_0x1d0c4c0, C4<0>, C4<0>, C4<0>;
L_0x1d0c620 .delay (10,10,10) L_0x1d0c620/d;
v0x1b8e440_0 .alias "a", 0 0, v0x1b90650_0;
v0x1b8e4c0_0 .alias "b", 0 0, v0x1b906d0_0;
v0x1b8e590_0 .net "nand_ab", 0 0, L_0x1d0c180; 1 drivers
v0x1b8e610_0 .net "nor_ab", 0 0, L_0x1d0c240; 1 drivers
v0x1b8e690_0 .net "nxor_ab", 0 0, L_0x1d0c4c0; 1 drivers
v0x1b8e710_0 .net "or_ab", 0 0, L_0x1d0c3d0; 1 drivers
v0x1b8e7d0_0 .alias "result", 0 0, v0x1b90db0_0;
S_0x1b8d760 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b8a630;
 .timescale 0 0;
L_0x1d0c770/d .functor NAND 1, L_0x1d0a670, L_0x1d0a710, C4<1>, C4<1>;
L_0x1d0c770 .delay (20,20,20) L_0x1d0c770/d;
L_0x1d0c8a0/d .functor NOT 1, L_0x1d0c770, C4<0>, C4<0>, C4<0>;
L_0x1d0c8a0 .delay (10,10,10) L_0x1d0c8a0/d;
v0x1b8dfd0_0 .alias "a", 0 0, v0x1b90650_0;
v0x1b8e070_0 .net "and_ab", 0 0, L_0x1d0c8a0; 1 drivers
v0x1b8e0f0_0 .alias "b", 0 0, v0x1b906d0_0;
v0x1b8e170_0 .net "nand_ab", 0 0, L_0x1d0c770; 1 drivers
v0x1b8e250_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b8e2d0_0 .alias "result", 0 0, v0x1b90b20_0;
S_0x1b8d850 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b8d760;
 .timescale 0 0;
L_0x1d0c9f0/d .functor NAND 1, L_0x1d0c8a0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d0c9f0 .delay (20,20,20) L_0x1d0c9f0/d;
L_0x1d0cab0/d .functor NOT 1, L_0x1d0c9f0, C4<0>, C4<0>, C4<0>;
L_0x1d0cab0 .delay (10,10,10) L_0x1d0cab0/d;
L_0x1d0cbe0/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d0cbe0 .delay (10,10,10) L_0x1d0cbe0/d;
L_0x1d0cca0/d .functor NAND 1, L_0x1d0c770, L_0x1d0cbe0, C4<1>, C4<1>;
L_0x1d0cca0 .delay (20,20,20) L_0x1d0cca0/d;
L_0x1d0cdf0/d .functor NOT 1, L_0x1d0cca0, C4<0>, C4<0>, C4<0>;
L_0x1d0cdf0 .delay (10,10,10) L_0x1d0cdf0/d;
L_0x1d0cee0/d .functor NOR 1, L_0x1d0cdf0, L_0x1d0cab0, C4<0>, C4<0>;
L_0x1d0cee0 .delay (20,20,20) L_0x1d0cee0/d;
L_0x1d0d080/d .functor NOT 1, L_0x1d0cee0, C4<0>, C4<0>, C4<0>;
L_0x1d0d080 .delay (10,10,10) L_0x1d0d080/d;
v0x1b8d940_0 .net "and_in0ncom", 0 0, L_0x1d0cdf0; 1 drivers
v0x1b8d9c0_0 .net "and_in1com", 0 0, L_0x1d0cab0; 1 drivers
v0x1b8da40_0 .alias "in0", 0 0, v0x1b8e170_0;
v0x1b8dae0_0 .alias "in1", 0 0, v0x1b8e070_0;
v0x1b8db60_0 .net "nand_in0ncom", 0 0, L_0x1d0cca0; 1 drivers
v0x1b8dc00_0 .net "nand_in1com", 0 0, L_0x1d0c9f0; 1 drivers
v0x1b8dce0_0 .net "ncom", 0 0, L_0x1d0cbe0; 1 drivers
v0x1b8dd80_0 .net "nor_wire", 0 0, L_0x1d0cee0; 1 drivers
v0x1b8de20_0 .alias "result", 0 0, v0x1b90b20_0;
v0x1b8def0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b8ccc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b8a630;
 .timescale 0 0;
L_0x1d0d1b0/d .functor NOR 1, L_0x1d0a670, L_0x1d0a710, C4<0>, C4<0>;
L_0x1d0d1b0 .delay (20,20,20) L_0x1d0d1b0/d;
L_0x1d0d2e0/d .functor NOT 1, L_0x1d0d1b0, C4<0>, C4<0>, C4<0>;
L_0x1d0d2e0 .delay (10,10,10) L_0x1d0d2e0/d;
v0x1b8d440_0 .alias "a", 0 0, v0x1b90650_0;
v0x1b8d4c0_0 .alias "b", 0 0, v0x1b906d0_0;
v0x1b8d560_0 .net "nor_ab", 0 0, L_0x1d0d1b0; 1 drivers
v0x1b8d5e0_0 .net "or_ab", 0 0, L_0x1d0d2e0; 1 drivers
v0x1b8d660_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b8d6e0_0 .alias "result", 0 0, v0x1b90ca0_0;
S_0x1b8cdb0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b8ccc0;
 .timescale 0 0;
L_0x1d0d430/d .functor NAND 1, L_0x1d0d2e0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d0d430 .delay (20,20,20) L_0x1d0d430/d;
L_0x1d0d4f0/d .functor NOT 1, L_0x1d0d430, C4<0>, C4<0>, C4<0>;
L_0x1d0d4f0 .delay (10,10,10) L_0x1d0d4f0/d;
L_0x1d0d620/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d0d620 .delay (10,10,10) L_0x1d0d620/d;
L_0x1d0d6e0/d .functor NAND 1, L_0x1d0d1b0, L_0x1d0d620, C4<1>, C4<1>;
L_0x1d0d6e0 .delay (20,20,20) L_0x1d0d6e0/d;
L_0x1d0d830/d .functor NOT 1, L_0x1d0d6e0, C4<0>, C4<0>, C4<0>;
L_0x1d0d830 .delay (10,10,10) L_0x1d0d830/d;
L_0x1d0d920/d .functor NOR 1, L_0x1d0d830, L_0x1d0d4f0, C4<0>, C4<0>;
L_0x1d0d920 .delay (20,20,20) L_0x1d0d920/d;
L_0x1d0dac0/d .functor NOT 1, L_0x1d0d920, C4<0>, C4<0>, C4<0>;
L_0x1d0dac0 .delay (10,10,10) L_0x1d0dac0/d;
v0x1b8cea0_0 .net "and_in0ncom", 0 0, L_0x1d0d830; 1 drivers
v0x1b8cf20_0 .net "and_in1com", 0 0, L_0x1d0d4f0; 1 drivers
v0x1b8cfa0_0 .alias "in0", 0 0, v0x1b8d560_0;
v0x1b8d020_0 .alias "in1", 0 0, v0x1b8d5e0_0;
v0x1b8d0a0_0 .net "nand_in0ncom", 0 0, L_0x1d0d6e0; 1 drivers
v0x1b8d120_0 .net "nand_in1com", 0 0, L_0x1d0d430; 1 drivers
v0x1b8d1a0_0 .net "ncom", 0 0, L_0x1d0d620; 1 drivers
v0x1b8d220_0 .net "nor_wire", 0 0, L_0x1d0d920; 1 drivers
v0x1b8d2f0_0 .alias "result", 0 0, v0x1b90ca0_0;
v0x1b8d3c0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b8a720 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b8a630;
 .timescale 0 0;
v0x1b8c510_0 .alias "in0", 0 0, v0x1b90a10_0;
v0x1b8c5c0_0 .alias "in1", 0 0, v0x1b90db0_0;
v0x1b8c670_0 .alias "in2", 0 0, v0x1b90b20_0;
v0x1b8c720_0 .alias "in3", 0 0, v0x1b90ca0_0;
v0x1b8c800_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b8c8b0_0 .alias "result", 0 0, v0x1b90860_0;
v0x1b8c930_0 .net "sel0", 0 0, L_0x1d0fbe0; 1 drivers
v0x1b8c9b0_0 .net "sel1", 0 0, L_0x1d0fc80; 1 drivers
v0x1b8ca30_0 .net "sel2", 0 0, L_0x1d0fdb0; 1 drivers
v0x1b8cae0_0 .net "w0", 0 0, L_0x1d0e280; 1 drivers
v0x1b8cbc0_0 .net "w1", 0 0, L_0x1d0ea00; 1 drivers
v0x1b8cc40_0 .net "w2", 0 0, L_0x1d0f250; 1 drivers
S_0x1b8bdc0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b8a720;
 .timescale 0 0;
L_0x1d0dbf0/d .functor NAND 1, L_0x1d0c620, L_0x1d0fbe0, C4<1>, C4<1>;
L_0x1d0dbf0 .delay (20,20,20) L_0x1d0dbf0/d;
L_0x1d0dcb0/d .functor NOT 1, L_0x1d0dbf0, C4<0>, C4<0>, C4<0>;
L_0x1d0dcb0 .delay (10,10,10) L_0x1d0dcb0/d;
L_0x1d0dde0/d .functor NOT 1, L_0x1d0fbe0, C4<0>, C4<0>, C4<0>;
L_0x1d0dde0 .delay (10,10,10) L_0x1d0dde0/d;
L_0x1d0df30/d .functor NAND 1, L_0x1d0b8f0, L_0x1d0dde0, C4<1>, C4<1>;
L_0x1d0df30 .delay (20,20,20) L_0x1d0df30/d;
L_0x1d0dff0/d .functor NOT 1, L_0x1d0df30, C4<0>, C4<0>, C4<0>;
L_0x1d0dff0 .delay (10,10,10) L_0x1d0dff0/d;
L_0x1d0e0e0/d .functor NOR 1, L_0x1d0dff0, L_0x1d0dcb0, C4<0>, C4<0>;
L_0x1d0e0e0 .delay (20,20,20) L_0x1d0e0e0/d;
L_0x1d0e280/d .functor NOT 1, L_0x1d0e0e0, C4<0>, C4<0>, C4<0>;
L_0x1d0e280 .delay (10,10,10) L_0x1d0e280/d;
v0x1b8beb0_0 .net "and_in0ncom", 0 0, L_0x1d0dff0; 1 drivers
v0x1b8bf70_0 .net "and_in1com", 0 0, L_0x1d0dcb0; 1 drivers
v0x1b8c010_0 .alias "in0", 0 0, v0x1b90a10_0;
v0x1b8c0b0_0 .alias "in1", 0 0, v0x1b90db0_0;
v0x1b8c130_0 .net "nand_in0ncom", 0 0, L_0x1d0df30; 1 drivers
v0x1b8c1d0_0 .net "nand_in1com", 0 0, L_0x1d0dbf0; 1 drivers
v0x1b8c270_0 .net "ncom", 0 0, L_0x1d0dde0; 1 drivers
v0x1b8c310_0 .net "nor_wire", 0 0, L_0x1d0e0e0; 1 drivers
v0x1b8c3b0_0 .alias "result", 0 0, v0x1b8cae0_0;
v0x1b8c430_0 .alias "sel0", 0 0, v0x1b8c930_0;
S_0x1b8b670 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b8a720;
 .timescale 0 0;
L_0x1d0e3b0/d .functor NAND 1, L_0x1d0dac0, L_0x1d0fbe0, C4<1>, C4<1>;
L_0x1d0e3b0 .delay (20,20,20) L_0x1d0e3b0/d;
L_0x1d0e470/d .functor NOT 1, L_0x1d0e3b0, C4<0>, C4<0>, C4<0>;
L_0x1d0e470 .delay (10,10,10) L_0x1d0e470/d;
L_0x1d0e5a0/d .functor NOT 1, L_0x1d0fbe0, C4<0>, C4<0>, C4<0>;
L_0x1d0e5a0 .delay (10,10,10) L_0x1d0e5a0/d;
L_0x1d0e660/d .functor NAND 1, L_0x1d0d080, L_0x1d0e5a0, C4<1>, C4<1>;
L_0x1d0e660 .delay (20,20,20) L_0x1d0e660/d;
L_0x1d0e770/d .functor NOT 1, L_0x1d0e660, C4<0>, C4<0>, C4<0>;
L_0x1d0e770 .delay (10,10,10) L_0x1d0e770/d;
L_0x1d0e860/d .functor NOR 1, L_0x1d0e770, L_0x1d0e470, C4<0>, C4<0>;
L_0x1d0e860 .delay (20,20,20) L_0x1d0e860/d;
L_0x1d0ea00/d .functor NOT 1, L_0x1d0e860, C4<0>, C4<0>, C4<0>;
L_0x1d0ea00 .delay (10,10,10) L_0x1d0ea00/d;
v0x1b8b760_0 .net "and_in0ncom", 0 0, L_0x1d0e770; 1 drivers
v0x1b8b820_0 .net "and_in1com", 0 0, L_0x1d0e470; 1 drivers
v0x1b8b8c0_0 .alias "in0", 0 0, v0x1b90b20_0;
v0x1b8b960_0 .alias "in1", 0 0, v0x1b90ca0_0;
v0x1b8b9e0_0 .net "nand_in0ncom", 0 0, L_0x1d0e660; 1 drivers
v0x1b8ba80_0 .net "nand_in1com", 0 0, L_0x1d0e3b0; 1 drivers
v0x1b8bb20_0 .net "ncom", 0 0, L_0x1d0e5a0; 1 drivers
v0x1b8bbc0_0 .net "nor_wire", 0 0, L_0x1d0e860; 1 drivers
v0x1b8bc60_0 .alias "result", 0 0, v0x1b8cbc0_0;
v0x1b8bce0_0 .alias "sel0", 0 0, v0x1b8c930_0;
S_0x1b8af20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b8a720;
 .timescale 0 0;
L_0x1d0eb30/d .functor NAND 1, L_0x1d0ea00, L_0x1d0fc80, C4<1>, C4<1>;
L_0x1d0eb30 .delay (20,20,20) L_0x1d0eb30/d;
L_0x1d0ec80/d .functor NOT 1, L_0x1d0eb30, C4<0>, C4<0>, C4<0>;
L_0x1d0ec80 .delay (10,10,10) L_0x1d0ec80/d;
L_0x1d0edb0/d .functor NOT 1, L_0x1d0fc80, C4<0>, C4<0>, C4<0>;
L_0x1d0edb0 .delay (10,10,10) L_0x1d0edb0/d;
L_0x1d0ee70/d .functor NAND 1, L_0x1d0e280, L_0x1d0edb0, C4<1>, C4<1>;
L_0x1d0ee70 .delay (20,20,20) L_0x1d0ee70/d;
L_0x1d0efc0/d .functor NOT 1, L_0x1d0ee70, C4<0>, C4<0>, C4<0>;
L_0x1d0efc0 .delay (10,10,10) L_0x1d0efc0/d;
L_0x1d0f0b0/d .functor NOR 1, L_0x1d0efc0, L_0x1d0ec80, C4<0>, C4<0>;
L_0x1d0f0b0 .delay (20,20,20) L_0x1d0f0b0/d;
L_0x1d0f250/d .functor NOT 1, L_0x1d0f0b0, C4<0>, C4<0>, C4<0>;
L_0x1d0f250 .delay (10,10,10) L_0x1d0f250/d;
v0x1b8b010_0 .net "and_in0ncom", 0 0, L_0x1d0efc0; 1 drivers
v0x1b8b0d0_0 .net "and_in1com", 0 0, L_0x1d0ec80; 1 drivers
v0x1b8b170_0 .alias "in0", 0 0, v0x1b8cae0_0;
v0x1b8b210_0 .alias "in1", 0 0, v0x1b8cbc0_0;
v0x1b8b290_0 .net "nand_in0ncom", 0 0, L_0x1d0ee70; 1 drivers
v0x1b8b330_0 .net "nand_in1com", 0 0, L_0x1d0eb30; 1 drivers
v0x1b8b3d0_0 .net "ncom", 0 0, L_0x1d0edb0; 1 drivers
v0x1b8b470_0 .net "nor_wire", 0 0, L_0x1d0f0b0; 1 drivers
v0x1b8b510_0 .alias "result", 0 0, v0x1b8cc40_0;
v0x1b8b590_0 .alias "sel0", 0 0, v0x1b8c9b0_0;
S_0x1b8a810 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b8a720;
 .timescale 0 0;
L_0x1d0f380/d .functor NAND 1, C4<0>, L_0x1d0fdb0, C4<1>, C4<1>;
L_0x1d0f380 .delay (20,20,20) L_0x1d0f380/d;
L_0x1d0f4e0/d .functor NOT 1, L_0x1d0f380, C4<0>, C4<0>, C4<0>;
L_0x1d0f4e0 .delay (10,10,10) L_0x1d0f4e0/d;
L_0x1d0f610/d .functor NOT 1, L_0x1d0fdb0, C4<0>, C4<0>, C4<0>;
L_0x1d0f610 .delay (10,10,10) L_0x1d0f610/d;
L_0x1d0f6d0/d .functor NAND 1, L_0x1d0f250, L_0x1d0f610, C4<1>, C4<1>;
L_0x1d0f6d0 .delay (20,20,20) L_0x1d0f6d0/d;
L_0x1d0f820/d .functor NOT 1, L_0x1d0f6d0, C4<0>, C4<0>, C4<0>;
L_0x1d0f820 .delay (10,10,10) L_0x1d0f820/d;
L_0x1d0f910/d .functor NOR 1, L_0x1d0f820, L_0x1d0f4e0, C4<0>, C4<0>;
L_0x1d0f910 .delay (20,20,20) L_0x1d0f910/d;
L_0x1d0fab0/d .functor NOT 1, L_0x1d0f910, C4<0>, C4<0>, C4<0>;
L_0x1d0fab0 .delay (10,10,10) L_0x1d0fab0/d;
v0x1b8a900_0 .net "and_in0ncom", 0 0, L_0x1d0f820; 1 drivers
v0x1b8a980_0 .net "and_in1com", 0 0, L_0x1d0f4e0; 1 drivers
v0x1b8aa00_0 .alias "in0", 0 0, v0x1b8cc40_0;
v0x1b8aaa0_0 .alias "in1", 0 0, v0x1b8c800_0;
v0x1b8ab20_0 .net "nand_in0ncom", 0 0, L_0x1d0f6d0; 1 drivers
v0x1b8abc0_0 .net "nand_in1com", 0 0, L_0x1d0f380; 1 drivers
v0x1b8aca0_0 .net "ncom", 0 0, L_0x1d0f610; 1 drivers
v0x1b8ad40_0 .net "nor_wire", 0 0, L_0x1d0f910; 1 drivers
v0x1b8ade0_0 .alias "result", 0 0, v0x1b90860_0;
v0x1b8ae80_0 .alias "sel0", 0 0, v0x1b8ca30_0;
S_0x1b83a70 .scope generate, "ALU32[29]" "ALU32[29]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b823e8 .param/l "i" 2 65, +C4<011101>;
S_0x1b83ba0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b83a70;
 .timescale 0 0;
L_0x1d04a30/d .functor NOT 1, L_0x1d10160, C4<0>, C4<0>, C4<0>;
L_0x1d04a30 .delay (10,10,10) L_0x1d04a30/d;
v0x1b899b0_0 .net "carryin", 0 0, L_0x1d10200; 1 drivers
v0x1b89aa0_0 .net "carryout", 0 0, L_0x1d11ae0; 1 drivers
v0x1b89b20_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1b89ba0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b89c20_0 .net "notB", 0 0, L_0x1d04a30; 1 drivers
v0x1b89ca0_0 .net "operandA", 0 0, L_0x1d100c0; 1 drivers
v0x1b89d20_0 .net "operandB", 0 0, L_0x1d10160; 1 drivers
v0x1b89e30_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b89eb0_0 .net "result", 0 0, L_0x1d155d0; 1 drivers
v0x1b89f80_0 .net "trueB", 0 0, L_0x1d108f0; 1 drivers
v0x1b8a060_0 .net "wAddSub", 0 0, L_0x1d11410; 1 drivers
v0x1b8a170_0 .net "wNandAnd", 0 0, L_0x1d12ba0; 1 drivers
v0x1b8a2f0_0 .net "wNorOr", 0 0, L_0x1d135e0; 1 drivers
v0x1b8a400_0 .net "wXor", 0 0, L_0x1d12140; 1 drivers
L_0x1d15700 .part v0x1c53f70_0, 0, 1;
L_0x1d157a0 .part v0x1c53f70_0, 1, 1;
L_0x1d158d0 .part v0x1c53f70_0, 2, 1;
S_0x1b89230 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b83ba0;
 .timescale 0 0;
L_0x1b8e1f0/d .functor NAND 1, L_0x1d04a30, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1b8e1f0 .delay (20,20,20) L_0x1b8e1f0/d;
L_0x1d0a970/d .functor NOT 1, L_0x1b8e1f0, C4<0>, C4<0>, C4<0>;
L_0x1d0a970 .delay (10,10,10) L_0x1d0a970/d;
L_0x1d10530/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1d10530 .delay (10,10,10) L_0x1d10530/d;
L_0x1d10590/d .functor NAND 1, L_0x1d10160, L_0x1d10530, C4<1>, C4<1>;
L_0x1d10590 .delay (20,20,20) L_0x1d10590/d;
L_0x1d10680/d .functor NOT 1, L_0x1d10590, C4<0>, C4<0>, C4<0>;
L_0x1d10680 .delay (10,10,10) L_0x1d10680/d;
L_0x1d10770/d .functor NOR 1, L_0x1d10680, L_0x1d0a970, C4<0>, C4<0>;
L_0x1d10770 .delay (20,20,20) L_0x1d10770/d;
L_0x1d108f0/d .functor NOT 1, L_0x1d10770, C4<0>, C4<0>, C4<0>;
L_0x1d108f0 .delay (10,10,10) L_0x1d108f0/d;
v0x1b89320_0 .net "and_in0ncom", 0 0, L_0x1d10680; 1 drivers
v0x1b893e0_0 .net "and_in1com", 0 0, L_0x1d0a970; 1 drivers
v0x1b89480_0 .alias "in0", 0 0, v0x1b89d20_0;
v0x1b89500_0 .alias "in1", 0 0, v0x1b89c20_0;
v0x1b89580_0 .net "nand_in0ncom", 0 0, L_0x1d10590; 1 drivers
v0x1b89620_0 .net "nand_in1com", 0 0, L_0x1b8e1f0; 1 drivers
v0x1b896c0_0 .net "ncom", 0 0, L_0x1d10530; 1 drivers
v0x1b89760_0 .net "nor_wire", 0 0, L_0x1d10770; 1 drivers
v0x1b89800_0 .alias "result", 0 0, v0x1b89f80_0;
v0x1b898d0_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1b87ef0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b83ba0;
 .timescale 0 0;
L_0x1d11520/d .functor NAND 1, L_0x1d100c0, L_0x1d108f0, C4<1>, C4<1>;
L_0x1d11520 .delay (20,20,20) L_0x1d11520/d;
L_0x1d11690/d .functor NOT 1, L_0x1d11520, C4<0>, C4<0>, C4<0>;
L_0x1d11690 .delay (10,10,10) L_0x1d11690/d;
L_0x1d117a0/d .functor NAND 1, L_0x1d10200, L_0x1d10e70, C4<1>, C4<1>;
L_0x1d117a0 .delay (20,20,20) L_0x1d117a0/d;
L_0x1d11860/d .functor NOT 1, L_0x1d117a0, C4<0>, C4<0>, C4<0>;
L_0x1d11860 .delay (10,10,10) L_0x1d11860/d;
L_0x1d11970/d .functor NOR 1, L_0x1d11860, L_0x1d11690, C4<0>, C4<0>;
L_0x1d11970 .delay (20,20,20) L_0x1d11970/d;
L_0x1d11ae0/d .functor NOT 1, L_0x1d11970, C4<0>, C4<0>, C4<0>;
L_0x1d11ae0 .delay (10,10,10) L_0x1d11ae0/d;
v0x1b88ad0_0 .net "And_AB", 0 0, L_0x1d11690; 1 drivers
v0x1b88b70_0 .net "And_XorAB_C", 0 0, L_0x1d11860; 1 drivers
v0x1b88c10_0 .net "Nand_AB", 0 0, L_0x1d11520; 1 drivers
v0x1b88cb0_0 .net "Nand_XorAB_C", 0 0, L_0x1d117a0; 1 drivers
v0x1b88d30_0 .net "Xor_AB", 0 0, L_0x1d10e70; 1 drivers
v0x1b88e00_0 .alias "a", 0 0, v0x1b89ca0_0;
v0x1b88f50_0 .alias "b", 0 0, v0x1b89f80_0;
v0x1b88fd0_0 .alias "carryin", 0 0, v0x1b899b0_0;
v0x1b89050_0 .alias "carryout", 0 0, v0x1b89aa0_0;
v0x1b890d0_0 .net "nco", 0 0, L_0x1d11970; 1 drivers
v0x1b891b0_0 .alias "sum", 0 0, v0x1b8a060_0;
S_0x1b88580 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b87ef0;
 .timescale 0 0;
L_0x1d10a40/d .functor NAND 1, L_0x1d100c0, L_0x1d108f0, C4<1>, C4<1>;
L_0x1d10a40 .delay (20,20,20) L_0x1d10a40/d;
L_0x1d10b20/d .functor NOR 1, L_0x1d100c0, L_0x1d108f0, C4<0>, C4<0>;
L_0x1d10b20 .delay (20,20,20) L_0x1d10b20/d;
L_0x1d10c00/d .functor NOT 1, L_0x1d10b20, C4<0>, C4<0>, C4<0>;
L_0x1d10c00 .delay (10,10,10) L_0x1d10c00/d;
L_0x1d10d10/d .functor NAND 1, L_0x1d10c00, L_0x1d10a40, C4<1>, C4<1>;
L_0x1d10d10 .delay (20,20,20) L_0x1d10d10/d;
L_0x1d10e70/d .functor NOT 1, L_0x1d10d10, C4<0>, C4<0>, C4<0>;
L_0x1d10e70 .delay (10,10,10) L_0x1d10e70/d;
v0x1b88670_0 .alias "a", 0 0, v0x1b89ca0_0;
v0x1b88710_0 .alias "b", 0 0, v0x1b89f80_0;
v0x1b887b0_0 .net "nand_ab", 0 0, L_0x1d10a40; 1 drivers
v0x1b88850_0 .net "nor_ab", 0 0, L_0x1d10b20; 1 drivers
v0x1b888d0_0 .net "nxor_ab", 0 0, L_0x1d10d10; 1 drivers
v0x1b88970_0 .net "or_ab", 0 0, L_0x1d10c00; 1 drivers
v0x1b88a50_0 .alias "result", 0 0, v0x1b88d30_0;
S_0x1b87fe0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b87ef0;
 .timescale 0 0;
L_0x1d10f80/d .functor NAND 1, L_0x1d10e70, L_0x1d10200, C4<1>, C4<1>;
L_0x1d10f80 .delay (20,20,20) L_0x1d10f80/d;
L_0x1d110d0/d .functor NOR 1, L_0x1d10e70, L_0x1d10200, C4<0>, C4<0>;
L_0x1d110d0 .delay (20,20,20) L_0x1d110d0/d;
L_0x1d11240/d .functor NOT 1, L_0x1d110d0, C4<0>, C4<0>, C4<0>;
L_0x1d11240 .delay (10,10,10) L_0x1d11240/d;
L_0x1d11300/d .functor NAND 1, L_0x1d11240, L_0x1d10f80, C4<1>, C4<1>;
L_0x1d11300 .delay (20,20,20) L_0x1d11300/d;
L_0x1d11410/d .functor NOT 1, L_0x1d11300, C4<0>, C4<0>, C4<0>;
L_0x1d11410 .delay (10,10,10) L_0x1d11410/d;
v0x1b880d0_0 .alias "a", 0 0, v0x1b88d30_0;
v0x1b88170_0 .alias "b", 0 0, v0x1b899b0_0;
v0x1b88210_0 .net "nand_ab", 0 0, L_0x1d10f80; 1 drivers
v0x1b882b0_0 .net "nor_ab", 0 0, L_0x1d110d0; 1 drivers
v0x1b88330_0 .net "nxor_ab", 0 0, L_0x1d11300; 1 drivers
v0x1b883d0_0 .net "or_ab", 0 0, L_0x1d11240; 1 drivers
v0x1b884b0_0 .alias "result", 0 0, v0x1b8a060_0;
S_0x1b879a0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b83ba0;
 .timescale 0 0;
L_0x1d11ca0/d .functor NAND 1, L_0x1d100c0, L_0x1d10160, C4<1>, C4<1>;
L_0x1d11ca0 .delay (20,20,20) L_0x1d11ca0/d;
L_0x1d11d60/d .functor NOR 1, L_0x1d100c0, L_0x1d10160, C4<0>, C4<0>;
L_0x1d11d60 .delay (20,20,20) L_0x1d11d60/d;
L_0x1d11ef0/d .functor NOT 1, L_0x1d11d60, C4<0>, C4<0>, C4<0>;
L_0x1d11ef0 .delay (10,10,10) L_0x1d11ef0/d;
L_0x1d11fe0/d .functor NAND 1, L_0x1d11ef0, L_0x1d11ca0, C4<1>, C4<1>;
L_0x1d11fe0 .delay (20,20,20) L_0x1d11fe0/d;
L_0x1d12140/d .functor NOT 1, L_0x1d11fe0, C4<0>, C4<0>, C4<0>;
L_0x1d12140 .delay (10,10,10) L_0x1d12140/d;
v0x1b87a90_0 .alias "a", 0 0, v0x1b89ca0_0;
v0x1b87b10_0 .alias "b", 0 0, v0x1b89d20_0;
v0x1b87be0_0 .net "nand_ab", 0 0, L_0x1d11ca0; 1 drivers
v0x1b87c60_0 .net "nor_ab", 0 0, L_0x1d11d60; 1 drivers
v0x1b87ce0_0 .net "nxor_ab", 0 0, L_0x1d11fe0; 1 drivers
v0x1b87d60_0 .net "or_ab", 0 0, L_0x1d11ef0; 1 drivers
v0x1b87e20_0 .alias "result", 0 0, v0x1b8a400_0;
S_0x1b86d20 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b83ba0;
 .timescale 0 0;
L_0x1d12290/d .functor NAND 1, L_0x1d100c0, L_0x1d10160, C4<1>, C4<1>;
L_0x1d12290 .delay (20,20,20) L_0x1d12290/d;
L_0x1d123c0/d .functor NOT 1, L_0x1d12290, C4<0>, C4<0>, C4<0>;
L_0x1d123c0 .delay (10,10,10) L_0x1d123c0/d;
v0x1b87590_0 .alias "a", 0 0, v0x1b89ca0_0;
v0x1b87630_0 .net "and_ab", 0 0, L_0x1d123c0; 1 drivers
v0x1b876b0_0 .alias "b", 0 0, v0x1b89d20_0;
v0x1b87730_0 .net "nand_ab", 0 0, L_0x1d12290; 1 drivers
v0x1b87810_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b833e0_0 .alias "result", 0 0, v0x1b8a170_0;
S_0x1b86e10 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b86d20;
 .timescale 0 0;
L_0x1d12510/d .functor NAND 1, L_0x1d123c0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d12510 .delay (20,20,20) L_0x1d12510/d;
L_0x1d125d0/d .functor NOT 1, L_0x1d12510, C4<0>, C4<0>, C4<0>;
L_0x1d125d0 .delay (10,10,10) L_0x1d125d0/d;
L_0x1d12700/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d12700 .delay (10,10,10) L_0x1d12700/d;
L_0x1d127c0/d .functor NAND 1, L_0x1d12290, L_0x1d12700, C4<1>, C4<1>;
L_0x1d127c0 .delay (20,20,20) L_0x1d127c0/d;
L_0x1d12910/d .functor NOT 1, L_0x1d127c0, C4<0>, C4<0>, C4<0>;
L_0x1d12910 .delay (10,10,10) L_0x1d12910/d;
L_0x1d12a00/d .functor NOR 1, L_0x1d12910, L_0x1d125d0, C4<0>, C4<0>;
L_0x1d12a00 .delay (20,20,20) L_0x1d12a00/d;
L_0x1d12ba0/d .functor NOT 1, L_0x1d12a00, C4<0>, C4<0>, C4<0>;
L_0x1d12ba0 .delay (10,10,10) L_0x1d12ba0/d;
v0x1b86f00_0 .net "and_in0ncom", 0 0, L_0x1d12910; 1 drivers
v0x1b86f80_0 .net "and_in1com", 0 0, L_0x1d125d0; 1 drivers
v0x1b87000_0 .alias "in0", 0 0, v0x1b87730_0;
v0x1b870a0_0 .alias "in1", 0 0, v0x1b87630_0;
v0x1b87120_0 .net "nand_in0ncom", 0 0, L_0x1d127c0; 1 drivers
v0x1b871c0_0 .net "nand_in1com", 0 0, L_0x1d12510; 1 drivers
v0x1b872a0_0 .net "ncom", 0 0, L_0x1d12700; 1 drivers
v0x1b87340_0 .net "nor_wire", 0 0, L_0x1d12a00; 1 drivers
v0x1b873e0_0 .alias "result", 0 0, v0x1b8a170_0;
v0x1b874b0_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b86280 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b83ba0;
 .timescale 0 0;
L_0x1d12cd0/d .functor NOR 1, L_0x1d100c0, L_0x1d10160, C4<0>, C4<0>;
L_0x1d12cd0 .delay (20,20,20) L_0x1d12cd0/d;
L_0x1d12e00/d .functor NOT 1, L_0x1d12cd0, C4<0>, C4<0>, C4<0>;
L_0x1d12e00 .delay (10,10,10) L_0x1d12e00/d;
v0x1b86a00_0 .alias "a", 0 0, v0x1b89ca0_0;
v0x1b86a80_0 .alias "b", 0 0, v0x1b89d20_0;
v0x1b86b20_0 .net "nor_ab", 0 0, L_0x1d12cd0; 1 drivers
v0x1b86ba0_0 .net "or_ab", 0 0, L_0x1d12e00; 1 drivers
v0x1b86c20_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b86ca0_0 .alias "result", 0 0, v0x1b8a2f0_0;
S_0x1b86370 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b86280;
 .timescale 0 0;
L_0x1d12f50/d .functor NAND 1, L_0x1d12e00, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d12f50 .delay (20,20,20) L_0x1d12f50/d;
L_0x1d13010/d .functor NOT 1, L_0x1d12f50, C4<0>, C4<0>, C4<0>;
L_0x1d13010 .delay (10,10,10) L_0x1d13010/d;
L_0x1d13140/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d13140 .delay (10,10,10) L_0x1d13140/d;
L_0x1d13200/d .functor NAND 1, L_0x1d12cd0, L_0x1d13140, C4<1>, C4<1>;
L_0x1d13200 .delay (20,20,20) L_0x1d13200/d;
L_0x1d13350/d .functor NOT 1, L_0x1d13200, C4<0>, C4<0>, C4<0>;
L_0x1d13350 .delay (10,10,10) L_0x1d13350/d;
L_0x1d13440/d .functor NOR 1, L_0x1d13350, L_0x1d13010, C4<0>, C4<0>;
L_0x1d13440 .delay (20,20,20) L_0x1d13440/d;
L_0x1d135e0/d .functor NOT 1, L_0x1d13440, C4<0>, C4<0>, C4<0>;
L_0x1d135e0 .delay (10,10,10) L_0x1d135e0/d;
v0x1b86460_0 .net "and_in0ncom", 0 0, L_0x1d13350; 1 drivers
v0x1b864e0_0 .net "and_in1com", 0 0, L_0x1d13010; 1 drivers
v0x1b86560_0 .alias "in0", 0 0, v0x1b86b20_0;
v0x1b865e0_0 .alias "in1", 0 0, v0x1b86ba0_0;
v0x1b86660_0 .net "nand_in0ncom", 0 0, L_0x1d13200; 1 drivers
v0x1b866e0_0 .net "nand_in1com", 0 0, L_0x1d12f50; 1 drivers
v0x1b86760_0 .net "ncom", 0 0, L_0x1d13140; 1 drivers
v0x1b867e0_0 .net "nor_wire", 0 0, L_0x1d13440; 1 drivers
v0x1b868b0_0 .alias "result", 0 0, v0x1b8a2f0_0;
v0x1b86980_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b83c90 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b83ba0;
 .timescale 0 0;
v0x1b85ad0_0 .alias "in0", 0 0, v0x1b8a060_0;
v0x1b85b80_0 .alias "in1", 0 0, v0x1b8a400_0;
v0x1b85c30_0 .alias "in2", 0 0, v0x1b8a170_0;
v0x1b85ce0_0 .alias "in3", 0 0, v0x1b8a2f0_0;
v0x1b85dc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b85e70_0 .alias "result", 0 0, v0x1b89eb0_0;
v0x1b85ef0_0 .net "sel0", 0 0, L_0x1d15700; 1 drivers
v0x1b85f70_0 .net "sel1", 0 0, L_0x1d157a0; 1 drivers
v0x1b85ff0_0 .net "sel2", 0 0, L_0x1d158d0; 1 drivers
v0x1b860a0_0 .net "w0", 0 0, L_0x1d13da0; 1 drivers
v0x1b86180_0 .net "w1", 0 0, L_0x1d14520; 1 drivers
v0x1b86200_0 .net "w2", 0 0, L_0x1d14d70; 1 drivers
S_0x1b85350 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b83c90;
 .timescale 0 0;
L_0x1d13710/d .functor NAND 1, L_0x1d12140, L_0x1d15700, C4<1>, C4<1>;
L_0x1d13710 .delay (20,20,20) L_0x1d13710/d;
L_0x1d137d0/d .functor NOT 1, L_0x1d13710, C4<0>, C4<0>, C4<0>;
L_0x1d137d0 .delay (10,10,10) L_0x1d137d0/d;
L_0x1d13900/d .functor NOT 1, L_0x1d15700, C4<0>, C4<0>, C4<0>;
L_0x1d13900 .delay (10,10,10) L_0x1d13900/d;
L_0x1d13a50/d .functor NAND 1, L_0x1d11410, L_0x1d13900, C4<1>, C4<1>;
L_0x1d13a50 .delay (20,20,20) L_0x1d13a50/d;
L_0x1d13b10/d .functor NOT 1, L_0x1d13a50, C4<0>, C4<0>, C4<0>;
L_0x1d13b10 .delay (10,10,10) L_0x1d13b10/d;
L_0x1d13c00/d .functor NOR 1, L_0x1d13b10, L_0x1d137d0, C4<0>, C4<0>;
L_0x1d13c00 .delay (20,20,20) L_0x1d13c00/d;
L_0x1d13da0/d .functor NOT 1, L_0x1d13c00, C4<0>, C4<0>, C4<0>;
L_0x1d13da0 .delay (10,10,10) L_0x1d13da0/d;
v0x1b85440_0 .net "and_in0ncom", 0 0, L_0x1d13b10; 1 drivers
v0x1b85500_0 .net "and_in1com", 0 0, L_0x1d137d0; 1 drivers
v0x1b855a0_0 .alias "in0", 0 0, v0x1b8a060_0;
v0x1b85640_0 .alias "in1", 0 0, v0x1b8a400_0;
v0x1b856c0_0 .net "nand_in0ncom", 0 0, L_0x1d13a50; 1 drivers
v0x1b85760_0 .net "nand_in1com", 0 0, L_0x1d13710; 1 drivers
v0x1b85800_0 .net "ncom", 0 0, L_0x1d13900; 1 drivers
v0x1b858a0_0 .net "nor_wire", 0 0, L_0x1d13c00; 1 drivers
v0x1b85940_0 .alias "result", 0 0, v0x1b860a0_0;
v0x1b859c0_0 .alias "sel0", 0 0, v0x1b85ef0_0;
S_0x1b84c00 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b83c90;
 .timescale 0 0;
L_0x1d13ed0/d .functor NAND 1, L_0x1d135e0, L_0x1d15700, C4<1>, C4<1>;
L_0x1d13ed0 .delay (20,20,20) L_0x1d13ed0/d;
L_0x1d13f90/d .functor NOT 1, L_0x1d13ed0, C4<0>, C4<0>, C4<0>;
L_0x1d13f90 .delay (10,10,10) L_0x1d13f90/d;
L_0x1d140c0/d .functor NOT 1, L_0x1d15700, C4<0>, C4<0>, C4<0>;
L_0x1d140c0 .delay (10,10,10) L_0x1d140c0/d;
L_0x1d14180/d .functor NAND 1, L_0x1d12ba0, L_0x1d140c0, C4<1>, C4<1>;
L_0x1d14180 .delay (20,20,20) L_0x1d14180/d;
L_0x1d14290/d .functor NOT 1, L_0x1d14180, C4<0>, C4<0>, C4<0>;
L_0x1d14290 .delay (10,10,10) L_0x1d14290/d;
L_0x1d14380/d .functor NOR 1, L_0x1d14290, L_0x1d13f90, C4<0>, C4<0>;
L_0x1d14380 .delay (20,20,20) L_0x1d14380/d;
L_0x1d14520/d .functor NOT 1, L_0x1d14380, C4<0>, C4<0>, C4<0>;
L_0x1d14520 .delay (10,10,10) L_0x1d14520/d;
v0x1b84cf0_0 .net "and_in0ncom", 0 0, L_0x1d14290; 1 drivers
v0x1b84db0_0 .net "and_in1com", 0 0, L_0x1d13f90; 1 drivers
v0x1b84e50_0 .alias "in0", 0 0, v0x1b8a170_0;
v0x1b84ef0_0 .alias "in1", 0 0, v0x1b8a2f0_0;
v0x1b84f70_0 .net "nand_in0ncom", 0 0, L_0x1d14180; 1 drivers
v0x1b85010_0 .net "nand_in1com", 0 0, L_0x1d13ed0; 1 drivers
v0x1b850b0_0 .net "ncom", 0 0, L_0x1d140c0; 1 drivers
v0x1b85150_0 .net "nor_wire", 0 0, L_0x1d14380; 1 drivers
v0x1b851f0_0 .alias "result", 0 0, v0x1b86180_0;
v0x1b85270_0 .alias "sel0", 0 0, v0x1b85ef0_0;
S_0x1b844b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b83c90;
 .timescale 0 0;
L_0x1d14650/d .functor NAND 1, L_0x1d14520, L_0x1d157a0, C4<1>, C4<1>;
L_0x1d14650 .delay (20,20,20) L_0x1d14650/d;
L_0x1d147a0/d .functor NOT 1, L_0x1d14650, C4<0>, C4<0>, C4<0>;
L_0x1d147a0 .delay (10,10,10) L_0x1d147a0/d;
L_0x1d148d0/d .functor NOT 1, L_0x1d157a0, C4<0>, C4<0>, C4<0>;
L_0x1d148d0 .delay (10,10,10) L_0x1d148d0/d;
L_0x1d14990/d .functor NAND 1, L_0x1d13da0, L_0x1d148d0, C4<1>, C4<1>;
L_0x1d14990 .delay (20,20,20) L_0x1d14990/d;
L_0x1d14ae0/d .functor NOT 1, L_0x1d14990, C4<0>, C4<0>, C4<0>;
L_0x1d14ae0 .delay (10,10,10) L_0x1d14ae0/d;
L_0x1d14bd0/d .functor NOR 1, L_0x1d14ae0, L_0x1d147a0, C4<0>, C4<0>;
L_0x1d14bd0 .delay (20,20,20) L_0x1d14bd0/d;
L_0x1d14d70/d .functor NOT 1, L_0x1d14bd0, C4<0>, C4<0>, C4<0>;
L_0x1d14d70 .delay (10,10,10) L_0x1d14d70/d;
v0x1b845a0_0 .net "and_in0ncom", 0 0, L_0x1d14ae0; 1 drivers
v0x1b84660_0 .net "and_in1com", 0 0, L_0x1d147a0; 1 drivers
v0x1b84700_0 .alias "in0", 0 0, v0x1b860a0_0;
v0x1b847a0_0 .alias "in1", 0 0, v0x1b86180_0;
v0x1b84820_0 .net "nand_in0ncom", 0 0, L_0x1d14990; 1 drivers
v0x1b848c0_0 .net "nand_in1com", 0 0, L_0x1d14650; 1 drivers
v0x1b84960_0 .net "ncom", 0 0, L_0x1d148d0; 1 drivers
v0x1b84a00_0 .net "nor_wire", 0 0, L_0x1d14bd0; 1 drivers
v0x1b84aa0_0 .alias "result", 0 0, v0x1b86200_0;
v0x1b84b20_0 .alias "sel0", 0 0, v0x1b85f70_0;
S_0x1b83d80 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b83c90;
 .timescale 0 0;
L_0x1d14ea0/d .functor NAND 1, C4<0>, L_0x1d158d0, C4<1>, C4<1>;
L_0x1d14ea0 .delay (20,20,20) L_0x1d14ea0/d;
L_0x1d15000/d .functor NOT 1, L_0x1d14ea0, C4<0>, C4<0>, C4<0>;
L_0x1d15000 .delay (10,10,10) L_0x1d15000/d;
L_0x1d15130/d .functor NOT 1, L_0x1d158d0, C4<0>, C4<0>, C4<0>;
L_0x1d15130 .delay (10,10,10) L_0x1d15130/d;
L_0x1d151f0/d .functor NAND 1, L_0x1d14d70, L_0x1d15130, C4<1>, C4<1>;
L_0x1d151f0 .delay (20,20,20) L_0x1d151f0/d;
L_0x1d15340/d .functor NOT 1, L_0x1d151f0, C4<0>, C4<0>, C4<0>;
L_0x1d15340 .delay (10,10,10) L_0x1d15340/d;
L_0x1d15430/d .functor NOR 1, L_0x1d15340, L_0x1d15000, C4<0>, C4<0>;
L_0x1d15430 .delay (20,20,20) L_0x1d15430/d;
L_0x1d155d0/d .functor NOT 1, L_0x1d15430, C4<0>, C4<0>, C4<0>;
L_0x1d155d0 .delay (10,10,10) L_0x1d155d0/d;
v0x1b83e70_0 .net "and_in0ncom", 0 0, L_0x1d15340; 1 drivers
v0x1b83ef0_0 .net "and_in1com", 0 0, L_0x1d15000; 1 drivers
v0x1b83f90_0 .alias "in0", 0 0, v0x1b86200_0;
v0x1b84030_0 .alias "in1", 0 0, v0x1b85dc0_0;
v0x1b840b0_0 .net "nand_in0ncom", 0 0, L_0x1d151f0; 1 drivers
v0x1b84150_0 .net "nand_in1com", 0 0, L_0x1d14ea0; 1 drivers
v0x1b84230_0 .net "ncom", 0 0, L_0x1d15130; 1 drivers
v0x1b842d0_0 .net "nor_wire", 0 0, L_0x1d15430; 1 drivers
v0x1b84370_0 .alias "result", 0 0, v0x1b89eb0_0;
v0x1b84410_0 .alias "sel0", 0 0, v0x1b85ff0_0;
S_0x1b7d050 .scope generate, "ALU32[30]" "ALU32[30]" 2 65, 2 65, S_0x1b7cf60;
 .timescale 0 0;
P_0x1b7a9b8 .param/l "i" 2 65, +C4<011110>;
S_0x1b7d160 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0x1b7d050;
 .timescale 0 0;
L_0x1b85d60/d .functor NOT 1, L_0x1d15d50, C4<0>, C4<0>, C4<0>;
L_0x1b85d60 .delay (10,10,10) L_0x1b85d60/d;
v0x1b82f30_0 .net "carryin", 0 0, L_0x1d15df0; 1 drivers
v0x1b82fd0_0 .net "carryout", 0 0, L_0x1d17e00; 1 drivers
v0x1b83050_0 .alias "invertB", 0 0, v0x1c54600_0;
v0x1b830d0_0 .alias "muxIndex", 2 0, v0x1c54680_0;
v0x1b83150_0 .net "notB", 0 0, L_0x1b85d60; 1 drivers
v0x1b831d0_0 .net "operandA", 0 0, L_0x1d15cb0; 1 drivers
v0x1b83250_0 .net "operandB", 0 0, L_0x1d15d50; 1 drivers
v0x1b83360_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b83470_0 .net "result", 0 0, L_0x1d1b8f0; 1 drivers
v0x1b834f0_0 .net "trueB", 0 0, L_0x1c532d0; 1 drivers
v0x1b835d0_0 .net "wAddSub", 0 0, L_0x1d17700; 1 drivers
v0x1b836e0_0 .net "wNandAnd", 0 0, L_0x1d18ec0; 1 drivers
v0x1b83860_0 .net "wNorOr", 0 0, L_0x1d19900; 1 drivers
v0x1b83970_0 .net "wXor", 0 0, L_0x1d18460; 1 drivers
L_0x1d1ba20 .part v0x1c53f70_0, 0, 1;
L_0x1d1bac0 .part v0x1c53f70_0, 1, 1;
L_0x1d1bbf0 .part v0x1c53f70_0, 2, 1;
S_0x1b82790 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b7d160;
 .timescale 0 0;
L_0x1d10340/d .functor NAND 1, L_0x1b85d60, v0x1c53ef0_0, C4<1>, C4<1>;
L_0x1d10340 .delay (20,20,20) L_0x1d10340/d;
L_0x1d10420/d .functor NOT 1, L_0x1d10340, C4<0>, C4<0>, C4<0>;
L_0x1d10420 .delay (10,10,10) L_0x1d10420/d;
L_0x1d160a0/d .functor NOT 1, v0x1c53ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1d160a0 .delay (10,10,10) L_0x1d160a0/d;
L_0x1c52f30/d .functor NAND 1, L_0x1d15d50, L_0x1d160a0, C4<1>, C4<1>;
L_0x1c52f30 .delay (20,20,20) L_0x1c52f30/d;
L_0x1c53040/d .functor NOT 1, L_0x1c52f30, C4<0>, C4<0>, C4<0>;
L_0x1c53040 .delay (10,10,10) L_0x1c53040/d;
L_0x1c53130/d .functor NOR 1, L_0x1c53040, L_0x1d10420, C4<0>, C4<0>;
L_0x1c53130 .delay (20,20,20) L_0x1c53130/d;
L_0x1c532d0/d .functor NOT 1, L_0x1c53130, C4<0>, C4<0>, C4<0>;
L_0x1c532d0 .delay (10,10,10) L_0x1c532d0/d;
v0x1b82880_0 .net "and_in0ncom", 0 0, L_0x1c53040; 1 drivers
v0x1b82940_0 .net "and_in1com", 0 0, L_0x1d10420; 1 drivers
v0x1b829e0_0 .alias "in0", 0 0, v0x1b83250_0;
v0x1b82a60_0 .alias "in1", 0 0, v0x1b83150_0;
v0x1b82ae0_0 .net "nand_in0ncom", 0 0, L_0x1c52f30; 1 drivers
v0x1b82b80_0 .net "nand_in1com", 0 0, L_0x1d10340; 1 drivers
v0x1b82c20_0 .net "ncom", 0 0, L_0x1d160a0; 1 drivers
v0x1b82cc0_0 .net "nor_wire", 0 0, L_0x1c53130; 1 drivers
v0x1b82d60_0 .alias "result", 0 0, v0x1b834f0_0;
v0x1b82e30_0 .alias "sel0", 0 0, v0x1c54600_0;
S_0x1b81450 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b7d160;
 .timescale 0 0;
L_0x1d17810/d .functor NAND 1, L_0x1d15cb0, L_0x1c532d0, C4<1>, C4<1>;
L_0x1d17810 .delay (20,20,20) L_0x1d17810/d;
L_0x1d17980/d .functor NOT 1, L_0x1d17810, C4<0>, C4<0>, C4<0>;
L_0x1d17980 .delay (10,10,10) L_0x1d17980/d;
L_0x1d17a90/d .functor NAND 1, L_0x1d15df0, L_0x1d17200, C4<1>, C4<1>;
L_0x1d17a90 .delay (20,20,20) L_0x1d17a90/d;
L_0x1d17b50/d .functor NOT 1, L_0x1d17a90, C4<0>, C4<0>, C4<0>;
L_0x1d17b50 .delay (10,10,10) L_0x1d17b50/d;
L_0x1d17c90/d .functor NOR 1, L_0x1d17b50, L_0x1d17980, C4<0>, C4<0>;
L_0x1d17c90 .delay (20,20,20) L_0x1d17c90/d;
L_0x1d17e00/d .functor NOT 1, L_0x1d17c90, C4<0>, C4<0>, C4<0>;
L_0x1d17e00 .delay (10,10,10) L_0x1d17e00/d;
v0x1b82030_0 .net "And_AB", 0 0, L_0x1d17980; 1 drivers
v0x1b820d0_0 .net "And_XorAB_C", 0 0, L_0x1d17b50; 1 drivers
v0x1b82170_0 .net "Nand_AB", 0 0, L_0x1d17810; 1 drivers
v0x1b82210_0 .net "Nand_XorAB_C", 0 0, L_0x1d17a90; 1 drivers
v0x1b82290_0 .net "Xor_AB", 0 0, L_0x1d17200; 1 drivers
v0x1b82360_0 .alias "a", 0 0, v0x1b831d0_0;
v0x1b824b0_0 .alias "b", 0 0, v0x1b834f0_0;
v0x1b82530_0 .alias "carryin", 0 0, v0x1b82f30_0;
v0x1b825b0_0 .alias "carryout", 0 0, v0x1b82fd0_0;
v0x1b82630_0 .net "nco", 0 0, L_0x1d17c90; 1 drivers
v0x1b82710_0 .alias "sum", 0 0, v0x1b835d0_0;
S_0x1b81ae0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b81450;
 .timescale 0 0;
L_0x1c53440/d .functor NAND 1, L_0x1d15cb0, L_0x1c532d0, C4<1>, C4<1>;
L_0x1c53440 .delay (20,20,20) L_0x1c53440/d;
L_0x1c53500/d .functor NOR 1, L_0x1d15cb0, L_0x1c532d0, C4<0>, C4<0>;
L_0x1c53500 .delay (20,20,20) L_0x1c53500/d;
L_0x1c535e0/d .functor NOT 1, L_0x1c53500, C4<0>, C4<0>, C4<0>;
L_0x1c535e0 .delay (10,10,10) L_0x1c535e0/d;
L_0x1d17110/d .functor NAND 1, L_0x1c535e0, L_0x1c53440, C4<1>, C4<1>;
L_0x1d17110 .delay (20,20,20) L_0x1d17110/d;
L_0x1d17200/d .functor NOT 1, L_0x1d17110, C4<0>, C4<0>, C4<0>;
L_0x1d17200 .delay (10,10,10) L_0x1d17200/d;
v0x1b81bd0_0 .alias "a", 0 0, v0x1b831d0_0;
v0x1b81c70_0 .alias "b", 0 0, v0x1b834f0_0;
v0x1b81d10_0 .net "nand_ab", 0 0, L_0x1c53440; 1 drivers
v0x1b81db0_0 .net "nor_ab", 0 0, L_0x1c53500; 1 drivers
v0x1b81e30_0 .net "nxor_ab", 0 0, L_0x1d17110; 1 drivers
v0x1b81ed0_0 .net "or_ab", 0 0, L_0x1c535e0; 1 drivers
v0x1b81fb0_0 .alias "result", 0 0, v0x1b82290_0;
S_0x1b81540 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b81450;
 .timescale 0 0;
L_0x1d172f0/d .functor NAND 1, L_0x1d17200, L_0x1d15df0, C4<1>, C4<1>;
L_0x1d172f0 .delay (20,20,20) L_0x1d172f0/d;
L_0x1d17420/d .functor NOR 1, L_0x1d17200, L_0x1d15df0, C4<0>, C4<0>;
L_0x1d17420 .delay (20,20,20) L_0x1d17420/d;
L_0x1d17550/d .functor NOT 1, L_0x1d17420, C4<0>, C4<0>, C4<0>;
L_0x1d17550 .delay (10,10,10) L_0x1d17550/d;
L_0x1d175f0/d .functor NAND 1, L_0x1d17550, L_0x1d172f0, C4<1>, C4<1>;
L_0x1d175f0 .delay (20,20,20) L_0x1d175f0/d;
L_0x1d17700/d .functor NOT 1, L_0x1d175f0, C4<0>, C4<0>, C4<0>;
L_0x1d17700 .delay (10,10,10) L_0x1d17700/d;
v0x1b81630_0 .alias "a", 0 0, v0x1b82290_0;
v0x1b816d0_0 .alias "b", 0 0, v0x1b82f30_0;
v0x1b81770_0 .net "nand_ab", 0 0, L_0x1d172f0; 1 drivers
v0x1b81810_0 .net "nor_ab", 0 0, L_0x1d17420; 1 drivers
v0x1b81890_0 .net "nxor_ab", 0 0, L_0x1d175f0; 1 drivers
v0x1b81930_0 .net "or_ab", 0 0, L_0x1d17550; 1 drivers
v0x1b81a10_0 .alias "result", 0 0, v0x1b835d0_0;
S_0x1b80eb0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b7d160;
 .timescale 0 0;
L_0x1d17fc0/d .functor NAND 1, L_0x1d15cb0, L_0x1d15d50, C4<1>, C4<1>;
L_0x1d17fc0 .delay (20,20,20) L_0x1d17fc0/d;
L_0x1d18080/d .functor NOR 1, L_0x1d15cb0, L_0x1d15d50, C4<0>, C4<0>;
L_0x1d18080 .delay (20,20,20) L_0x1d18080/d;
L_0x1d18210/d .functor NOT 1, L_0x1d18080, C4<0>, C4<0>, C4<0>;
L_0x1d18210 .delay (10,10,10) L_0x1d18210/d;
L_0x1d18300/d .functor NAND 1, L_0x1d18210, L_0x1d17fc0, C4<1>, C4<1>;
L_0x1d18300 .delay (20,20,20) L_0x1d18300/d;
L_0x1d18460/d .functor NOT 1, L_0x1d18300, C4<0>, C4<0>, C4<0>;
L_0x1d18460 .delay (10,10,10) L_0x1d18460/d;
v0x1b80fa0_0 .alias "a", 0 0, v0x1b831d0_0;
v0x1b81070_0 .alias "b", 0 0, v0x1b83250_0;
v0x1b81140_0 .net "nand_ab", 0 0, L_0x1d17fc0; 1 drivers
v0x1b811c0_0 .net "nor_ab", 0 0, L_0x1d18080; 1 drivers
v0x1b81240_0 .net "nxor_ab", 0 0, L_0x1d18300; 1 drivers
v0x1b812c0_0 .net "or_ab", 0 0, L_0x1d18210; 1 drivers
v0x1b81380_0 .alias "result", 0 0, v0x1b83970_0;
S_0x1b802e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b7d160;
 .timescale 0 0;
L_0x1d185b0/d .functor NAND 1, L_0x1d15cb0, L_0x1d15d50, C4<1>, C4<1>;
L_0x1d185b0 .delay (20,20,20) L_0x1d185b0/d;
L_0x1d186e0/d .functor NOT 1, L_0x1d185b0, C4<0>, C4<0>, C4<0>;
L_0x1d186e0 .delay (10,10,10) L_0x1d186e0/d;
v0x1b80b30_0 .alias "a", 0 0, v0x1b831d0_0;
v0x1b80bd0_0 .net "and_ab", 0 0, L_0x1d186e0; 1 drivers
v0x1b80c50_0 .alias "b", 0 0, v0x1b83250_0;
v0x1b80cd0_0 .net "nand_ab", 0 0, L_0x1d185b0; 1 drivers
v0x1b80db0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b80e30_0 .alias "result", 0 0, v0x1b836e0_0;
S_0x1b803d0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b802e0;
 .timescale 0 0;
L_0x1d18830/d .functor NAND 1, L_0x1d186e0, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d18830 .delay (20,20,20) L_0x1d18830/d;
L_0x1d188f0/d .functor NOT 1, L_0x1d18830, C4<0>, C4<0>, C4<0>;
L_0x1d188f0 .delay (10,10,10) L_0x1d188f0/d;
L_0x1d18a20/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d18a20 .delay (10,10,10) L_0x1d18a20/d;
L_0x1d18ae0/d .functor NAND 1, L_0x1d185b0, L_0x1d18a20, C4<1>, C4<1>;
L_0x1d18ae0 .delay (20,20,20) L_0x1d18ae0/d;
L_0x1d18c30/d .functor NOT 1, L_0x1d18ae0, C4<0>, C4<0>, C4<0>;
L_0x1d18c30 .delay (10,10,10) L_0x1d18c30/d;
L_0x1d18d20/d .functor NOR 1, L_0x1d18c30, L_0x1d188f0, C4<0>, C4<0>;
L_0x1d18d20 .delay (20,20,20) L_0x1d18d20/d;
L_0x1d18ec0/d .functor NOT 1, L_0x1d18d20, C4<0>, C4<0>, C4<0>;
L_0x1d18ec0 .delay (10,10,10) L_0x1d18ec0/d;
v0x1b804c0_0 .net "and_in0ncom", 0 0, L_0x1d18c30; 1 drivers
v0x1b80540_0 .net "and_in1com", 0 0, L_0x1d188f0; 1 drivers
v0x1b805c0_0 .alias "in0", 0 0, v0x1b80cd0_0;
v0x1b80640_0 .alias "in1", 0 0, v0x1b80bd0_0;
v0x1b806c0_0 .net "nand_in0ncom", 0 0, L_0x1d18ae0; 1 drivers
v0x1b80760_0 .net "nand_in1com", 0 0, L_0x1d18830; 1 drivers
v0x1b80840_0 .net "ncom", 0 0, L_0x1d18a20; 1 drivers
v0x1b808e0_0 .net "nor_wire", 0 0, L_0x1d18d20; 1 drivers
v0x1b80980_0 .alias "result", 0 0, v0x1b836e0_0;
v0x1b80a50_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b7f820 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b7d160;
 .timescale 0 0;
L_0x1d18ff0/d .functor NOR 1, L_0x1d15cb0, L_0x1d15d50, C4<0>, C4<0>;
L_0x1d18ff0 .delay (20,20,20) L_0x1d18ff0/d;
L_0x1d19120/d .functor NOT 1, L_0x1d18ff0, C4<0>, C4<0>, C4<0>;
L_0x1d19120 .delay (10,10,10) L_0x1d19120/d;
v0x1b7ffa0_0 .alias "a", 0 0, v0x1b831d0_0;
v0x1b80040_0 .alias "b", 0 0, v0x1b83250_0;
v0x1b800e0_0 .net "nor_ab", 0 0, L_0x1d18ff0; 1 drivers
v0x1b80160_0 .net "or_ab", 0 0, L_0x1d19120; 1 drivers
v0x1b801e0_0 .alias "othercontrolsignal", 0 0, v0x1c54800_0;
v0x1b80260_0 .alias "result", 0 0, v0x1b83860_0;
S_0x1b7f910 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b7f820;
 .timescale 0 0;
L_0x1d19270/d .functor NAND 1, L_0x1d19120, v0x1bed730_0, C4<1>, C4<1>;
L_0x1d19270 .delay (20,20,20) L_0x1d19270/d;
L_0x1d19330/d .functor NOT 1, L_0x1d19270, C4<0>, C4<0>, C4<0>;
L_0x1d19330 .delay (10,10,10) L_0x1d19330/d;
L_0x1d19460/d .functor NOT 1, v0x1bed730_0, C4<0>, C4<0>, C4<0>;
L_0x1d19460 .delay (10,10,10) L_0x1d19460/d;
L_0x1d19520/d .functor NAND 1, L_0x1d18ff0, L_0x1d19460, C4<1>, C4<1>;
L_0x1d19520 .delay (20,20,20) L_0x1d19520/d;
L_0x1d19670/d .functor NOT 1, L_0x1d19520, C4<0>, C4<0>, C4<0>;
L_0x1d19670 .delay (10,10,10) L_0x1d19670/d;
L_0x1d19760/d .functor NOR 1, L_0x1d19670, L_0x1d19330, C4<0>, C4<0>;
L_0x1d19760 .delay (20,20,20) L_0x1d19760/d;
L_0x1d19900/d .functor NOT 1, L_0x1d19760, C4<0>, C4<0>, C4<0>;
L_0x1d19900 .delay (10,10,10) L_0x1d19900/d;
v0x1b7fa00_0 .net "and_in0ncom", 0 0, L_0x1d19670; 1 drivers
v0x1b7fa80_0 .net "and_in1com", 0 0, L_0x1d19330; 1 drivers
v0x1b7fb00_0 .alias "in0", 0 0, v0x1b800e0_0;
v0x1b7fb80_0 .alias "in1", 0 0, v0x1b80160_0;
v0x1b7fc00_0 .net "nand_in0ncom", 0 0, L_0x1d19520; 1 drivers
v0x1b7fc80_0 .net "nand_in1com", 0 0, L_0x1d19270; 1 drivers
v0x1b7fd00_0 .net "ncom", 0 0, L_0x1d19460; 1 drivers
v0x1b7fd80_0 .net "nor_wire", 0 0, L_0x1d19760; 1 drivers
v0x1b7fe50_0 .alias "result", 0 0, v0x1b83860_0;
v0x1b7ff20_0 .alias "sel0", 0 0, v0x1c54800_0;
S_0x1b7d250 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b7d160;
 .timescale 0 0;
v0x1b7f0a0_0 .alias "in0", 0 0, v0x1b835d0_0;
v0x1b7f120_0 .alias "in1", 0 0, v0x1b83970_0;
v0x1b7f1d0_0 .alias "in2", 0 0, v0x1b836e0_0;
v0x1b7f280_0 .alias "in3", 0 0, v0x1b83860_0;
v0x1b7f360_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b7f410_0 .alias "result", 0 0, v0x1b83470_0;
v0x1b7f490_0 .net "sel0", 0 0, L_0x1d1ba20; 1 drivers
v0x1b7f510_0 .net "sel1", 0 0, L_0x1d1bac0; 1 drivers
v0x1b7f590_0 .net "sel2", 0 0, L_0x1d1bbf0; 1 drivers
v0x1b7f640_0 .net "w0", 0 0, L_0x1d1a0c0; 1 drivers
v0x1b7f720_0 .net "w1", 0 0, L_0x1d1a840; 1 drivers
v0x1b7f7a0_0 .net "w2", 0 0, L_0x1d1b090; 1 drivers
S_0x1b7e950 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b7d250;
 .timescale 0 0;
L_0x1d19a30/d .functor NAND 1, L_0x1d18460, L_0x1d1ba20, C4<1>, C4<1>;
L_0x1d19a30 .delay (20,20,20) L_0x1d19a30/d;
L_0x1d19af0/d .functor NOT 1, L_0x1d19a30, C4<0>, C4<0>, C4<0>;
L_0x1d19af0 .delay (10,10,10) L_0x1d19af0/d;
L_0x1d19c20/d .functor NOT 1, L_0x1d1ba20, C4<0>, C4<0>, C4<0>;
L_0x1d19c20 .delay (10,10,10) L_0x1d19c20/d;
L_0x1d19d70/d .functor NAND 1, L_0x1d17700, L_0x1d19c20, C4<1>, C4<1>;
L_0x1d19d70 .delay (20,20,20) L_0x1d19d70/d;
L_0x1d19e30/d .functor NOT 1, L_0x1d19d70, C4<0>, C4<0>, C4<0>;
L_0x1d19e30 .delay (10,10,10) L_0x1d19e30/d;
L_0x1d19f20/d .functor NOR 1, L_0x1d19e30, L_0x1d19af0, C4<0>, C4<0>;
L_0x1d19f20 .delay (20,20,20) L_0x1d19f20/d;
L_0x1d1a0c0/d .functor NOT 1, L_0x1d19f20, C4<0>, C4<0>, C4<0>;
L_0x1d1a0c0 .delay (10,10,10) L_0x1d1a0c0/d;
v0x1b7ea40_0 .net "and_in0ncom", 0 0, L_0x1d19e30; 1 drivers
v0x1b7eb00_0 .net "and_in1com", 0 0, L_0x1d19af0; 1 drivers
v0x1b7eba0_0 .alias "in0", 0 0, v0x1b835d0_0;
v0x1b7ec40_0 .alias "in1", 0 0, v0x1b83970_0;
v0x1b7ecc0_0 .net "nand_in0ncom", 0 0, L_0x1d19d70; 1 drivers
v0x1b7ed60_0 .net "nand_in1com", 0 0, L_0x1d19a30; 1 drivers
v0x1b7ee00_0 .net "ncom", 0 0, L_0x1d19c20; 1 drivers
v0x1b7eea0_0 .net "nor_wire", 0 0, L_0x1d19f20; 1 drivers
v0x1b7ef40_0 .alias "result", 0 0, v0x1b7f640_0;
v0x1b7efc0_0 .alias "sel0", 0 0, v0x1b7f490_0;
S_0x1b7e200 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b7d250;
 .timescale 0 0;
L_0x1d1a1f0/d .functor NAND 1, L_0x1d19900, L_0x1d1ba20, C4<1>, C4<1>;
L_0x1d1a1f0 .delay (20,20,20) L_0x1d1a1f0/d;
L_0x1d1a2b0/d .functor NOT 1, L_0x1d1a1f0, C4<0>, C4<0>, C4<0>;
L_0x1d1a2b0 .delay (10,10,10) L_0x1d1a2b0/d;
L_0x1d1a3e0/d .functor NOT 1, L_0x1d1ba20, C4<0>, C4<0>, C4<0>;
L_0x1d1a3e0 .delay (10,10,10) L_0x1d1a3e0/d;
L_0x1d1a4a0/d .functor NAND 1, L_0x1d18ec0, L_0x1d1a3e0, C4<1>, C4<1>;
L_0x1d1a4a0 .delay (20,20,20) L_0x1d1a4a0/d;
L_0x1d1a5b0/d .functor NOT 1, L_0x1d1a4a0, C4<0>, C4<0>, C4<0>;
L_0x1d1a5b0 .delay (10,10,10) L_0x1d1a5b0/d;
L_0x1d1a6a0/d .functor NOR 1, L_0x1d1a5b0, L_0x1d1a2b0, C4<0>, C4<0>;
L_0x1d1a6a0 .delay (20,20,20) L_0x1d1a6a0/d;
L_0x1d1a840/d .functor NOT 1, L_0x1d1a6a0, C4<0>, C4<0>, C4<0>;
L_0x1d1a840 .delay (10,10,10) L_0x1d1a840/d;
v0x1b7e2f0_0 .net "and_in0ncom", 0 0, L_0x1d1a5b0; 1 drivers
v0x1b7e3b0_0 .net "and_in1com", 0 0, L_0x1d1a2b0; 1 drivers
v0x1b7e450_0 .alias "in0", 0 0, v0x1b836e0_0;
v0x1b7e4f0_0 .alias "in1", 0 0, v0x1b83860_0;
v0x1b7e570_0 .net "nand_in0ncom", 0 0, L_0x1d1a4a0; 1 drivers
v0x1b7e610_0 .net "nand_in1com", 0 0, L_0x1d1a1f0; 1 drivers
v0x1b7e6b0_0 .net "ncom", 0 0, L_0x1d1a3e0; 1 drivers
v0x1b7e750_0 .net "nor_wire", 0 0, L_0x1d1a6a0; 1 drivers
v0x1b7e7f0_0 .alias "result", 0 0, v0x1b7f720_0;
v0x1b7e870_0 .alias "sel0", 0 0, v0x1b7f490_0;
S_0x1b7dab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b7d250;
 .timescale 0 0;
L_0x1d1a970/d .functor NAND 1, L_0x1d1a840, L_0x1d1bac0, C4<1>, C4<1>;
L_0x1d1a970 .delay (20,20,20) L_0x1d1a970/d;
L_0x1d1aac0/d .functor NOT 1, L_0x1d1a970, C4<0>, C4<0>, C4<0>;
L_0x1d1aac0 .delay (10,10,10) L_0x1d1aac0/d;
L_0x1d1abf0/d .functor NOT 1, L_0x1d1bac0, C4<0>, C4<0>, C4<0>;
L_0x1d1abf0 .delay (10,10,10) L_0x1d1abf0/d;
L_0x1d1acb0/d .functor NAND 1, L_0x1d1a0c0, L_0x1d1abf0, C4<1>, C4<1>;
L_0x1d1acb0 .delay (20,20,20) L_0x1d1acb0/d;
L_0x1d1ae00/d .functor NOT 1, L_0x1d1acb0, C4<0>, C4<0>, C4<0>;
L_0x1d1ae00 .delay (10,10,10) L_0x1d1ae00/d;
L_0x1d1aef0/d .functor NOR 1, L_0x1d1ae00, L_0x1d1aac0, C4<0>, C4<0>;
L_0x1d1aef0 .delay (20,20,20) L_0x1d1aef0/d;
L_0x1d1b090/d .functor NOT 1, L_0x1d1aef0, C4<0>, C4<0>, C4<0>;
L_0x1d1b090 .delay (10,10,10) L_0x1d1b090/d;
v0x1b7dba0_0 .net "and_in0ncom", 0 0, L_0x1d1ae00; 1 drivers
v0x1b7dc60_0 .net "and_in1com", 0 0, L_0x1d1aac0; 1 drivers
v0x1b7dd00_0 .alias "in0", 0 0, v0x1b7f640_0;
v0x1b7dda0_0 .alias "in1", 0 0, v0x1b7f720_0;
v0x1b7de20_0 .net "nand_in0ncom", 0 0, L_0x1d1acb0; 1 drivers
v0x1b7dec0_0 .net "nand_in1com", 0 0, L_0x1d1a970; 1 drivers
v0x1b7df60_0 .net "ncom", 0 0, L_0x1d1abf0; 1 drivers
v0x1b7e000_0 .net "nor_wire", 0 0, L_0x1d1aef0; 1 drivers
v0x1b7e0a0_0 .alias "result", 0 0, v0x1b7f7a0_0;
v0x1b7e120_0 .alias "sel0", 0 0, v0x1b7f510_0;
S_0x1b7d340 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b7d250;
 .timescale 0 0;
L_0x1d1b1c0/d .functor NAND 1, C4<0>, L_0x1d1bbf0, C4<1>, C4<1>;
L_0x1d1b1c0 .delay (20,20,20) L_0x1d1b1c0/d;
L_0x1d1b320/d .functor NOT 1, L_0x1d1b1c0, C4<0>, C4<0>, C4<0>;
L_0x1d1b320 .delay (10,10,10) L_0x1d1b320/d;
L_0x1d1b450/d .functor NOT 1, L_0x1d1bbf0, C4<0>, C4<0>, C4<0>;
L_0x1d1b450 .delay (10,10,10) L_0x1d1b450/d;
L_0x1d1b510/d .functor NAND 1, L_0x1d1b090, L_0x1d1b450, C4<1>, C4<1>;
L_0x1d1b510 .delay (20,20,20) L_0x1d1b510/d;
L_0x1d1b660/d .functor NOT 1, L_0x1d1b510, C4<0>, C4<0>, C4<0>;
L_0x1d1b660 .delay (10,10,10) L_0x1d1b660/d;
L_0x1d1b750/d .functor NOR 1, L_0x1d1b660, L_0x1d1b320, C4<0>, C4<0>;
L_0x1d1b750 .delay (20,20,20) L_0x1d1b750/d;
L_0x1d1b8f0/d .functor NOT 1, L_0x1d1b750, C4<0>, C4<0>, C4<0>;
L_0x1d1b8f0 .delay (10,10,10) L_0x1d1b8f0/d;
v0x1b7d430_0 .net "and_in0ncom", 0 0, L_0x1d1b660; 1 drivers
v0x1b7d4f0_0 .net "and_in1com", 0 0, L_0x1d1b320; 1 drivers
v0x1b7d590_0 .alias "in0", 0 0, v0x1b7f7a0_0;
v0x1b7d630_0 .alias "in1", 0 0, v0x1b7f360_0;
v0x1b7d6b0_0 .net "nand_in0ncom", 0 0, L_0x1d1b510; 1 drivers
v0x1b7d750_0 .net "nand_in1com", 0 0, L_0x1d1b1c0; 1 drivers
v0x1b7d830_0 .net "ncom", 0 0, L_0x1d1b450; 1 drivers
v0x1b7d8d0_0 .net "nor_wire", 0 0, L_0x1d1b750; 1 drivers
v0x1b7d970_0 .alias "result", 0 0, v0x1b83470_0;
v0x1b7da10_0 .alias "sel0", 0 0, v0x1b7f590_0;
    .scope S_0x1b7c040;
T_0 ;
    %wait E_0x1b72a30;
    %load/v 8, v0x1b7c130_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x1b7c250_0, 0, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x1b7c250_0, 0, 3;
    %set/v v0x1b7c1d0_0, 1, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 0, 1;
    %set/v v0x1b7c360_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x1b7c250_0, 8, 3;
    %set/v v0x1b7c1d0_0, 1, 1;
    %set/v v0x1b7c360_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1c53d80;
T_1 ;
    %wait E_0x1c4f150;
    %load/v 8, v0x1c53e70_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0x1c53f70_0, 0, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0x1c53f70_0, 0, 3;
    %set/v v0x1c53ef0_0, 1, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 0, 1;
    %set/v v0x1bed730_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0x1c53f70_0, 8, 3;
    %set/v v0x1c53ef0_0, 1, 1;
    %set/v v0x1bed730_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1a255f0;
T_2 ;
    %vpi_call 6 16 "$dumpfile", "alu_32bit.vcd";
    %vpi_call 6 17 "$dumpvars";
    %vpi_call 6 20 "$display", " Cm  |        A         B |      Out | Cout  OF | Case";
    %vpi_call 6 23 "$display", "------------------------------------------------------";
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 25 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 3758096384, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3221225472, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 27 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 1879048192, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 29 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 4026531840, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 31 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 33 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %vpi_call 6 35 "$display", "------------------------------------------------------";
    %movi 8, 2863311530, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 5, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 37 "$display", " %b | %h  %h | %h |    %h   %h | NAND", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 2863311530, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 4, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 39 "$display", " %b | %h  %h | %h |    %h   %h | AND", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 2863311530, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 6, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 41 "$display", " %b | %h  %h | %h |    %h   %h | NOR", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 2863311530, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 1, 3;
    %delay 1000, 0;
    %vpi_call 6 43 "$display", " %b | %h  %h | %h |    %h   %h | OR", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 2863311530, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 2, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 45 "$display", " %b | %h  %h | %h |    %h   %h | XOR", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %vpi_call 6 47 "$display", "------------------------------------------------------";
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 49 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 3758096384, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3221225472, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 51 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 1879048192, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 53 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 4026531840, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 55 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %set/v v0x1c54e50_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 6 57 "$display", " %b | %h  %h | %h |    %h   %h | ADD", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %vpi_call 6 59 "$display", "------------------------------------------------------";
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 61 "$display", " %b | %h  %h | %h |    %h   %h | SUB", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 3758096384, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 1073741824, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 63 "$display", " %b | %h  %h | %h |    %h   %h | SUB", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 1879048192, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 65 "$display", " %b | %h  %h | %h |    %h   %h | SUB", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 4026531840, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 67 "$display", " %b | %h  %h | %h |    %h   %h | SUB", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %movi 8, 268435456, 32;
    %set/v v0x1c54ed0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x1c54f50_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1c54e50_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 69 "$display", " %b | %h  %h | %h |    %h   %h | SUB", v0x1c54e50_0, v0x1c54ed0_0, v0x1c54f50_0, v0x1c55050_0, v0x1c54c10_0, v0x1c54fd0_0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./mux.v";
    "./adder.v";
    "./gates.v";
    "alu_32bit.t.v";
