#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 25 03:49:31 2021
# Process ID: 13628
# Current directory: D:/ELEC 4200/lab9/9_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6052 D:\ELEC 4200\lab9\9_3\9_3.xpr
# Log file: D:/ELEC 4200/lab9/9_3/vivado.log
# Journal file: D:/ELEC 4200/lab9/9_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ELEC 4200/lab9/9_3/9_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.641 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:104]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
