Partition Merge report for FM
Wed Aug 17 14:13:02 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "after_20fifo_20filter"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Aug 17 14:13:02 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; Project_BDF                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,780 / 18,480 ( 10 % )                         ;
; Total registers                 ; 3018                                            ;
; Total pins                      ; 2 / 224 ( < 1 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,397,184 / 3,153,920 ( 76 % )                  ;
; Total DSP Blocks                ; 38 / 66 ( 58 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 4 ( 25 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                             ;
+-------------------------------------+----------------+--------------------------+------------------------+-------------------------------------+
; Partition Name                      ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                  ;
+-------------------------------------+----------------+--------------------------+------------------------+-------------------------------------+
; Top                                 ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                     ;
; sld_hub:auto_hub                    ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                    ;
; sld_signaltap:after_20fifo_20filter ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:after_20fifo_20filter ;
; hard_block:auto_generated_inst      ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst      ;
+-------------------------------------+----------------+--------------------------+------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                               ;
+-------------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                      ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+-------------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                                 ; Engaged                ; 93.52% (3706 / 3963)           ; 93.52% (3706 / 3963)          ;       ;
; sld_hub:auto_hub                    ; Engaged                ; 96.23% (306 / 318)             ; 66.35% (211 / 318)            ;       ;
; sld_signaltap:after_20fifo_20filter ; Engaged                ; 89.86% (2056 / 2288)           ; 82.95% (1898 / 2288)          ;       ;
; hard_block:auto_generated_inst      ; Engaged                ; 100.00% (42 / 42)              ; 100.00% (42 / 42)             ;       ;
+-------------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |Project_BDF|cordic_v3:inst18                                                                                                                                                                                                                                                                                        ; 509                     ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub             ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hi84:auto_generated                                                                                                                                           ; 115                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; 104                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; 50                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; 48                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ai:auto_generated                                                       ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; 16                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                       ; 7                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; 2                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                          ;
+---------------------------------+------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                         ; Previous Value ; Current Value      ;
+---------------------------------+------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[0]    ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[0]    ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[10]   ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[10]   ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[11]   ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[11]   ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[12]   ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[12]   ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[13]   ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[13]   ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[14]   ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[14]   ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[15]   ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[15]   ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[16]   ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[16]   ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[17]   ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[17]   ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[18]   ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[18]   ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[19]   ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[19]   ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[1]    ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[1]    ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[2]    ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[2]    ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[3]    ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[3]    ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[4]    ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[4]    ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[5]    ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[5]    ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[6]    ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[6]    ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[7]    ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[7]    ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[8]    ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[8]    ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[9]    ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; Phase_Frequency_Converter:inst13|o_omega[9]    ; --             ; acq_data_in[24]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[0]  ; --             ; acq_trigger_in[25] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[0]  ; --             ; acq_data_in[25]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[10] ; --             ; acq_trigger_in[26] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[10] ; --             ; acq_data_in[26]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[11] ; --             ; acq_trigger_in[27] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[11] ; --             ; acq_data_in[27]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[12] ; --             ; acq_trigger_in[28] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[12] ; --             ; acq_data_in[28]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[13] ; --             ; acq_trigger_in[29] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fifo_decimation:inst11|fifo_0_out_readdata[13] ; --             ; acq_data_in[29]    ;
+---------------------------------+------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 245 changed assignments


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "after_20fifo_20filter"                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------+-----------+-------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                      ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                  ; Details ;
+------------------------------------------------+---------------+-----------+-------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Phase_Frequency_Converter:inst13|count[0]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[0]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|count[0]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[0]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|count[1]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[1]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|count[1]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[1]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|count[2]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[2]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|count[2]      ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|count[2]                                                                                                                                                                                                                                                          ; N/A     ;
; Phase_Frequency_Converter:inst13|flag_np       ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|flag_np                                                                                                                                                                                                                                                           ; N/A     ;
; Phase_Frequency_Converter:inst13|flag_np       ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|flag_np                                                                                                                                                                                                                                                           ; N/A     ;
; Phase_Frequency_Converter:inst13|flag_pn       ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|flag_pn                                                                                                                                                                                                                                                           ; N/A     ;
; Phase_Frequency_Converter:inst13|flag_pn       ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|flag_pn                                                                                                                                                                                                                                                           ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[0]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[0]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[0]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[0]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[10]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[10]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[10]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[10]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[11]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[11]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[11]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[11]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[12]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[12]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[12]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[12]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[13]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[13]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[13]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[13]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[14]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[14]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[14]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[14]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[15]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[15]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[15]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[15]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[16]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[16]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[16]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[16]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[17]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[17]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[17]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[17]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[18]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[18]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[18]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[18]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[19]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[19]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[19]   ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[19]                                                                                                                                                                                                                                                       ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[1]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[1]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[1]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[1]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[2]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[2]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[2]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[2]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[3]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[3]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[3]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[3]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[4]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[4]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[4]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[4]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[5]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[5]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[5]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[5]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[6]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[6]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[6]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[6]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[7]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[7]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[7]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[7]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[8]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[8]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[8]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[8]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[9]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[9]                                                                                                                                                                                                                                                        ; N/A     ;
; Phase_Frequency_Converter:inst13|o_omega[9]    ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; Phase_Frequency_Converter:inst13|o_omega[9]                                                                                                                                                                                                                                                        ; N/A     ;
; fifo_clk                                       ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[0]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[0]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[10] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[10] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[10] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[10] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[11] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[11] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[11] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[11] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[12] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[12] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[12] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[12] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[13] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[13] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[13] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[13] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[14] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[14] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[14] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[14] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[15] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[15] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[15] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[15] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[16] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[16] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[16] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[16] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[17] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[17] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[18] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[18] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[19] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[19] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[1]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[1]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[20] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[20] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[21] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[21] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[22] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[22] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[23] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[23] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[24] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[24] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[25] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[25] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[26] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[26] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[27] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[27] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[28] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[28] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[29] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[29] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[2]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[2]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[30] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[30] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[31] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[31] ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31] ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[3]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[3]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[4]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[4]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[5]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[5]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[6]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[6]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[7]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[7]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[8]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[8]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[8]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[8]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[9]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[9]  ; N/A     ;
; fifo_decimation:inst11|fifo_0_out_readdata[9]  ; pre-synthesis ; connected ; Top                                 ; post-synthesis    ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[9]  ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|gnd                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~GND                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
; after_20fifo_20filter|vcc                      ; post-fitting  ; connected ; sld_signaltap:after_20fifo_20filter ; post-synthesis    ; sld_signaltap:after_20fifo_20filter|~VCC                                                                                                                                                                                                                                                           ; N/A     ;
+------------------------------------------------+---------------+-----------+-------------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                      ;
+-------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                      ; Partition ; Type          ; Location ; Status                                     ;
+-------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                           ;           ;               ;          ;                                            ;
; altera_reserved_tdi                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                           ;           ;               ;          ;                                            ;
; altera_reserved_tdo                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                           ;           ;               ;          ;                                            ;
; altera_reserved_tms                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                           ;           ;               ;          ;                                            ;
; clk                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk                                ; Top       ; Input Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- clk~input                          ; Top       ; Input Buffer  ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.fifo_clk                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_0_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_10_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_11_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_12_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_13_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_14_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_15_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_16_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_17_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_18_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_19_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_1_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_20_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_21_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_22_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_23_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_24_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_25_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_26_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_27_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_28_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_29_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_2_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_30_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_31_ ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_3_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_4_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_5_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_6_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_7_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_8_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst11_fifo_0_out_readdata_9_  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_count_0_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_count_1_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_count_2_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_flag_np                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_flag_pn                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_0_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_10_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_11_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_12_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_13_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_14_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_15_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_16_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_17_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_18_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_19_             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_1_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_2_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_3_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_4_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_5_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_6_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_7_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_8_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; pre_syn.bp.inst13_o_omega_9_              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                           ;           ;               ;          ;                                            ;
; rst                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- rst                                ; Top       ; Input Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- rst~input                          ; Top       ; Input Buffer  ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                           ;           ;               ;          ;                                            ;
+-------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 1805             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 1784             ;
;     -- 7 input functions                    ; 1                ;
;     -- 6 input functions                    ; 162              ;
;     -- 5 input functions                    ; 149              ;
;     -- 4 input functions                    ; 154              ;
;     -- <=3 input functions                  ; 1318             ;
;                                             ;                  ;
; Dedicated logic registers                   ; 3018             ;
;                                             ;                  ;
; I/O pins                                    ; 2                ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 2397184          ;
;                                             ;                  ;
; Total DSP Blocks                            ; 38               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- Fractional PLLs                      ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; clk~inputCLKENA0 ;
; Maximum fan-out                             ; 2085             ;
; Total fan-out                               ; 22474            ;
; Average fan-out                             ; 3.72             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; NCO_Data:inst1|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_aig1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; ROM              ; 32768        ; 10           ; --           ; --           ; 327680 ; NCO_Data_NCO_Data_sin.hex ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_cos.hex     ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; sld_signaltap:after_20fifo_20filter|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hi84:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 57           ; 4096         ; 57           ; 233472 ; None                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 14          ;
; Independent 18x18 plus 36         ; 22          ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 38          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 20          ;
; Fixed Point Mixed Sign Multiplier ; 22          ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Aug 17 14:12:56 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off FM -c FM --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:after_20fifo_20filter"
Info (35024): Successfully connected in-system debug instance "after_20fifo_20filter" to all 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3984 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3610 logic cells
    Info (21064): Implemented 322 RAM segments
    Info (21062): Implemented 38 DSP elements
Warning (20013): Ignored 1 assignments for entity "altsyncram_ei84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ei84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5036 megabytes
    Info: Processing ended: Wed Aug 17 14:13:03 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


