# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-18 16:36:49 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 226686
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34039' '-nowindow' '-style' 'windows' '-data' 'AAABDHicZY7NCsIwEIS/KBbxID6CZ0GfoGevVQSvxb+qpZiiVtGLfdS+SZyKFYKzZDM7MxtigPDlnOOD9lMtIGKq+sFUXxIafNRzy1fmpXdDp1luIoFOnzEnLDF7Co5SRlJWZCrLXXoh/6KeqyxnruzYSo9YKN1VOpFzEx/qrzOW8hIOysWsxTIeTDRtxKCnfK5XLKmmwV+yxhvKNSB6' '-proj' '/data/vpulav2/Work/Jasper/fht_bfly/fht_bfly/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/fht_bfly/fht_bfly/.tmp/.initCmds.tcl' 'FPV_fht_bfly.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/fht_bfly/fht_bfly/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/fht_bfly.v
[-- (VERI-1482)] Analyzing Verilog file './/fht_bfly.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
% 
% # Elaborate design and properties
% elaborate -top fht_bfly
INFO (ISW003): Top module name is "fht_bfly".
[WARN (VERI-2418)] .//property.sva(1): parameter 'N' declared inside compilation unit '\$unit____bindings_sva ' shall be treated as localparam
[INFO (VERI-9030)] .//bindings.sva(5): undeclared symbol 'co' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(7): undeclared symbol 'ainv' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(8): undeclared symbol 'ci' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(11): undeclared symbol 'plus1' in bind instance actual, assumed default net type 'wire'
[INFO (VERI-9030)] .//bindings.sva(13): undeclared symbol 'sum' in bind instance actual, assumed default net type 'wire'
[INFO (HIER-8002)] .//fht_bfly.v(130): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property.sva(2): compiling module 'i_fht_bfly'
[INFO (VERI-1018)] .//fht_bfly.v(22): compiling module 'fht_bfly'
[WARN (VERI-2457)] .//fht_bfly.v(92): assignment and/or driver for 'co' inside static function 'rca_N' is not preserved
[WARN (VERI-2457)] .//fht_bfly.v(92): assignment and/or driver for 'sum' inside static function 'rca_N' is not preserved
[WARN (VERI-1330)] .//bindings.sva(5): actual bit length 1 differs from formal bit length 8 for port 'co'
[WARN (VERI-1330)] .//bindings.sva(7): actual bit length 1 differs from formal bit length 8 for port 'ainv'
[WARN (VERI-1330)] .//bindings.sva(11): actual bit length 1 differs from formal bit length 9 for port 'plus1'
[WARN (VERI-1330)] .//bindings.sva(13): actual bit length 1 differs from formal bit length 8 for port 'sum'
[WARN (VDB-1002)] .//bindings.sva(5): net 'co' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(7): net 'ainv' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(8): net 'ci' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(11): net 'plus1' does not have a driver
[WARN (VDB-1002)] .//bindings.sva(13): net 'sum' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
fht_bfly
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset rstn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "fht_bfly"]
---------------------------
# Flops:         2 (4636) (4620 property flop bits)
# Latches:       0 (0)
# Gates:         29530 (548495)
# Nets:          29645
# Ports:         7
# RTL Lines:     1097
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  969
# Embedded Covers:      969
4636
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1938 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 16 design flops, 0 of 0 design latches, 6558 of 6558 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_8" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_9" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_12" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_17" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_21" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_26" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_27" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_33" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_34" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_37" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_39" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_57" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_61" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_62" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_71" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_75" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_77" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_79" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_80" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_100" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_102" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_107" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_121" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_122" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_123" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_130" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_133" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_138" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_140" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_147" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_166" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_172" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_177" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_178" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_194" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_504" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_504:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_569" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_569:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_637" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_637:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_663" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_663:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_833" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_833:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_910" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_910:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 50 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.013s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_490" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_490:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_491" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_491:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_502" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_502:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_503" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_503:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_533" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_533:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_548" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_548:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_570" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_570:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_571" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_571:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_635" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_635:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_636" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_636:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_646" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_646:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_648" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_648:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_656" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_656:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_657" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_657:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_697" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_697:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_698" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_698:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_831" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_831:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_834" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_834:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_835" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_835:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_836" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_836:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_878" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_878:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_908" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_908:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_909" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_909:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_911" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_911:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_918" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_918:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_919" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_919:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_920" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_920:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_921" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_921:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 56 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_4:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_13:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_19:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_20:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_38:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_42:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_43:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_50:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_73:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_81:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_90:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_105:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_109:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_117:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_125:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_144:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_151:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_173:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fht_bfly.v_fht_bfly._assert_214:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_2" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_4" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_13" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_20" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_38" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_43" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fht_bfly.v_fht_bfly._assert_81" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.07 s]
0.0.N: Proof Simplification Iteration 3	[0.07 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.23 s
0.0.N: Identified and disabled 31 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1793
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 226788@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.N: Proofgrid shell started at 226787@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_1" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_3" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_6" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_7" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_10" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_11" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_14" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_15" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_18" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_19" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_22" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_23" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_24" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_25" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_28" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_29" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_30" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_31" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_32" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_35" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_36" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_40" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_41" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_42" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_44" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_45" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_46" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_47" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_48" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_49" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_50" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_51" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_52" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_53" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_54" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_55" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_56" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_58" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_60" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_63" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_64" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_65" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_66" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_67" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_68" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_69" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_70" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_72" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_73" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_74" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_76" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_78" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_82" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_83" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_84" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_85" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_86" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_87" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_88" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_89" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_90" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_91" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_92" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_93" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_94" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_95" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_96" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_97" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_98" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_99" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_101" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_103" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_104" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_105" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_106" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_108" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_109" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_110" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_111" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_112" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_113" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_114" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_115" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_116" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_117" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_118" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_119" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_120" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_124" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_125" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_126" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_127" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_128" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_129" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_131" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_132" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_134" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_135" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_136" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_137" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_139" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_141" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_142" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_143" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_144" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_145" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_146" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_148" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_149" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_150" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_151" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_152" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_153" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_154" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_155" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_156" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_157" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_158" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_159" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_160" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_161" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_162" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_163" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_164" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_165" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_167" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_168" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_169" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_170" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_171" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_173" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_174" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_175" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_176" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_179" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_180" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_181" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_182" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_183" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_184" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_185" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_186" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_187" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_188" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_189" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_190" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_191" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_192" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_193" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_195" was proven in 0.26 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_196" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_197" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_198" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_199" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_200" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_201" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_202" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_203" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_204" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_205" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_206" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_207" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_208" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_209" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_210" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_211" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_212" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_213" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_214" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_215" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_216" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_217" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_218" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_219" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_220" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_221" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_222" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_223" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_224" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_225" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_226" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_227" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_228" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_229" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_230" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_231" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_232" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_233" was proven in 0.27 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_234" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_235" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_236" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "fht_bfly.v_fht_bfly._assert_260" was proven in 0.28 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_3:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_6:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_7:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_9:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_31:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_36:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_40:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_41:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_48:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_51:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_57:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_70:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_72:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_79:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_84:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_94:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_110:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_139:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_153:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_161:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_210:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_219:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_141:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_142:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_211:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_1:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_1:precondition1"	[0.01 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_5:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_11:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_30:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_52:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_91:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_100:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_112:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_123:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_145:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_164:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_167:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_204:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_228:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_55:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_5:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_5:precondition1"	[0.01 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_8:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_17:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_18:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_44:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_61:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_8:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_10:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_21:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_28:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_46:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_47:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_53:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_85:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_104:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_148:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_162:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_10:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_10:precondition1"	[0.01 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_12:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_12:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_60:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_65:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_75:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_78:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_134:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_136:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_160:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_170:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_184:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_190:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_208:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_12:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_12:precondition1"	[0.01 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_15:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_15:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_15:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_115:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_15:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_15:precondition1"	[0.01 s].
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 226807@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 226814@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 226819@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_16:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_16:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_69:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_96:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_114:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_116:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_131:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_179:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_207:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_16:precondition1".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_16:precondition1"	[0.01 s].
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_26:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_26:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_26:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.39 s]
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_35:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_39:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_86:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_196:precondition1" was covered in 1 cycles in 0.35 s.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_27:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_29:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_58:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_62:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_66:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_121:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_122:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_124:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_176:precondition1" was covered in 1 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_177:precondition1" was covered in 1 cycles in 0.36 s.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_56:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_64:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_71:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_77:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_92:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_102:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_126:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_140:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_147:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_166:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_175:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_194:precondition1" was covered in 1 cycles in 0.37 s.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_59:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_67:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_87:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_133:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_168:precondition1" was covered in 1 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_172:precondition1" was covered in 1 cycles in 0.37 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_63:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_128:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_149:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_163:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_169:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_192:precondition1" was covered in 1 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_203:precondition1" was covered in 1 cycles in 0.38 s.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_68:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_76:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_95:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_107:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_111:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_129:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_180:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_189:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_213:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_220:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_130:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_181:precondition1" was covered in 1 cycles in 0.39 s.
0.0.Hp: A trace with 1 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_74:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_80:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_82:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_99:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_101:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_132:precondition1" was covered in 1 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "fht_bfly.v_fht_bfly._assert_186:precondition1" was covered in 1 cycles in 0.39 s.
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_83:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_98:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_143:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_156:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_193:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_201:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_205:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_217:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_157:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_174:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_88:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_106:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_89:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_120:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_158:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_93:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_103:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_222:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_97:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_108:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_118:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_113:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_127:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_146:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_150:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_155:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_187:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_195:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_212:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_119:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_135:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_188:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_215:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_223:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_226:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_137:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_159:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_185:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_138:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_152:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_178:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_154:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_165:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_200:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_216:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_229:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_171:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_191:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_197:precondition1" was covered in 1 cycles in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_182:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_183:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_198:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_209:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_221:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_199:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_202:precondition1" was covered in 1 cycles in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_206:precondition1" was covered in 1 cycles in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_218:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_224:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_225:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Ht: A trace with 1 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_227:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Ht: A trace with 1 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_230:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_231:precondition1" was covered in 1 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.02 s]
0.0.Bm: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_233:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.03 s]
0.0.Mpcustom4: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 1 cycles was found for the property "fht_bfly.v_fht_bfly._assert_368" in 0.01 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_368:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Mpcustom4: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_260:precondition1" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_236:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Mpcustom4: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_232:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_235:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_234:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Oh: Proofgrid shell started at 226820@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.L: Proofgrid shell started at 226821@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 226823@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_68:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_68:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_83:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_83:precondition1"	[0.00 s].
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0.0.B: Proofgrid shell started at 226822@pal-achieve-06(local) jg_226686_pal-achieve-06_1
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_88:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_88:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_93:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_93:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_97:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_97:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_137:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_138:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_137:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_138:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_182:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_182:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_183:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_183:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_199:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_199:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_202:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_202:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_218:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_218:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_227:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_227:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_232:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_232:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_234:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_234:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_237"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4 was found for the property "fht_bfly.v_fht_bfly._assert_237" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_237" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_237:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_815" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_815:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_816" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_816:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_865" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_865:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_968" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_968:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_237".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_237"	[0.01 s].
0.0.Ht: Trace Attempt  2	[0.28 s]
INFO (IPF054): 0.0.Ht: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_237:precondition1" in 0.20 s.
0.0.Ht: A trace with 2 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_258" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_258:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_259" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_259:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_286" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_286:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_287" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_287:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_300" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_300:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_420" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_420:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_435" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_435:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Ht: A trace with 2 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_264" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_264:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Ht: A trace with 2 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_278" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_278:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Ht: A trace with 2 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_288" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_288:precondition1" was covered in 2 cycles in 0.23 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_289" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_289:precondition1" was covered in 2 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_303" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_303:precondition1" was covered in 2 cycles in 0.25 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_304" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_304:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_507" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_507:precondition1" was covered in 2 cycles in 0.26 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_315" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_315:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_551" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_551:precondition1" was covered in 2 cycles in 0.26 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_316" in 0.27 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_316:precondition1" was covered in 2 cycles in 0.27 s.
0.0.Bm: Trace Attempt  2	[0.28 s]
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_815" in 0.17 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_815:precondition1" in 0.17 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_816" in 0.17 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_816:precondition1" in 0.17 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_865" in 0.18 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 3 was found for the property "fht_bfly.v_fht_bfly._assert_968" in 0.18 s.
0.0.Bm: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_554" in 0.19 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_554:precondition1" was covered in 2 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 2 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_550:precondition1" was covered in 2 cycles in 0.20 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_553:precondition1" was covered in 2 cycles in 0.20 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_557:precondition1" was covered in 2 cycles in 0.20 s.
0.0.Bm: A trace with 2 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_547:precondition1" was covered in 2 cycles in 0.20 s.
0.0.Bm: A trace with 2 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_546:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Bm: A trace with 2 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_506:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Bm: A trace with 2 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_505" in 0.22 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_505:precondition1" was covered in 2 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_550" in 0.22 s.
0: ProofGrid usable level: 1339
0.0.Mpcustom4: Trace Attempt  2	[0.29 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_935" in 0.21 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_935:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_955" in 0.21 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_955:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_953" in 0.22 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_953:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_946" in 0.22 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_946:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_929" in 0.23 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_929:precondition1" was covered in 2 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_828" in 0.23 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_828:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_889" in 0.23 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_889:precondition1" was covered in 2 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_769" in 0.24 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_769:precondition1" was covered in 2 cycles in 0.24 s.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_317" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_317:precondition1" was covered in 2 cycles in 0.40 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_422" in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_422:precondition1" was covered in 2 cycles in 0.41 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_425" in 0.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_425:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Ht: A trace with 2 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_426" in 0.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_426:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Ht: A trace with 2 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_427" in 0.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_427:precondition1" was covered in 2 cycles in 0.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 2 cycles was found. [0.51 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_428" in 0.32 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_428:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Bm: A trace with 2 cycles was found. [0.51 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_429" in 0.32 s.
INFO (IPF047): 0.0.Bm: The cover property "fht_bfly.v_fht_bfly._assert_429:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_598" in 0.31 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_598:precondition1" was covered in 2 cycles in 0.31 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_560" in 0.32 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_560:precondition1" was covered in 2 cycles in 0.32 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_559" in 0.32 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_559:precondition1" was covered in 2 cycles in 0.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_558" in 0.33 s.
INFO (IPF047): 0.0.Mpcustom4: The cover property "fht_bfly.v_fht_bfly._assert_558:precondition1" was covered in 2 cycles in 0.33 s.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_557" in 0.34 s.
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_326:precondition1" was covered in 3 cycles in 0.01 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_326:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: A trace with 4 cycles was found. [0.08 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_326" in 0.02 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_506" in 0.02 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_326 <3> }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: A trace with 5 cycles was found. [0.10 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_634" in 0.02 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_634:precondition1" was covered in 5 cycles in 0.02 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_634 <4> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: A trace with 6 cycles was found. [0.12 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 6 cycles was found for the property "fht_bfly.v_fht_bfly._assert_529" in 0.03 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_529:precondition1" was covered in 6 cycles in 0.03 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 6 cycles was found for the property "fht_bfly.v_fht_bfly._assert_628" in 0.03 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_628:precondition1" was covered in 6 cycles in 0.03 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 6 cycles was found for the property "fht_bfly.v_fht_bfly._assert_745" in 0.03 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_745:precondition1" was covered in 6 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_529 <5> }
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_238"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "fht_bfly.v_fht_bfly._assert_238" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_238" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_238:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_789" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_789:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_894" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_894:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_933" in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
INFO (IPF047): 0.0.N: The cover property "fht_bfly.v_fht_bfly._assert_933:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fht_bfly.v_fht_bfly._assert_238".
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_238"	[0.01 s].
0.0.Ht: A trace with 2 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_430" in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_430:precondition1" was covered in 2 cycles in 0.58 s.
0.0.Ht: A trace with 2 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_431" in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_431:precondition1" was covered in 2 cycles in 0.58 s.
0.0.Ht: A trace with 2 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_436" in 0.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_436:precondition1" was covered in 2 cycles in 0.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_458" in 0.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_458:precondition1" was covered in 2 cycles in 0.60 s.
0.0.Ht: A trace with 2 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_455" in 0.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_455:precondition1" was covered in 2 cycles in 0.61 s.
0.0.Ht: A trace with 2 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_509" in 0.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_509:precondition1" was covered in 2 cycles in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_510" in 0.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_510:precondition1" was covered in 2 cycles in 0.64 s.
0.0.Ht: A trace with 2 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_546" in 0.64 s.
0.0.Ht: A trace with 2 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_547" in 0.66 s.
0.0.Ht: A trace with 2 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_553" in 0.66 s.
0.0.Ht: A trace with 2 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_555" in 0.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_555:precondition1" was covered in 2 cycles in 0.68 s.
0.0.Ht: Trace Attempt  3	[0.64 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_239" in 0.71 s.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_239:precondition1" was covered in 3 cycles in 0.71 s.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_243" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_243:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_345" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_345:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_868" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_868:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_879" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_879:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_888" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_888:precondition1" was covered in 3 cycles in 0.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_898" in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_898:precondition1" was covered in 3 cycles in 0.74 s.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_263" in 0.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_263:precondition1" was covered in 3 cycles in 0.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_313" in 0.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_313:precondition1" was covered in 3 cycles in 0.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_530" in 0.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_530:precondition1" was covered in 3 cycles in 0.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_531" in 0.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_531:precondition1" was covered in 3 cycles in 0.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_871" in 0.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_871:precondition1" was covered in 3 cycles in 0.75 s.
0.0.Ht: A trace with 3 cycles was found. [0.65 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_306" in 0.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_306:precondition1" was covered in 3 cycles in 0.76 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_309" in 0.77 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_309:precondition1" was covered in 3 cycles in 0.77 s.
0.0.Bm: A trace with 2 cycles was found. [0.52 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "fht_bfly.v_fht_bfly._assert_506" in 0.66 s.
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_430 <6> }
0.0.L: Trace Attempt  3	[0.27 s]
0.0.L: A trace with 8 cycles was found. [0.28 s]
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_365:precondition1" was covered in 8 cycles in 0.29 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_365:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.28 s]
0.0.L: A trace with 9 cycles was found. [0.30 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 8 cycles was found for the property "fht_bfly.v_fht_bfly._assert_365" in 0.30 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 9 cycles was found for the property "fht_bfly.v_fht_bfly._assert_500" in 0.30 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_500:precondition1" was covered in 9 cycles in 0.30 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_365 <8> }
0.0.L: Trace Attempt  3	[0.41 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_238"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.AM: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_773" in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_773".
INFO (IPF047): 0.0.AM: The cover property "fht_bfly.v_fht_bfly._assert_773:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_773".
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_238"	[0.01 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_239"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.AM: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.AM: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_758" in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_758".
INFO (IPF047): 0.0.AM: The cover property "fht_bfly.v_fht_bfly._assert_758:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "fht_bfly.v_fht_bfly._assert_758".
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_239"	[0.01 s].
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_311" in 1.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_311:precondition1" was covered in 3 cycles in 1.12 s.
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_312" in 1.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_312:precondition1" was covered in 3 cycles in 1.13 s.
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_314" in 1.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_314:precondition1" was covered in 3 cycles in 1.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_320" in 1.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_320:precondition1" was covered in 3 cycles in 1.13 s.
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_327" in 1.14 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_327:precondition1" was covered in 3 cycles in 1.14 s.
0.0.Ht: A trace with 3 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_333" in 1.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_333:precondition1" was covered in 3 cycles in 1.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_334" in 1.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_334:precondition1" was covered in 3 cycles in 1.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_364" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_364:precondition1" was covered in 3 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_737" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_737:precondition1" was covered in 3 cycles in 1.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_390" in 1.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_390:precondition1" was covered in 3 cycles in 1.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_405" in 1.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_405:precondition1" was covered in 3 cycles in 1.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_457" in 1.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_457:precondition1" was covered in 3 cycles in 1.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_513" in 1.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_513:precondition1" was covered in 3 cycles in 1.17 s.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_415" in 1.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_415:precondition1" was covered in 3 cycles in 1.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_419" in 1.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_419:precondition1" was covered in 3 cycles in 1.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_421" in 1.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_421:precondition1" was covered in 3 cycles in 1.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_451" in 1.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_451:precondition1" was covered in 3 cycles in 1.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_525" in 1.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_525:precondition1" was covered in 3 cycles in 1.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_526" in 1.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_526:precondition1" was covered in 3 cycles in 1.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_527" in 1.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_527:precondition1" was covered in 3 cycles in 1.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_532" in 1.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_532:precondition1" was covered in 3 cycles in 1.22 s.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_534" in 1.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_534:precondition1" was covered in 3 cycles in 1.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_535" in 1.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_535:precondition1" was covered in 3 cycles in 1.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_536" in 1.24 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_536:precondition1" was covered in 3 cycles in 1.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_563" in 1.24 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_563:precondition1" was covered in 3 cycles in 1.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_568" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_568:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_572" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_572:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_574" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_574:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_582" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_582:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_584" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_584:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_597" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_597:precondition1" was covered in 3 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_732" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_732:precondition1" was covered in 3 cycles in 1.25 s.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_573" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_573:precondition1" was covered in 3 cycles in 1.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_579" in 1.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_579:precondition1" was covered in 3 cycles in 1.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_581" in 1.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_581:precondition1" was covered in 3 cycles in 1.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_599" in 1.27 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_599:precondition1" was covered in 3 cycles in 1.27 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_600" in 1.27 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_600:precondition1" was covered in 3 cycles in 1.27 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_601" in 1.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_601:precondition1" was covered in 3 cycles in 1.28 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_602" in 1.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_602:precondition1" was covered in 3 cycles in 1.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_609" in 1.29 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_609:precondition1" was covered in 3 cycles in 1.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_624" in 1.29 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_624:precondition1" was covered in 3 cycles in 1.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_614" in 1.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_614:precondition1" was covered in 3 cycles in 1.30 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_683" in 1.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_683:precondition1" was covered in 3 cycles in 1.30 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_643" in 1.31 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_643:precondition1" was covered in 3 cycles in 1.31 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_644" in 1.31 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_644:precondition1" was covered in 3 cycles in 1.31 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_645" in 1.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_645:precondition1" was covered in 3 cycles in 1.32 s.
0.0.Ht: A trace with 3 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_652" in 1.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_652:precondition1" was covered in 3 cycles in 1.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_653" in 1.33 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_653:precondition1" was covered in 3 cycles in 1.33 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_685" in 1.33 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_685:precondition1" was covered in 3 cycles in 1.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 1128
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_736" in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_736:precondition1" was covered in 3 cycles in 1.34 s.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_739" in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_739:precondition1" was covered in 3 cycles in 1.34 s.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_740" in 1.35 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_740:precondition1" was covered in 3 cycles in 1.35 s.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_741" in 1.35 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_741:precondition1" was covered in 3 cycles in 1.35 s.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_814" in 1.36 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_814:precondition1" was covered in 3 cycles in 1.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_859" in 1.38 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_859:precondition1" was covered in 3 cycles in 1.38 s.
0.0.Ht: A trace with 3 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_864" in 1.38 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_864:precondition1" was covered in 3 cycles in 1.38 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_869" in 1.39 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_869:precondition1" was covered in 3 cycles in 1.39 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_870" in 1.39 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_870:precondition1" was covered in 3 cycles in 1.39 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_872" in 1.40 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_872:precondition1" was covered in 3 cycles in 1.40 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_902" in 1.40 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_902:precondition1" was covered in 3 cycles in 1.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_876" in 1.40 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_876:precondition1" was covered in 3 cycles in 1.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_877" in 1.41 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_877:precondition1" was covered in 3 cycles in 1.41 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_886" in 1.41 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_886:precondition1" was covered in 3 cycles in 1.41 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_895" in 1.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_895:precondition1" was covered in 3 cycles in 1.42 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_914" in 1.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_914:precondition1" was covered in 3 cycles in 1.42 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_896" in 1.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_896:precondition1" was covered in 3 cycles in 1.43 s.
0.0.Ht: A trace with 3 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_897" in 1.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_897:precondition1" was covered in 3 cycles in 1.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_899" in 1.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_899:precondition1" was covered in 3 cycles in 1.44 s.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_900" in 1.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_900:precondition1" was covered in 3 cycles in 1.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_901" in 1.45 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_901:precondition1" was covered in 3 cycles in 1.45 s.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_915" in 1.45 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_915:precondition1" was covered in 3 cycles in 1.45 s.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_916" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_916:precondition1" was covered in 3 cycles in 1.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_917" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_917:precondition1" was covered in 3 cycles in 1.46 s.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_924" in 1.47 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_924:precondition1" was covered in 3 cycles in 1.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_926" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_926:precondition1" was covered in 3 cycles in 1.48 s.
0.0.Ht: A trace with 3 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_932" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_932:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_940" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_940:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_941" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_941:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_948" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_948:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_959" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_959:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_960" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_960:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_966" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_966:precondition1" was covered in 3 cycles in 1.48 s.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_934" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_934:precondition1" was covered in 3 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_937" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_937:precondition1" was covered in 3 cycles in 1.49 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_936" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_936:precondition1" was covered in 3 cycles in 1.49 s.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_950" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_950:precondition1" was covered in 3 cycles in 1.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_956" in 1.51 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_956:precondition1" was covered in 3 cycles in 1.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_957" in 1.51 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_957:precondition1" was covered in 3 cycles in 1.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_958" in 1.51 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_958:precondition1" was covered in 3 cycles in 1.51 s.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "fht_bfly.v_fht_bfly._assert_961" in 1.51 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_961:precondition1" was covered in 3 cycles in 1.51 s.
0.0.Ht: Trace Attempt  4	[1.00 s]
0.0.Ht: A trace with 4 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_256" in 1.52 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_748" in 1.52 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_748:precondition1" was covered in 4 cycles in 1.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.00 s]
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_256:precondition1" was covered in 4 cycles in 1.52 s.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_257" in 1.53 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_257:precondition1" was covered in 4 cycles in 1.53 s.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_274" in 1.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_274:precondition1" was covered in 4 cycles in 1.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_299" in 1.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_299:precondition1" was covered in 4 cycles in 1.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_280" in 1.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_280:precondition1" was covered in 4 cycles in 1.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_389" in 1.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_389:precondition1" was covered in 4 cycles in 1.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_398" in 1.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_398:precondition1" was covered in 4 cycles in 1.54 s.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_284" in 1.55 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_284:precondition1" was covered in 4 cycles in 1.55 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_447" in 1.55 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_447:precondition1" was covered in 4 cycles in 1.55 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_285" in 1.55 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_285:precondition1" was covered in 4 cycles in 1.55 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_308" in 1.55 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_308:precondition1" was covered in 4 cycles in 1.55 s.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_293" in 1.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_293:precondition1" was covered in 4 cycles in 1.56 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_295" in 1.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_295:precondition1" was covered in 4 cycles in 1.56 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_302" in 1.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_302:precondition1" was covered in 4 cycles in 1.56 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_519" in 1.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_519:precondition1" was covered in 4 cycles in 1.56 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_520" in 1.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_520:precondition1" was covered in 4 cycles in 1.56 s.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_296" in 1.57 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_296:precondition1" was covered in 4 cycles in 1.57 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_297" in 1.57 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_297:precondition1" was covered in 4 cycles in 1.57 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_298" in 1.57 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_298:precondition1" was covered in 4 cycles in 1.57 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_301" in 1.57 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_301:precondition1" was covered in 4 cycles in 1.57 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_492" in 1.57 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_492:precondition1" was covered in 4 cycles in 1.57 s.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_305" in 1.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_305:precondition1" was covered in 4 cycles in 1.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_318" in 1.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_318:precondition1" was covered in 4 cycles in 1.58 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_319" in 1.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_319:precondition1" was covered in 4 cycles in 1.58 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_322" in 1.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_322:precondition1" was covered in 4 cycles in 1.58 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_621" in 1.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_621:precondition1" was covered in 4 cycles in 1.58 s.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_350" in 1.59 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_350:precondition1" was covered in 4 cycles in 1.59 s.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_356" in 1.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_356:precondition1" was covered in 4 cycles in 1.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_360" in 1.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_360:precondition1" was covered in 4 cycles in 1.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_362" in 1.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_362:precondition1" was covered in 4 cycles in 1.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_711" in 1.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_711:precondition1" was covered in 4 cycles in 1.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_357" in 1.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_357:precondition1" was covered in 4 cycles in 1.60 s.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_358" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_358:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_714" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_714:precondition1" was covered in 4 cycles in 1.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_369" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_369:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_370" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_370:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_371" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_371:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_372" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_372:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_378" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_378:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_379" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_379:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_380" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_380:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_381" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_381:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_382" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_382:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_383" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_383:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_385" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_385:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_386" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_386:precondition1" was covered in 4 cycles in 1.61 s.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_373" in 1.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_373:precondition1" was covered in 4 cycles in 1.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_395" in 1.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_395:precondition1" was covered in 4 cycles in 1.62 s.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_374" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_374:precondition1" was covered in 4 cycles in 1.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_392" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_392:precondition1" was covered in 4 cycles in 1.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_418" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_418:precondition1" was covered in 4 cycles in 1.63 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_376" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_376:precondition1" was covered in 4 cycles in 1.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_400" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_400:precondition1" was covered in 4 cycles in 1.63 s.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_377" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_377:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_433" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_433:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_434" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_434:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_512:precondition1" was covered in 4 cycles in 1.64 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_384" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_384:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_399" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_399:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_402" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_402:precondition1" was covered in 4 cycles in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_511:precondition1" was covered in 4 cycles in 1.64 s.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_410" in 1.65 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_410:precondition1" was covered in 4 cycles in 1.65 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_498" in 1.65 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_498:precondition1" was covered in 4 cycles in 1.65 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_718" in 1.65 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_718:precondition1" was covered in 4 cycles in 1.65 s.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_416" in 1.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_416:precondition1" was covered in 4 cycles in 1.66 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_437" in 1.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_437:precondition1" was covered in 4 cycles in 1.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_441" in 1.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_441:precondition1" was covered in 4 cycles in 1.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_443" in 1.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_443:precondition1" was covered in 4 cycles in 1.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_449" in 1.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_449:precondition1" was covered in 4 cycles in 1.66 s.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_440" in 1.67 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_440:precondition1" was covered in 4 cycles in 1.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_446" in 1.67 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_446:precondition1" was covered in 4 cycles in 1.67 s.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_452" in 1.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_452:precondition1" was covered in 4 cycles in 1.68 s.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_474" in 1.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_474:precondition1" was covered in 4 cycles in 1.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_477" in 1.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_477:precondition1" was covered in 4 cycles in 1.69 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_481" in 1.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_481:precondition1" was covered in 4 cycles in 1.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_482" in 1.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_482:precondition1" was covered in 4 cycles in 1.69 s.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_497" in 1.70 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_497:precondition1" was covered in 4 cycles in 1.70 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_499" in 1.70 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_499:precondition1" was covered in 4 cycles in 1.70 s.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_508" in 1.71 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_508:precondition1" was covered in 4 cycles in 1.71 s.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_511" in 1.71 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_512" in 1.72 s.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_517" in 1.73 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_517:precondition1" was covered in 4 cycles in 1.73 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_521" in 1.73 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_521:precondition1" was covered in 4 cycles in 1.73 s.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_549" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_549:precondition1" was covered in 4 cycles in 1.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_610" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_610:precondition1" was covered in 4 cycles in 1.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_625" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_625:precondition1" was covered in 4 cycles in 1.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_661" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_661:precondition1" was covered in 4 cycles in 1.74 s.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_552" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_552:precondition1" was covered in 4 cycles in 1.74 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_564" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_564:precondition1" was covered in 4 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_575" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_575:precondition1" was covered in 4 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_580" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_580:precondition1" was covered in 4 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_583" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_583:precondition1" was covered in 4 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_592" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_592:precondition1" was covered in 4 cycles in 1.75 s.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_604" in 1.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_604:precondition1" was covered in 4 cycles in 1.76 s.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_607" in 1.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_607:precondition1" was covered in 4 cycles in 1.76 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_608" in 1.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_608:precondition1" was covered in 4 cycles in 1.76 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_618" in 1.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_618:precondition1" was covered in 4 cycles in 1.76 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_760" in 1.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_760:precondition1" was covered in 4 cycles in 1.76 s.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_612" in 1.77 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_612:precondition1" was covered in 4 cycles in 1.77 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_616" in 1.77 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_616:precondition1" was covered in 4 cycles in 1.77 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_629" in 1.77 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_629:precondition1" was covered in 4 cycles in 1.77 s.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_615" in 1.77 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_615:precondition1" was covered in 4 cycles in 1.77 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_631" in 1.78 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_631:precondition1" was covered in 4 cycles in 1.78 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_746" in 1.78 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_746:precondition1" was covered in 4 cycles in 1.78 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_759" in 1.78 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_759:precondition1" was covered in 4 cycles in 1.78 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_770" in 1.78 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_770:precondition1" was covered in 4 cycles in 1.78 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_951" in 1.78 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_951:precondition1" was covered in 4 cycles in 1.78 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_632" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_632:precondition1" was covered in 4 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_639" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_639:precondition1" was covered in 4 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_674" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_674:precondition1" was covered in 4 cycles in 1.79 s.
0.0.Ht: A trace with 4 cycles was found. [1.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_666" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_666:precondition1" was covered in 4 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_667" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_667:precondition1" was covered in 4 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_670" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_670:precondition1" was covered in 4 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_672" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_672:precondition1" was covered in 4 cycles in 1.79 s.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_669" in 1.80 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_669:precondition1" was covered in 4 cycles in 1.80 s.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_673" in 1.81 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_673:precondition1" was covered in 4 cycles in 1.81 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_692" in 1.81 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_692:precondition1" was covered in 4 cycles in 1.81 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_693" in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_693:precondition1" was covered in 4 cycles in 1.82 s.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_695" in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_695:precondition1" was covered in 4 cycles in 1.82 s.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_696" in 1.83 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_696:precondition1" was covered in 4 cycles in 1.83 s.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_700" in 1.83 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_700:precondition1" was covered in 4 cycles in 1.83 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_701" in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_701:precondition1" was covered in 4 cycles in 1.84 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_708" in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_708:precondition1" was covered in 4 cycles in 1.84 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_712" in 1.85 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_712:precondition1" was covered in 4 cycles in 1.85 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_715" in 1.85 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_715:precondition1" was covered in 4 cycles in 1.85 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_744" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_744:precondition1" was covered in 4 cycles in 1.86 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_749" in 1.87 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_749:precondition1" was covered in 4 cycles in 1.87 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_750" in 1.87 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_750:precondition1" was covered in 4 cycles in 1.87 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_754" in 1.87 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_754:precondition1" was covered in 4 cycles in 1.87 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_751" in 1.87 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_751:precondition1" was covered in 4 cycles in 1.87 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_755" in 1.88 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_755:precondition1" was covered in 4 cycles in 1.88 s.
0.0.Ht: A trace with 4 cycles was found. [1.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_761" in 1.88 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_761:precondition1" was covered in 4 cycles in 1.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_762" in 1.89 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_762:precondition1" was covered in 4 cycles in 1.89 s.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_771" in 1.89 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_771:precondition1" was covered in 4 cycles in 1.89 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_776" in 1.90 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_776:precondition1" was covered in 4 cycles in 1.90 s.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_778" in 1.90 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_778:precondition1" was covered in 4 cycles in 1.90 s.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_779" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_779:precondition1" was covered in 4 cycles in 1.91 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_782" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_782:precondition1" was covered in 4 cycles in 1.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_874" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_874:precondition1" was covered in 4 cycles in 1.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_892" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_892:precondition1" was covered in 4 cycles in 1.91 s.
0.0.Ht: A trace with 4 cycles was found. [1.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_788" in 1.92 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_788:precondition1" was covered in 4 cycles in 1.92 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_791" in 1.93 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_791:precondition1" was covered in 4 cycles in 1.93 s.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_880" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_880:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_963" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_963:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_964" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_964:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_965" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_965:precondition1" was covered in 4 cycles in 1.94 s.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_885" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_885:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_938" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_938:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_939" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_939:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_967" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_967:precondition1" was covered in 4 cycles in 1.94 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_887" in 1.95 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_887:precondition1" was covered in 4 cycles in 1.95 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_905" in 1.95 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_905:precondition1" was covered in 4 cycles in 1.95 s.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_890" in 1.95 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_890:precondition1" was covered in 4 cycles in 1.95 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_912" in 1.96 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_912:precondition1" was covered in 4 cycles in 1.96 s.
0.0.Ht: A trace with 4 cycles was found. [1.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_947" in 1.96 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_947:precondition1" was covered in 4 cycles in 1.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "fht_bfly.v_fht_bfly._assert_952" in 1.96 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_952:precondition1" was covered in 4 cycles in 1.96 s.
0.0.Ht: Trace Attempt  5	[1.10 s]
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_240" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_240:precondition1" was covered in 5 cycles in 1.97 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_241" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_241:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_242" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_242:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_247" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_247:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_254" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_254:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_255" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_255:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_338" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_338:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_343" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_343:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_344" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_344:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_346" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_346:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_704" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_704:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_710" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_710:precondition1" was covered in 5 cycles in 1.98 s.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_244" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_244:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_245" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_245:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_246" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_246:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_348" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_348:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_688" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_688:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_690" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_690:precondition1" was covered in 5 cycles in 1.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_694" in 1.98 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_694:precondition1" was covered in 5 cycles in 1.98 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_248" in 1.99 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_248:precondition1" was covered in 5 cycles in 1.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_249" in 1.99 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_249:precondition1" was covered in 5 cycles in 1.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_250" in 1.99 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_250:precondition1" was covered in 5 cycles in 1.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_276" in 1.99 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_276:precondition1" was covered in 5 cycles in 1.99 s.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_251" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_251:precondition1" was covered in 5 cycles in 2.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_252" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_252:precondition1" was covered in 5 cycles in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_752:precondition1" was covered in 5 cycles in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_832:precondition1" was covered in 5 cycles in 2.00 s.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_253" in 2.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_253:precondition1" was covered in 5 cycles in 2.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_261" in 2.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_261:precondition1" was covered in 5 cycles in 2.02 s.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_262" in 2.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_262:precondition1" was covered in 5 cycles in 2.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_514" in 2.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_514:precondition1" was covered in 5 cycles in 2.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_516" in 2.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_516:precondition1" was covered in 5 cycles in 2.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_265" in 2.03 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_265:precondition1" was covered in 5 cycles in 2.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_266" in 2.03 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_266:precondition1" was covered in 5 cycles in 2.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_267" in 2.03 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_267:precondition1" was covered in 5 cycles in 2.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_323" in 2.03 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_323:precondition1" was covered in 5 cycles in 2.03 s.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_268" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_268:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_269" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_269:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_332" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_332:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_335" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_335:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_336" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_336:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_641" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_641:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_642" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_642:precondition1" was covered in 5 cycles in 2.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_654" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_654:precondition1" was covered in 5 cycles in 2.04 s.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_270" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_270:precondition1" was covered in 5 cycles in 2.04 s.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_271" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_271:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_273" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_273:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_347" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_347:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_662:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_689" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_689:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_703" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_703:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_717" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_717:precondition1" was covered in 5 cycles in 2.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_733" in 2.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_733:precondition1" was covered in 5 cycles in 2.05 s.
0.0.Ht: A trace with 5 cycles was found. [1.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_272" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_272:precondition1" was covered in 5 cycles in 2.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_275" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_275:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_277" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_277:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_355" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_355:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_359" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_359:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_363" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_363:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_515" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_515:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_518" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_518:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_522" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_522:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_524" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_524:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_539" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_539:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_545" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_545:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_561" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_561:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_578" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_578:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_588" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_588:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_823" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_823:precondition1" was covered in 5 cycles in 2.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_852" in 2.06 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_852:precondition1" was covered in 5 cycles in 2.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_279" in 2.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_279:precondition1" was covered in 5 cycles in 2.07 s.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_281" in 2.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_281:precondition1" was covered in 5 cycles in 2.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_282" in 2.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_282:precondition1" was covered in 5 cycles in 2.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_283" in 2.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_283:precondition1" was covered in 5 cycles in 2.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_438" in 2.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_438:precondition1" was covered in 5 cycles in 2.08 s.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_290" in 2.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_290:precondition1" was covered in 5 cycles in 2.09 s.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_291" in 2.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_291:precondition1" was covered in 5 cycles in 2.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_292" in 2.10 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_292:precondition1" was covered in 5 cycles in 2.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_294" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_294:precondition1" was covered in 5 cycles in 2.11 s.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_307" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_307:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_321" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_321:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_324" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_324:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_325" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_325:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_328" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_328:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_329" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_329:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_537" in 2.11 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_537:precondition1" was covered in 5 cycles in 2.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_662" in 2.11 s.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_310" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_310:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_606" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_606:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_620" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_620:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_626" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_626:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_627" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_627:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_630" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_630:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_633" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_633:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_802" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_802:precondition1" was covered in 5 cycles in 2.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_840" in 2.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_840:precondition1" was covered in 5 cycles in 2.12 s.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_330" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_330:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_354" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_354:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_542" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_542:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_676" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_676:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_677" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_677:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_680" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_680:precondition1" was covered in 5 cycles in 2.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_720" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_720:precondition1" was covered in 5 cycles in 2.13 s.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_331" in 2.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_331:precondition1" was covered in 5 cycles in 2.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_337" in 2.14 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_337:precondition1" was covered in 5 cycles in 2.14 s.
0.0.Ht: A trace with 5 cycles was found. [1.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_339" in 2.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_339:precondition1" was covered in 5 cycles in 2.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_340" in 2.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_340:precondition1" was covered in 5 cycles in 2.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_622" in 2.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_622:precondition1" was covered in 5 cycles in 2.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_766" in 2.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_766:precondition1" was covered in 5 cycles in 2.15 s.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_341" in 2.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_341:precondition1" was covered in 5 cycles in 2.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_675" in 2.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_675:precondition1" was covered in 5 cycles in 2.16 s.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_342" in 2.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_342:precondition1" was covered in 5 cycles in 2.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_488" in 2.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_488:precondition1" was covered in 5 cycles in 2.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_349" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_349:precondition1" was covered in 5 cycles in 2.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_352" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_352:precondition1" was covered in 5 cycles in 2.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_764" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_764:precondition1" was covered in 5 cycles in 2.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_765" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_765:precondition1" was covered in 5 cycles in 2.17 s.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_351" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_351:precondition1" was covered in 5 cycles in 2.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_353" in 2.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_353:precondition1" was covered in 5 cycles in 2.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_730" in 2.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_730:precondition1" was covered in 5 cycles in 2.18 s.
0.0.Ht: A trace with 5 cycles was found. [1.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_361" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_361:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_687" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_687:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_716" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_716:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_722" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_722:precondition1" was covered in 5 cycles in 2.19 s.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_366" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_366:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_367" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_367:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_375" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_375:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_393" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_393:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_756" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_756:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_757" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_757:precondition1" was covered in 5 cycles in 2.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_777" in 2.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_777:precondition1" was covered in 5 cycles in 2.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_387" in 2.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_387:precondition1" was covered in 5 cycles in 2.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_388" in 2.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_388:precondition1" was covered in 5 cycles in 2.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_394" in 2.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_394:precondition1" was covered in 5 cycles in 2.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_404" in 2.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_404:precondition1" was covered in 5 cycles in 2.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_406" in 2.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_406:precondition1" was covered in 5 cycles in 2.20 s.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_391" in 2.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_391:precondition1" was covered in 5 cycles in 2.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_401" in 2.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_401:precondition1" was covered in 5 cycles in 2.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_403" in 2.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_403:precondition1" was covered in 5 cycles in 2.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_617" in 2.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_617:precondition1" was covered in 5 cycles in 2.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_396" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_396:precondition1" was covered in 5 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_454" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_454:precondition1" was covered in 5 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_473" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_473:precondition1" was covered in 5 cycles in 2.22 s.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_397" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_397:precondition1" was covered in 5 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_413" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_413:precondition1" was covered in 5 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_747" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_747:precondition1" was covered in 5 cycles in 2.22 s.
0.0.Ht: A trace with 5 cycles was found. [1.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_407" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_407:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_408" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_408:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_409" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_409:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_432" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_432:precondition1" was covered in 5 cycles in 2.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_411" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_411:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_544" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_544:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_591" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_591:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_603" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_603:precondition1" was covered in 5 cycles in 2.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_793" in 2.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_793:precondition1" was covered in 5 cycles in 2.23 s.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_412" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_412:precondition1" was covered in 5 cycles in 2.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_414" in 2.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_414:precondition1" was covered in 5 cycles in 2.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_453" in 2.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_453:precondition1" was covered in 5 cycles in 2.25 s.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_417" in 2.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_417:precondition1" was covered in 5 cycles in 2.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_423" in 2.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_423:precondition1" was covered in 5 cycles in 2.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_424" in 2.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_424:precondition1" was covered in 5 cycles in 2.25 s.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_439" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_439:precondition1" was covered in 5 cycles in 2.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_442" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_442:precondition1" was covered in 5 cycles in 2.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_461" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_461:precondition1" was covered in 5 cycles in 2.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_476" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_476:precondition1" was covered in 5 cycles in 2.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_479" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_479:precondition1" was covered in 5 cycles in 2.26 s.
0.0.Ht: A trace with 5 cycles was found. [1.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_444" in 2.27 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_444:precondition1" was covered in 5 cycles in 2.27 s.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_445" in 2.27 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_445:precondition1" was covered in 5 cycles in 2.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_448" in 2.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_448:precondition1" was covered in 5 cycles in 2.28 s.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_450" in 2.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_450:precondition1" was covered in 5 cycles in 2.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_456" in 2.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_456:precondition1" was covered in 5 cycles in 2.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_489" in 2.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_489:precondition1" was covered in 5 cycles in 2.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_501" in 2.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_501:precondition1" was covered in 5 cycles in 2.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_459" in 2.29 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_459:precondition1" was covered in 5 cycles in 2.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_540" in 2.29 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_540:precondition1" was covered in 5 cycles in 2.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_541" in 2.29 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_541:precondition1" was covered in 5 cycles in 2.29 s.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_460" in 2.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_460:precondition1" was covered in 5 cycles in 2.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_949:precondition1" was covered in 5 cycles in 2.30 s.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_462" in 2.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_462:precondition1" was covered in 5 cycles in 2.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_463" in 2.31 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_463:precondition1" was covered in 5 cycles in 2.31 s.
0.0.Ht: A trace with 5 cycles was found. [1.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_464" in 2.31 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_464:precondition1" was covered in 5 cycles in 2.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_465" in 2.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_465:precondition1" was covered in 5 cycles in 2.32 s.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_466" in 2.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_466:precondition1" was covered in 5 cycles in 2.32 s.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_467" in 2.33 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_467:precondition1" was covered in 5 cycles in 2.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_468" in 2.34 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_468:precondition1" was covered in 5 cycles in 2.34 s.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_469" in 2.34 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_469:precondition1" was covered in 5 cycles in 2.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_470" in 2.35 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_470:precondition1" was covered in 5 cycles in 2.35 s.
0: ProofGrid usable level: 367
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_471" in 2.35 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_471:precondition1" was covered in 5 cycles in 2.35 s.
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_472" in 2.36 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_472:precondition1" was covered in 5 cycles in 2.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_475" in 2.36 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_475:precondition1" was covered in 5 cycles in 2.36 s.
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_478" in 2.37 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_478:precondition1" was covered in 5 cycles in 2.37 s.
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_480" in 2.37 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_480:precondition1" was covered in 5 cycles in 2.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.20 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_483" in 2.38 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_483:precondition1" was covered in 5 cycles in 2.38 s.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_484" in 2.38 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_484:precondition1" was covered in 5 cycles in 2.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_485" in 2.39 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_485:precondition1" was covered in 5 cycles in 2.39 s.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_486" in 2.39 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_486:precondition1" was covered in 5 cycles in 2.39 s.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_487" in 2.40 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_487:precondition1" was covered in 5 cycles in 2.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_493" in 2.41 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_493:precondition1" was covered in 5 cycles in 2.41 s.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_494" in 2.41 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_494:precondition1" was covered in 5 cycles in 2.41 s.
0.0.Ht: A trace with 5 cycles was found. [1.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_495" in 2.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_495:precondition1" was covered in 5 cycles in 2.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_496" in 2.42 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_496:precondition1" was covered in 5 cycles in 2.42 s.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_523" in 2.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_523:precondition1" was covered in 5 cycles in 2.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_538" in 2.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_538:precondition1" was covered in 5 cycles in 2.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_543" in 2.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_543:precondition1" was covered in 5 cycles in 2.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_528" in 2.43 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_528:precondition1" was covered in 5 cycles in 2.43 s.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_556" in 2.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_556:precondition1" was covered in 5 cycles in 2.44 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_619" in 2.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_619:precondition1" was covered in 5 cycles in 2.44 s.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_562" in 2.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_562:precondition1" was covered in 5 cycles in 2.44 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_775" in 2.44 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_775:precondition1" was covered in 5 cycles in 2.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt  3	[0.67 s]
INFO (IPF054): 0.0.Bm: A min_length bound of 4 was found for the property "fht_bfly.v_fht_bfly._assert_773" in 2.33 s.
INFO (IPF054): 0.0.Bm: A min_length bound of 4 was found for the property "fht_bfly.v_fht_bfly._assert_773:precondition1" in 2.33 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_351 <9> }
0.0.L: Trace Attempt  3	[0.45 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_318 <10> }
0.0.L: Trace Attempt  3	[0.49 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_303:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.53 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_303 <12> }
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_239"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_239"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_239"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_239"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_239:precondition1"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_240"	[0.00 s].
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_565" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_565:precondition1" was covered in 5 cycles in 2.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_567" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_567:precondition1" was covered in 5 cycles in 2.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_589" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_589:precondition1" was covered in 5 cycles in 2.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_593" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_593:precondition1" was covered in 5 cycles in 2.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_594" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_594:precondition1" was covered in 5 cycles in 2.54 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_738" in 2.54 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_738:precondition1" was covered in 5 cycles in 2.54 s.
0.0.Ht: A trace with 5 cycles was found. [1.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_566" in 2.55 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_566:precondition1" was covered in 5 cycles in 2.55 s.
0.0.Ht: A trace with 5 cycles was found. [1.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_576" in 2.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_576:precondition1" was covered in 5 cycles in 2.56 s.
0.0.Ht: A trace with 5 cycles was found. [1.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_577" in 2.56 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_577:precondition1" was covered in 5 cycles in 2.56 s.
0.0.Ht: A trace with 5 cycles was found. [1.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_585" in 2.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_585:precondition1" was covered in 5 cycles in 2.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_586" in 2.58 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_586:precondition1" was covered in 5 cycles in 2.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_587" in 2.59 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_587:precondition1" was covered in 5 cycles in 2.59 s.
0.0.Ht: A trace with 5 cycles was found. [2.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_590" in 2.59 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_590:precondition1" was covered in 5 cycles in 2.59 s.
0.0.Ht: A trace with 5 cycles was found. [2.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_595" in 2.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_595:precondition1" was covered in 5 cycles in 2.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_596" in 2.60 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_596:precondition1" was covered in 5 cycles in 2.60 s.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_605" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_605:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_613" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_613:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_638" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_638:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_640" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_640:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_665" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_665:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_781:precondition1" was covered in 5 cycles in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_803:precondition1" was covered in 5 cycles in 2.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_611" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_611:precondition1" was covered in 5 cycles in 2.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_623" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_623:precondition1" was covered in 5 cycles in 2.62 s.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_647" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_647:precondition1" was covered in 5 cycles in 2.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_678" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_678:precondition1" was covered in 5 cycles in 2.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_679" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_679:precondition1" was covered in 5 cycles in 2.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_850" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_850:precondition1" was covered in 5 cycles in 2.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_884" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_884:precondition1" was covered in 5 cycles in 2.62 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_907" in 2.62 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_907:precondition1" was covered in 5 cycles in 2.62 s.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_649" in 2.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_649:precondition1" was covered in 5 cycles in 2.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_651" in 2.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_651:precondition1" was covered in 5 cycles in 2.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_660" in 2.63 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_660:precondition1" was covered in 5 cycles in 2.63 s.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_650" in 2.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_650:precondition1" was covered in 5 cycles in 2.64 s.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_655" in 2.64 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_655:precondition1" was covered in 5 cycles in 2.64 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_658" in 2.65 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_658:precondition1" was covered in 5 cycles in 2.65 s.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_659" in 2.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_659:precondition1" was covered in 5 cycles in 2.66 s.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_664" in 2.66 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_664:precondition1" was covered in 5 cycles in 2.66 s.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_668" in 2.67 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_668:precondition1" was covered in 5 cycles in 2.67 s.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_671" in 2.67 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_671:precondition1" was covered in 5 cycles in 2.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_681" in 2.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_681:precondition1" was covered in 5 cycles in 2.68 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_682" in 2.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_682:precondition1" was covered in 5 cycles in 2.68 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_684" in 2.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_684:precondition1" was covered in 5 cycles in 2.68 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_686" in 2.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_686:precondition1" was covered in 5 cycles in 2.68 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_691" in 2.68 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_691:precondition1" was covered in 5 cycles in 2.68 s.
0.0.Ht: A trace with 5 cycles was found. [2.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_699" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_699:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_724" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_724:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_774" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_774:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_805" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_805:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_807" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_807:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_811" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_811:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_819" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_819:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_820" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_820:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_882" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_882:precondition1" was covered in 5 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_883" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_883:precondition1" was covered in 5 cycles in 2.69 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_702" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_702:precondition1" was covered in 5 cycles in 2.69 s.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_705" in 2.70 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_705:precondition1" was covered in 5 cycles in 2.70 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_707" in 2.70 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_707:precondition1" was covered in 5 cycles in 2.70 s.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_706" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_706:precondition1" was covered in 5 cycles in 2.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_713" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_713:precondition1" was covered in 5 cycles in 2.71 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_709" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_709:precondition1" was covered in 5 cycles in 2.72 s.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_719" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_719:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_721" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_721:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_725" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_725:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_726" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_726:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_727" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_727:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_728" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_728:precondition1" was covered in 5 cycles in 2.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_729" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_729:precondition1" was covered in 5 cycles in 2.72 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_723" in 2.73 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_723:precondition1" was covered in 5 cycles in 2.73 s.
0.0.Ht: A trace with 5 cycles was found. [2.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_731" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_731:precondition1" was covered in 5 cycles in 2.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_734" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_734:precondition1" was covered in 5 cycles in 2.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_735" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_735:precondition1" was covered in 5 cycles in 2.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_742" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_742:precondition1" was covered in 5 cycles in 2.74 s.
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_743" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_743:precondition1" was covered in 5 cycles in 2.74 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_752" in 2.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_832" in 2.75 s.
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_753" in 2.76 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_753:precondition1" was covered in 5 cycles in 2.76 s.
0.0.Bm: Trace Attempt  4	[2.62 s]
0.0.Mpcustom4: Trace Attempt  3	[1.60 s]
0.0.Mpcustom4: Trace Attempt  4	[2.21 s]
0.0.Oh: bwd trail(1): 1 0.866902s
0.0.Oh: All properties either determined or skipped. [0.94 s]
0.0.L: Trace Attempt  3	[0.96 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_294:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.98 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: A trace with 15 cycles was found. [0.99 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 15 cycles was found for the property "fht_bfly.v_fht_bfly._assert_804" in 2.30 s.
INFO (IPF047): 0.0.L: The cover property "fht_bfly.v_fht_bfly._assert_804:precondition1" was covered in 15 cycles in 2.30 s.
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_294 <14> }
0.0.L: Trace Attempt  3	[2.36 s]
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_279"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_279"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_291"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_291"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_294"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.02 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_294"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_565"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_565"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_565"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_244"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_251"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_262"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_268"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_279"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_279"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_565"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_565"	[0.00 s].
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_763" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_763:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_783" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_783:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_786" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_786:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_794" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_794:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_796" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_796:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_822" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_822:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_825" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_825:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_829" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_829:precondition1" was covered in 5 cycles in 3.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_860" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_860:precondition1" was covered in 5 cycles in 3.02 s.
0: ProofGrid usable level: 153
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_767" in 3.03 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_767:precondition1" was covered in 5 cycles in 3.03 s.
0.0.Ht: A trace with 5 cycles was found. [2.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_768" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_768:precondition1" was covered in 5 cycles in 3.04 s.
0.0.Ht: A trace with 5 cycles was found. [2.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_772" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_772:precondition1" was covered in 5 cycles in 3.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_795" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_795:precondition1" was covered in 5 cycles in 3.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_798" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_798:precondition1" was covered in 5 cycles in 3.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_799" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_799:precondition1" was covered in 5 cycles in 3.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_863" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_863:precondition1" was covered in 5 cycles in 3.04 s.
0.0.Ht: A trace with 5 cycles was found. [2.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_780" in 3.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_780:precondition1" was covered in 5 cycles in 3.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_787" in 3.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_787:precondition1" was covered in 5 cycles in 3.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_792" in 3.05 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_792:precondition1" was covered in 5 cycles in 3.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_781" in 3.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_803" in 3.06 s.
0.0.Ht: A trace with 5 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_784" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_784:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_806" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_806:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_812" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_812:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_862" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_862:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_866" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_866:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_867" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_867:precondition1" was covered in 5 cycles in 3.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_891" in 3.07 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_891:precondition1" was covered in 5 cycles in 3.07 s.
0.0.Ht: A trace with 5 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_785" in 3.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_785:precondition1" was covered in 5 cycles in 3.08 s.
0.0.Ht: A trace with 5 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_790" in 3.08 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_790:precondition1" was covered in 5 cycles in 3.08 s.
0.0.Ht: A trace with 5 cycles was found. [2.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_797" in 3.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_797:precondition1" was covered in 5 cycles in 3.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_818" in 3.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_818:precondition1" was covered in 5 cycles in 3.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_821" in 3.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_821:precondition1" was covered in 5 cycles in 3.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_824" in 3.09 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_824:precondition1" was covered in 5 cycles in 3.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_800" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_800:precondition1" was covered in 5 cycles in 3.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_837" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_837:precondition1" was covered in 5 cycles in 3.12 s.
0.0.Ht: Job connection closed, grace period 600s
0.0.Bm: Job connection closed, grace period 600s
0.0.Ht: A trace with 5 cycles was found. [2.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_801" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_801:precondition1" was covered in 5 cycles in 3.12 s.
0.0.Ht: A trace with 5 cycles was found. [2.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_808" in 3.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_808:precondition1" was covered in 5 cycles in 3.13 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_858" in 3.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_858:precondition1" was covered in 5 cycles in 3.13 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_809" in 3.13 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_809:precondition1" was covered in 5 cycles in 3.13 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_810" in 3.14 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_810:precondition1" was covered in 5 cycles in 3.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_813" in 3.14 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_813:precondition1" was covered in 5 cycles in 3.14 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_817" in 3.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_817:precondition1" was covered in 5 cycles in 3.15 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_826" in 3.15 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_826:precondition1" was covered in 5 cycles in 3.15 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_827" in 3.16 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_827:precondition1" was covered in 5 cycles in 3.16 s.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_830" in 3.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_830:precondition1" was covered in 5 cycles in 3.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_838" in 3.17 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_838:precondition1" was covered in 5 cycles in 3.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_839" in 3.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_839:precondition1" was covered in 5 cycles in 3.18 s.
0.0.Ht: A trace with 5 cycles was found. [2.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_841" in 3.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_841:precondition1" was covered in 5 cycles in 3.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_846" in 3.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_846:precondition1" was covered in 5 cycles in 3.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_851" in 3.18 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_851:precondition1" was covered in 5 cycles in 3.18 s.
0.0.Ht: A trace with 5 cycles was found. [2.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_842" in 3.19 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_842:precondition1" was covered in 5 cycles in 3.19 s.
0.0.Ht: A trace with 5 cycles was found. [2.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_843" in 3.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_843:precondition1" was covered in 5 cycles in 3.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_856" in 3.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_856:precondition1" was covered in 5 cycles in 3.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_844" in 3.20 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_844:precondition1" was covered in 5 cycles in 3.20 s.
0.0.Ht: A trace with 5 cycles was found. [2.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_845" in 3.21 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_845:precondition1" was covered in 5 cycles in 3.21 s.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_847" in 3.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_847:precondition1" was covered in 5 cycles in 3.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_848" in 3.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_848:precondition1" was covered in 5 cycles in 3.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_849" in 3.22 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_849:precondition1" was covered in 5 cycles in 3.22 s.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_853" in 3.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_853:precondition1" was covered in 5 cycles in 3.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_873" in 3.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_873:precondition1" was covered in 5 cycles in 3.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_881" in 3.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_881:precondition1" was covered in 5 cycles in 3.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_854" in 3.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_854:precondition1" was covered in 5 cycles in 3.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_855" in 3.23 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_855:precondition1" was covered in 5 cycles in 3.23 s.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_857" in 3.24 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_857:precondition1" was covered in 5 cycles in 3.24 s.
0.0.Ht: A trace with 5 cycles was found. [2.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_861" in 3.24 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_861:precondition1" was covered in 5 cycles in 3.24 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_875" in 3.25 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_875:precondition1" was covered in 5 cycles in 3.25 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_893" in 3.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_893:precondition1" was covered in 5 cycles in 3.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_903" in 3.26 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_903:precondition1" was covered in 5 cycles in 3.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_904" in 3.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_904:precondition1" was covered in 5 cycles in 3.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_906" in 3.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_906:precondition1" was covered in 5 cycles in 3.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_913" in 3.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_913:precondition1" was covered in 5 cycles in 3.28 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_931" in 3.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_931:precondition1" was covered in 5 cycles in 3.28 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_922" in 3.28 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_922:precondition1" was covered in 5 cycles in 3.28 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_923" in 3.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_923:precondition1" was covered in 5 cycles in 3.30 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_925" in 3.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_925:precondition1" was covered in 5 cycles in 3.30 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_927" in 3.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_927:precondition1" was covered in 5 cycles in 3.30 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_928" in 3.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_928:precondition1" was covered in 5 cycles in 3.30 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_943" in 3.30 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_943:precondition1" was covered in 5 cycles in 3.30 s.
0.0.Ht: A trace with 5 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_930" in 3.31 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_930:precondition1" was covered in 5 cycles in 3.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [2.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_942" in 3.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_942:precondition1" was covered in 5 cycles in 3.32 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_944" in 3.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_944:precondition1" was covered in 5 cycles in 3.32 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_962" in 3.32 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_962:precondition1" was covered in 5 cycles in 3.32 s.
0.0.Ht: A trace with 5 cycles was found. [2.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_945" in 3.33 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_945:precondition1" was covered in 5 cycles in 3.33 s.
0.0.Ht: A trace with 5 cycles was found. [2.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_949" in 3.33 s.
0.0.Ht: A trace with 5 cycles was found. [2.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_954" in 3.34 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_954:precondition1" was covered in 5 cycles in 3.34 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [3.82 s]
0.0.Ht: A trace with 5 cycles was found. [2.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "fht_bfly.v_fht_bfly._assert_969" in 3.35 s.
INFO (IPF047): 0.0.Ht: The cover property "fht_bfly.v_fht_bfly._assert_969:precondition1" was covered in 5 cycles in 3.35 s.
0.0.Ht: All properties determined. [2.97 s]
0.0.Bm: Trace Attempt  5	[2.63 s]
0.0.Bm: All properties determined. [3.13 s]
0.0.Mpcustom4: Trace Attempt  5	[2.64 s]
0.0.Mpcustom4: Trace Attempt  3	[2.84 s]
0.0.Mpcustom4: Trace Attempt  4	[2.85 s]
0.0.Oh: Exited with Success (@ 3.83 s)
0: ProofGrid usable level: 0
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_400 <15> }
0.0.L: Trace Attempt  3	[2.38 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_314 <16> }
0.0.L: Trace Attempt  3	[2.42 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_755 <17> }
0.0.L: Trace Attempt  3	[2.45 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_546:precondition1 (18) }
0.0.L: Trace Attempt  3	[2.48 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_483 <19> }
0.0.L: Trace Attempt  3	[2.52 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_904 <20> }
0.0.L: Trace Attempt  3	[2.56 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_553 <21> }
0.0.L: Trace Attempt  3	[2.63 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_700 <22> }
0.0.L: Trace Attempt  3	[2.66 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_307 <23> }
0.0.L: Trace Attempt  3	[2.68 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_264 <24> }
0.0.L: Trace Attempt  3	[2.70 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_551 <25> }
0.0.L: Trace Attempt  3	[2.73 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_495:precondition1 (26) }
0.0.L: Trace Attempt  3	[2.75 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_554 <27> }
0.0.L: Trace Attempt  3	[2.77 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_912 <28> }
0.0.L: Trace Attempt  3	[2.79 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_614 <29> }
0.0.L: Trace Attempt  3	[2.81 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_692:precondition1 (30) }
0.0.L: Trace Attempt  3	[2.83 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_604 <31> }
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_565"	[0.55 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_659"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_659"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_699"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_699"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_705"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_705"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_731"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_731"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_753"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_753"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_623"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_623"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_587"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_590"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_647"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_659"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_659"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_699"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_699"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_763"	[0.00 s].
0.0.Ht: Connection failure (write), message was 'Broken pipe'
0.0.Bm: Connection failure (write), message was 'Broken pipe'
0.0.Ht: Exited with Success (@ 3.84 s)
0.0.Bm: Exited with Success (@ 3.84 s)
0.0.Mpcustom4: Trace Attempt  5	[3.29 s]
0.0.L: Trace Attempt  3	[2.85 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_547 <32> }
0.0.L: Trace Attempt  3	[2.87 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_505:precondition1 (33) }
0.0.L: Trace Attempt  3	[2.89 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_426:precondition1 (34) }
0.0.L: Trace Attempt  3	[2.91 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_740:precondition1 (35) }
0.0.L: Trace Attempt  3	[2.93 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_511 <36> }
0.0.L: Trace Attempt  3	[2.96 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_305 <37> }
0.0.L: Trace Attempt  3	[2.98 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_507 <38> }
0.0.L: Trace Attempt  3	[3.03 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_484 <39> }
0.0.L: Trace Attempt  3	[3.06 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_261 <40> }
0.0.L: Trace Attempt  3	[3.09 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_817 <41> }
0.0.L: Trace Attempt  3	[3.11 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_237 <42> }
0.0.L: Trace Attempt  3	[3.13 s]
0.0.L: Using states from traces to { fht_bfly.v_fht_bfly._assert_243 <43> }
0.0.L: Trace Attempt  3	[3.15 s]
0.0.L: Interrupted. [3.17 s]
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.02 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_845"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_845"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_857"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_857"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_875"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_875"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_922"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_922"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_925"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_925"	[0.00 s].
0.0.B: Starting proof for property "fht_bfly.v_fht_bfly._assert_945"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.B: Stopped processing property "fht_bfly.v_fht_bfly._assert_945"	[0.00 s].
0.0.B: Interrupted. [0.05 s]
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_790"	[0.00 s].
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_790"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_800"	[0.00 s].
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_800"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.AM: Starting proof for property "fht_bfly.v_fht_bfly._assert_841"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "fht_bfly.v_fht_bfly._assert_841"	[0.00 s].
0.0.AM: Interrupted. [0.17 s]
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_784"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_801"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_817"	[0.00 s].
0.0.N: Starting proof for property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "fht_bfly.v_fht_bfly._assert_839"	[0.00 s].
0.0.N: Interrupted. [0.19 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [3.82 s]
0.0.L: Exited with Success (@ 3.84 s)
0.0.B: Exited with Success (@ 3.84 s)
0.0.AM: Exited with Success (@ 3.84 s)
0.0.N: Exited with Success (@ 3.84 s)
0.0.Hp: Exited with Success (@ 3.84 s)
0.0.Mpcustom4: Interrupted. [3.48 s]
0.0.Mpcustom4: Exited with Success (@ 3.87 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 87.58 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        3.69        0.00       94.86 %
     Hp        0.17        3.81        0.00       95.67 %
     Ht        0.41        3.22        0.00       88.59 %
     Bm        0.41        3.22        0.00       88.66 %
    Mpcustom4        0.38        3.43        0.00       90.10 %
     Oh        0.65        2.57        0.00       79.68 %
      L        0.63        3.14        0.00       83.19 %
      B        0.64        2.81        0.00       81.39 %
     AM        0.58        2.94        0.00       83.53 %
    all        0.45        3.20        0.00       87.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.09       28.82        0.00

    Data read    : 8.97 MiB
    Data written : 440.17 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 126 times for a total of 2.532 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1938
                 assertions                   : 969
                  - proven                    : 271 (27.967%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 698 (72.033%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 969
                  - unreachable               : 34 (3.50877%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 935 (96.4912%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Thursday, Apr18, 2024 04:36:59 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper/fht_bfly


==============================================================
RESULTS
==============================================================

----------------------------------------------------------------------------------------------------------
       Name                                              |    Result    |  Engine  |  Bound  |  Time    
----------------------------------------------------------------------------------------------------------

---[ <embedded> ]-----------------------------------------------------------------------------------------
[1]   fht_bfly.v_fht_bfly._assert_1                           proven          Hp     Infinite    0.235 s      
[2]   fht_bfly.v_fht_bfly._assert_1:precondition1             covered         N             1    0.006 s      
[3]   fht_bfly.v_fht_bfly._assert_2                           proven          PRE    Infinite    0.000 s      
[4]   fht_bfly.v_fht_bfly._assert_2:precondition1             covered         PRE           1    0.000 s      
[5]   fht_bfly.v_fht_bfly._assert_3                           proven          Hp     Infinite    0.235 s      
[6]   fht_bfly.v_fht_bfly._assert_3:precondition1             covered         N             1    0.006 s      
[7]   fht_bfly.v_fht_bfly._assert_4                           proven          PRE    Infinite    0.000 s      
[8]   fht_bfly.v_fht_bfly._assert_4:precondition1             covered         PRE           1    0.000 s      
[9]   fht_bfly.v_fht_bfly._assert_5                           proven          PRE    Infinite    0.000 s      
[10]  fht_bfly.v_fht_bfly._assert_5:precondition1             covered         N             1    0.005 s      
[11]  fht_bfly.v_fht_bfly._assert_6                           proven          Hp     Infinite    0.236 s      
[12]  fht_bfly.v_fht_bfly._assert_6:precondition1             covered         N             1    0.006 s      
[13]  fht_bfly.v_fht_bfly._assert_7                           proven          Hp     Infinite    0.236 s      
[14]  fht_bfly.v_fht_bfly._assert_7:precondition1             covered         N             1    0.006 s      
[15]  fht_bfly.v_fht_bfly._assert_8                           proven          PRE    Infinite    0.000 s      
[16]  fht_bfly.v_fht_bfly._assert_8:precondition1             covered         N             1    0.004 s      
[17]  fht_bfly.v_fht_bfly._assert_9                           proven          PRE    Infinite    0.000 s      
[18]  fht_bfly.v_fht_bfly._assert_9:precondition1             covered         N             1    0.006 s      
[19]  fht_bfly.v_fht_bfly._assert_10                          proven          Hp     Infinite    0.236 s      
[20]  fht_bfly.v_fht_bfly._assert_10:precondition1            covered         N             1    0.006 s      
[21]  fht_bfly.v_fht_bfly._assert_11                          proven          Hp     Infinite    0.236 s      
[22]  fht_bfly.v_fht_bfly._assert_11:precondition1            covered         N             1    0.005 s      
[23]  fht_bfly.v_fht_bfly._assert_12                          proven          PRE    Infinite    0.000 s      
[24]  fht_bfly.v_fht_bfly._assert_12:precondition1            covered         N             1    0.004 s      
[25]  fht_bfly.v_fht_bfly._assert_13                          proven          PRE    Infinite    0.000 s      
[26]  fht_bfly.v_fht_bfly._assert_13:precondition1            covered         PRE           1    0.000 s      
[27]  fht_bfly.v_fht_bfly._assert_14                          proven          Hp     Infinite    0.236 s      
[28]  fht_bfly.v_fht_bfly._assert_14:precondition1            covered         PRE           1    0.000 s      
[29]  fht_bfly.v_fht_bfly._assert_15                          proven          Hp     Infinite    0.236 s      
[30]  fht_bfly.v_fht_bfly._assert_15:precondition1            covered         N             1    0.008 s      
[31]  fht_bfly.v_fht_bfly._assert_16                          proven          PRE    Infinite    0.000 s      
[32]  fht_bfly.v_fht_bfly._assert_16:precondition1            covered         N             1    0.004 s      
[33]  fht_bfly.v_fht_bfly._assert_17                          proven          PRE    Infinite    0.000 s      
[34]  fht_bfly.v_fht_bfly._assert_17:precondition1            covered         N             1    0.004 s      
[35]  fht_bfly.v_fht_bfly._assert_18                          proven          Hp     Infinite    0.237 s      
[36]  fht_bfly.v_fht_bfly._assert_18:precondition1            covered         N             1    0.004 s      
[37]  fht_bfly.v_fht_bfly._assert_19                          proven          Hp     Infinite    0.237 s      
[38]  fht_bfly.v_fht_bfly._assert_19:precondition1            covered         PRE           1    0.000 s      
[39]  fht_bfly.v_fht_bfly._assert_20                          proven          PRE    Infinite    0.000 s      
[40]  fht_bfly.v_fht_bfly._assert_20:precondition1            covered         PRE           1    0.000 s      
[41]  fht_bfly.v_fht_bfly._assert_21                          proven          PRE    Infinite    0.000 s      
[42]  fht_bfly.v_fht_bfly._assert_21:precondition1            covered         N             1    0.006 s      
[43]  fht_bfly.v_fht_bfly._assert_22                          proven          Hp     Infinite    0.237 s      
[44]  fht_bfly.v_fht_bfly._assert_22:precondition1            covered         N             1    0.006 s      
[45]  fht_bfly.v_fht_bfly._assert_23                          proven          Hp     Infinite    0.237 s      
[46]  fht_bfly.v_fht_bfly._assert_23:precondition1            covered         N             1    0.004 s      
[47]  fht_bfly.v_fht_bfly._assert_24                          proven          Hp     Infinite    0.237 s      
[48]  fht_bfly.v_fht_bfly._assert_24:precondition1            covered         N             1    0.006 s      
[49]  fht_bfly.v_fht_bfly._assert_25                          proven          Hp     Infinite    0.237 s      
[50]  fht_bfly.v_fht_bfly._assert_25:precondition1            covered         N             1    0.004 s      
[51]  fht_bfly.v_fht_bfly._assert_26                          proven          PRE    Infinite    0.000 s      
[52]  fht_bfly.v_fht_bfly._assert_26:precondition1            covered         N             1    0.004 s      
[53]  fht_bfly.v_fht_bfly._assert_27                          proven          PRE    Infinite    0.000 s      
[54]  fht_bfly.v_fht_bfly._assert_27:precondition1            covered         Hp            1    0.363 s      
[55]  fht_bfly.v_fht_bfly._assert_28                          proven          Hp     Infinite    0.238 s      
[56]  fht_bfly.v_fht_bfly._assert_28:precondition1            covered         N             1    0.006 s      
[57]  fht_bfly.v_fht_bfly._assert_29                          proven          Hp     Infinite    0.238 s      
[58]  fht_bfly.v_fht_bfly._assert_29:precondition1            covered         Hp            1    0.363 s      
[59]  fht_bfly.v_fht_bfly._assert_30                          proven          Hp     Infinite    0.238 s      
[60]  fht_bfly.v_fht_bfly._assert_30:precondition1            covered         N             1    0.005 s      
[61]  fht_bfly.v_fht_bfly._assert_31                          proven          Hp     Infinite    0.238 s      
[62]  fht_bfly.v_fht_bfly._assert_31:precondition1            covered         N             1    0.006 s      
[63]  fht_bfly.v_fht_bfly._assert_32                          proven          Hp     Infinite    0.238 s      
[64]  fht_bfly.v_fht_bfly._assert_32:precondition1            covered         N             1    0.006 s      
[65]  fht_bfly.v_fht_bfly._assert_33                          proven          PRE    Infinite    0.000 s      
[66]  fht_bfly.v_fht_bfly._assert_33:precondition1            covered         N             1    0.005 s      
[67]  fht_bfly.v_fht_bfly._assert_34                          proven          PRE    Infinite    0.000 s      
[68]  fht_bfly.v_fht_bfly._assert_34:precondition1            covered         N             1    0.006 s      
[69]  fht_bfly.v_fht_bfly._assert_35                          proven          Hp     Infinite    0.238 s      
[70]  fht_bfly.v_fht_bfly._assert_35:precondition1            covered         Hp            1    0.354 s      
[71]  fht_bfly.v_fht_bfly._assert_36                          proven          Hp     Infinite    0.239 s      
[72]  fht_bfly.v_fht_bfly._assert_36:precondition1            covered         N             1    0.006 s      
[73]  fht_bfly.v_fht_bfly._assert_37                          proven          PRE    Infinite    0.000 s      
[74]  fht_bfly.v_fht_bfly._assert_37:precondition1            covered         N             1    0.004 s      
[75]  fht_bfly.v_fht_bfly._assert_38                          proven          PRE    Infinite    0.000 s      
[76]  fht_bfly.v_fht_bfly._assert_38:precondition1            covered         PRE           1    0.000 s      
[77]  fht_bfly.v_fht_bfly._assert_39                          proven          PRE    Infinite    0.000 s      
[78]  fht_bfly.v_fht_bfly._assert_39:precondition1            covered         Hp            1    0.354 s      
[79]  fht_bfly.v_fht_bfly._assert_40                          proven          Hp     Infinite    0.239 s      
[80]  fht_bfly.v_fht_bfly._assert_40:precondition1            covered         N             1    0.006 s      
[81]  fht_bfly.v_fht_bfly._assert_41                          proven          Hp     Infinite    0.239 s      
[82]  fht_bfly.v_fht_bfly._assert_41:precondition1            covered         N             1    0.006 s      
[83]  fht_bfly.v_fht_bfly._assert_42                          proven          Hp     Infinite    0.239 s      
[84]  fht_bfly.v_fht_bfly._assert_42:precondition1            covered         PRE           1    0.000 s      
[85]  fht_bfly.v_fht_bfly._assert_43                          proven          PRE    Infinite    0.000 s      
[86]  fht_bfly.v_fht_bfly._assert_43:precondition1            covered         PRE           1    0.000 s      
[87]  fht_bfly.v_fht_bfly._assert_44                          proven          Hp     Infinite    0.239 s      
[88]  fht_bfly.v_fht_bfly._assert_44:precondition1            covered         N             1    0.004 s      
[89]  fht_bfly.v_fht_bfly._assert_45                          proven          Hp     Infinite    0.241 s      
[90]  fht_bfly.v_fht_bfly._assert_45:precondition1            covered         N             1    0.005 s      
[91]  fht_bfly.v_fht_bfly._assert_46                          proven          Hp     Infinite    0.241 s      
[92]  fht_bfly.v_fht_bfly._assert_46:precondition1            covered         N             1    0.006 s      
[93]  fht_bfly.v_fht_bfly._assert_47                          proven          Hp     Infinite    0.241 s      
[94]  fht_bfly.v_fht_bfly._assert_47:precondition1            covered         N             1    0.006 s      
[95]  fht_bfly.v_fht_bfly._assert_48                          proven          Hp     Infinite    0.241 s      
[96]  fht_bfly.v_fht_bfly._assert_48:precondition1            covered         N             1    0.006 s      
[97]  fht_bfly.v_fht_bfly._assert_49                          proven          Hp     Infinite    0.242 s      
[98]  fht_bfly.v_fht_bfly._assert_49:precondition1            covered         N             1    0.008 s      
[99]  fht_bfly.v_fht_bfly._assert_50                          proven          Hp     Infinite    0.242 s      
[100] fht_bfly.v_fht_bfly._assert_50:precondition1            covered         PRE           1    0.000 s      
[101] fht_bfly.v_fht_bfly._assert_51                          proven          Hp     Infinite    0.242 s      
[102] fht_bfly.v_fht_bfly._assert_51:precondition1            covered         N             1    0.006 s      
[103] fht_bfly.v_fht_bfly._assert_52                          proven          Hp     Infinite    0.242 s      
[104] fht_bfly.v_fht_bfly._assert_52:precondition1            covered         N             1    0.005 s      
[105] fht_bfly.v_fht_bfly._assert_53                          proven          Hp     Infinite    0.242 s      
[106] fht_bfly.v_fht_bfly._assert_53:precondition1            covered         N             1    0.006 s      
[107] fht_bfly.v_fht_bfly._assert_54                          proven          Hp     Infinite    0.242 s      
[108] fht_bfly.v_fht_bfly._assert_54:precondition1            covered         N             1    0.005 s      
[109] fht_bfly.v_fht_bfly._assert_55                          proven          Hp     Infinite    0.243 s      
[110] fht_bfly.v_fht_bfly._assert_55:precondition1            covered         N             1    0.005 s      
[111] fht_bfly.v_fht_bfly._assert_56                          proven          Hp     Infinite    0.243 s      
[112] fht_bfly.v_fht_bfly._assert_56:precondition1            covered         Hp            1    0.369 s      
[113] fht_bfly.v_fht_bfly._assert_57                          proven          PRE    Infinite    0.000 s      
[114] fht_bfly.v_fht_bfly._assert_57:precondition1            covered         N             1    0.006 s      
[115] fht_bfly.v_fht_bfly._assert_58                          proven          Hp     Infinite    0.243 s      
[116] fht_bfly.v_fht_bfly._assert_58:precondition1            covered         Hp            1    0.363 s      
[117] fht_bfly.v_fht_bfly._assert_59                          proven          PRE    Infinite    0.000 s      
[118] fht_bfly.v_fht_bfly._assert_59:precondition1            covered         Hp            1    0.375 s      
[119] fht_bfly.v_fht_bfly._assert_60                          proven          Hp     Infinite    0.243 s      
[120] fht_bfly.v_fht_bfly._assert_60:precondition1            covered         N             1    0.004 s      
[121] fht_bfly.v_fht_bfly._assert_61                          proven          PRE    Infinite    0.000 s      
[122] fht_bfly.v_fht_bfly._assert_61:precondition1            covered         N             1    0.004 s      
[123] fht_bfly.v_fht_bfly._assert_62                          proven          PRE    Infinite    0.000 s      
[124] fht_bfly.v_fht_bfly._assert_62:precondition1            covered         Hp            1    0.363 s      
[125] fht_bfly.v_fht_bfly._assert_63                          proven          Hp     Infinite    0.243 s      
[126] fht_bfly.v_fht_bfly._assert_63:precondition1            covered         Hp            1    0.381 s      
[127] fht_bfly.v_fht_bfly._assert_64                          proven          Hp     Infinite    0.243 s      
[128] fht_bfly.v_fht_bfly._assert_64:precondition1            covered         Hp            1    0.369 s      
[129] fht_bfly.v_fht_bfly._assert_65                          proven          Hp     Infinite    0.244 s      
[130] fht_bfly.v_fht_bfly._assert_65:precondition1            covered         N             1    0.004 s      
[131] fht_bfly.v_fht_bfly._assert_66                          proven          Hp     Infinite    0.244 s      
[132] fht_bfly.v_fht_bfly._assert_66:precondition1            covered         Hp            1    0.363 s      
[133] fht_bfly.v_fht_bfly._assert_67                          proven          Hp     Infinite    0.244 s      
[134] fht_bfly.v_fht_bfly._assert_67:precondition1            covered         Hp            1    0.375 s      
[135] fht_bfly.v_fht_bfly._assert_68                          proven          Hp     Infinite    0.244 s      
[136] fht_bfly.v_fht_bfly._assert_68:precondition1            covered         Hp            1    0.386 s      
[137] fht_bfly.v_fht_bfly._assert_69                          proven          Hp     Infinite    0.244 s      
[138] fht_bfly.v_fht_bfly._assert_69:precondition1            covered         N             1    0.004 s      
[139] fht_bfly.v_fht_bfly._assert_70                          proven          Hp     Infinite    0.244 s      
[140] fht_bfly.v_fht_bfly._assert_70:precondition1            covered         N             1    0.006 s      
[141] fht_bfly.v_fht_bfly._assert_71                          proven          PRE    Infinite    0.000 s      
[142] fht_bfly.v_fht_bfly._assert_71:precondition1            covered         Hp            1    0.369 s      
[143] fht_bfly.v_fht_bfly._assert_72                          proven          Hp     Infinite    0.245 s      
[144] fht_bfly.v_fht_bfly._assert_72:precondition1            covered         N             1    0.006 s      
[145] fht_bfly.v_fht_bfly._assert_73                          proven          Hp     Infinite    0.245 s      
[146] fht_bfly.v_fht_bfly._assert_73:precondition1            covered         PRE           1    0.000 s      
[147] fht_bfly.v_fht_bfly._assert_74                          proven          Hp     Infinite    0.245 s      
[148] fht_bfly.v_fht_bfly._assert_74:precondition1            covered         Hp            1    0.392 s      
[149] fht_bfly.v_fht_bfly._assert_75                          proven          PRE    Infinite    0.000 s      
[150] fht_bfly.v_fht_bfly._assert_75:precondition1            covered         N             1    0.004 s      
[151] fht_bfly.v_fht_bfly._assert_76                          proven          Hp     Infinite    0.245 s      
[152] fht_bfly.v_fht_bfly._assert_76:precondition1            covered         Hp            1    0.386 s      
[153] fht_bfly.v_fht_bfly._assert_77                          proven          PRE    Infinite    0.000 s      
[154] fht_bfly.v_fht_bfly._assert_77:precondition1            covered         Hp            1    0.369 s      
[155] fht_bfly.v_fht_bfly._assert_78                          proven          Hp     Infinite    0.245 s      
[156] fht_bfly.v_fht_bfly._assert_78:precondition1            covered         N             1    0.004 s      
[157] fht_bfly.v_fht_bfly._assert_79                          proven          PRE    Infinite    0.000 s      
[158] fht_bfly.v_fht_bfly._assert_79:precondition1            covered         N             1    0.006 s      
[159] fht_bfly.v_fht_bfly._assert_80                          proven          PRE    Infinite    0.000 s      
[160] fht_bfly.v_fht_bfly._assert_80:precondition1            covered         Hp            1    0.392 s      
[161] fht_bfly.v_fht_bfly._assert_81                          proven          PRE    Infinite    0.000 s      
[162] fht_bfly.v_fht_bfly._assert_81:precondition1            covered         PRE           1    0.000 s      
[163] fht_bfly.v_fht_bfly._assert_82                          proven          Hp     Infinite    0.245 s      
[164] fht_bfly.v_fht_bfly._assert_82:precondition1            covered         Hp            1    0.392 s      
[165] fht_bfly.v_fht_bfly._assert_83                          proven          Hp     Infinite    0.245 s      
[166] fht_bfly.v_fht_bfly._assert_83:precondition1            covered         Ht            1    0.010 s      
[167] fht_bfly.v_fht_bfly._assert_84                          proven          Hp     Infinite    0.246 s      
[168] fht_bfly.v_fht_bfly._assert_84:precondition1            covered         N             1    0.006 s      
[169] fht_bfly.v_fht_bfly._assert_85                          proven          Hp     Infinite    0.246 s      
[170] fht_bfly.v_fht_bfly._assert_85:precondition1            covered         N             1    0.006 s      
[171] fht_bfly.v_fht_bfly._assert_86                          proven          Hp     Infinite    0.246 s      
[172] fht_bfly.v_fht_bfly._assert_86:precondition1            covered         Hp            1    0.354 s      
[173] fht_bfly.v_fht_bfly._assert_87                          proven          Hp     Infinite    0.246 s      
[174] fht_bfly.v_fht_bfly._assert_87:precondition1            covered         Hp            1    0.375 s      
[175] fht_bfly.v_fht_bfly._assert_88                          proven          Hp     Infinite    0.246 s      
[176] fht_bfly.v_fht_bfly._assert_88:precondition1            covered         Ht            1    0.017 s      
[177] fht_bfly.v_fht_bfly._assert_89                          proven          Hp     Infinite    0.246 s      
[178] fht_bfly.v_fht_bfly._assert_89:precondition1            covered         Ht            1    0.021 s      
[179] fht_bfly.v_fht_bfly._assert_90                          proven          Hp     Infinite    0.247 s      
[180] fht_bfly.v_fht_bfly._assert_90:precondition1            covered         PRE           1    0.000 s      
[181] fht_bfly.v_fht_bfly._assert_91                          proven          Hp     Infinite    0.247 s      
[182] fht_bfly.v_fht_bfly._assert_91:precondition1            covered         N             1    0.005 s      
[183] fht_bfly.v_fht_bfly._assert_92                          proven          Hp     Infinite    0.247 s      
[184] fht_bfly.v_fht_bfly._assert_92:precondition1            covered         Hp            1    0.369 s      
[185] fht_bfly.v_fht_bfly._assert_93                          proven          Hp     Infinite    0.247 s      
[186] fht_bfly.v_fht_bfly._assert_93:precondition1            covered         Ht            1    0.025 s      
[187] fht_bfly.v_fht_bfly._assert_94                          proven          Hp     Infinite    0.247 s      
[188] fht_bfly.v_fht_bfly._assert_94:precondition1            covered         N             1    0.006 s      
[189] fht_bfly.v_fht_bfly._assert_95                          proven          Hp     Infinite    0.247 s      
[190] fht_bfly.v_fht_bfly._assert_95:precondition1            covered         Hp            1    0.386 s      
[191] fht_bfly.v_fht_bfly._assert_96                          proven          Hp     Infinite    0.248 s      
[192] fht_bfly.v_fht_bfly._assert_96:precondition1            covered         N             1    0.004 s      
[193] fht_bfly.v_fht_bfly._assert_97                          proven          Hp     Infinite    0.248 s      
[194] fht_bfly.v_fht_bfly._assert_97:precondition1            covered         Ht            1    0.037 s      
[195] fht_bfly.v_fht_bfly._assert_98                          proven          Hp     Infinite    0.248 s      
[196] fht_bfly.v_fht_bfly._assert_98:precondition1            covered         Ht            1    0.010 s      
[197] fht_bfly.v_fht_bfly._assert_99                          proven          Hp     Infinite    0.248 s      
[198] fht_bfly.v_fht_bfly._assert_99:precondition1            covered         Hp            1    0.392 s      
[199] fht_bfly.v_fht_bfly._assert_100                         proven          PRE    Infinite    0.000 s      
[200] fht_bfly.v_fht_bfly._assert_100:precondition1           covered         N             1    0.005 s      
[201] fht_bfly.v_fht_bfly._assert_101                         proven          Hp     Infinite    0.248 s      
[202] fht_bfly.v_fht_bfly._assert_101:precondition1           covered         Hp            1    0.392 s      
[203] fht_bfly.v_fht_bfly._assert_102                         proven          PRE    Infinite    0.000 s      
[204] fht_bfly.v_fht_bfly._assert_102:precondition1           covered         Hp            1    0.369 s      
[205] fht_bfly.v_fht_bfly._assert_103                         proven          Hp     Infinite    0.248 s      
[206] fht_bfly.v_fht_bfly._assert_103:precondition1           covered         Ht            1    0.025 s      
[207] fht_bfly.v_fht_bfly._assert_104                         proven          Hp     Infinite    0.249 s      
[208] fht_bfly.v_fht_bfly._assert_104:precondition1           covered         N             1    0.006 s      
[209] fht_bfly.v_fht_bfly._assert_105                         proven          Hp     Infinite    0.249 s      
[210] fht_bfly.v_fht_bfly._assert_105:precondition1           covered         PRE           1    0.000 s      
[211] fht_bfly.v_fht_bfly._assert_106                         proven          Hp     Infinite    0.249 s      
[212] fht_bfly.v_fht_bfly._assert_106:precondition1           covered         Ht            1    0.017 s      
[213] fht_bfly.v_fht_bfly._assert_107                         proven          PRE    Infinite    0.000 s      
[214] fht_bfly.v_fht_bfly._assert_107:precondition1           covered         Hp            1    0.386 s      
[215] fht_bfly.v_fht_bfly._assert_108                         proven          Hp     Infinite    0.249 s      
[216] fht_bfly.v_fht_bfly._assert_108:precondition1           covered         Ht            1    0.040 s      
[217] fht_bfly.v_fht_bfly._assert_109                         proven          Hp     Infinite    0.249 s      
[218] fht_bfly.v_fht_bfly._assert_109:precondition1           covered         PRE           1    0.000 s      
[219] fht_bfly.v_fht_bfly._assert_110                         proven          Hp     Infinite    0.249 s      
[220] fht_bfly.v_fht_bfly._assert_110:precondition1           covered         N             1    0.006 s      
[221] fht_bfly.v_fht_bfly._assert_111                         proven          Hp     Infinite    0.250 s      
[222] fht_bfly.v_fht_bfly._assert_111:precondition1           covered         Hp            1    0.386 s      
[223] fht_bfly.v_fht_bfly._assert_112                         proven          Hp     Infinite    0.250 s      
[224] fht_bfly.v_fht_bfly._assert_112:precondition1           covered         N             1    0.005 s      
[225] fht_bfly.v_fht_bfly._assert_113                         proven          Hp     Infinite    0.250 s      
[226] fht_bfly.v_fht_bfly._assert_113:precondition1           covered         Ht            1    0.043 s      
[227] fht_bfly.v_fht_bfly._assert_114                         proven          Hp     Infinite    0.250 s      
[228] fht_bfly.v_fht_bfly._assert_114:precondition1           covered         N             1    0.004 s      
[229] fht_bfly.v_fht_bfly._assert_115                         proven          Hp     Infinite    0.250 s      
[230] fht_bfly.v_fht_bfly._assert_115:precondition1           covered         N             1    0.008 s      
[231] fht_bfly.v_fht_bfly._assert_116                         proven          Hp     Infinite    0.250 s      
[232] fht_bfly.v_fht_bfly._assert_116:precondition1           covered         N             1    0.004 s      
[233] fht_bfly.v_fht_bfly._assert_117                         proven          Hp     Infinite    0.250 s      
[234] fht_bfly.v_fht_bfly._assert_117:precondition1           covered         PRE           1    0.000 s      
[235] fht_bfly.v_fht_bfly._assert_118                         proven          Hp     Infinite    0.251 s      
[236] fht_bfly.v_fht_bfly._assert_118:precondition1           covered         Ht            1    0.040 s      
[237] fht_bfly.v_fht_bfly._assert_119                         proven          Hp     Infinite    0.251 s      
[238] fht_bfly.v_fht_bfly._assert_119:precondition1           covered         Ht            1    0.047 s      
[239] fht_bfly.v_fht_bfly._assert_120                         proven          Hp     Infinite    0.251 s      
[240] fht_bfly.v_fht_bfly._assert_120:precondition1           covered         Ht            1    0.021 s      
[241] fht_bfly.v_fht_bfly._assert_121                         proven          PRE    Infinite    0.000 s      
[242] fht_bfly.v_fht_bfly._assert_121:precondition1           covered         Hp            1    0.363 s      
[243] fht_bfly.v_fht_bfly._assert_122                         proven          PRE    Infinite    0.000 s      
[244] fht_bfly.v_fht_bfly._assert_122:precondition1           covered         Hp            1    0.363 s      
[245] fht_bfly.v_fht_bfly._assert_123                         proven          PRE    Infinite    0.000 s      
[246] fht_bfly.v_fht_bfly._assert_123:precondition1           covered         N             1    0.005 s      
[247] fht_bfly.v_fht_bfly._assert_124                         proven          Hp     Infinite    0.251 s      
[248] fht_bfly.v_fht_bfly._assert_124:precondition1           covered         Hp            1    0.363 s      
[249] fht_bfly.v_fht_bfly._assert_125                         proven          Hp     Infinite    0.254 s      
[250] fht_bfly.v_fht_bfly._assert_125:precondition1           covered         PRE           1    0.000 s      
[251] fht_bfly.v_fht_bfly._assert_126                         proven          Hp     Infinite    0.255 s      
[252] fht_bfly.v_fht_bfly._assert_126:precondition1           covered         Hp            1    0.369 s      
[253] fht_bfly.v_fht_bfly._assert_127                         proven          Hp     Infinite    0.255 s      
[254] fht_bfly.v_fht_bfly._assert_127:precondition1           covered         Ht            1    0.043 s      
[255] fht_bfly.v_fht_bfly._assert_128                         proven          Hp     Infinite    0.255 s      
[256] fht_bfly.v_fht_bfly._assert_128:precondition1           covered         Hp            1    0.381 s      
[257] fht_bfly.v_fht_bfly._assert_129                         proven          Hp     Infinite    0.255 s      
[258] fht_bfly.v_fht_bfly._assert_129:precondition1           covered         Hp            1    0.386 s      
[259] fht_bfly.v_fht_bfly._assert_130                         proven          PRE    Infinite    0.000 s      
[260] fht_bfly.v_fht_bfly._assert_130:precondition1           covered         Hp            1    0.386 s      
[261] fht_bfly.v_fht_bfly._assert_131                         proven          Hp     Infinite    0.255 s      
[262] fht_bfly.v_fht_bfly._assert_131:precondition1           covered         N             1    0.004 s      
[263] fht_bfly.v_fht_bfly._assert_132                         proven          Hp     Infinite    0.256 s      
[264] fht_bfly.v_fht_bfly._assert_132:precondition1           covered         Hp            1    0.392 s      
[265] fht_bfly.v_fht_bfly._assert_133                         proven          PRE    Infinite    0.000 s      
[266] fht_bfly.v_fht_bfly._assert_133:precondition1           covered         Hp            1    0.375 s      
[267] fht_bfly.v_fht_bfly._assert_134                         proven          Hp     Infinite    0.256 s      
[268] fht_bfly.v_fht_bfly._assert_134:precondition1           covered         N             1    0.004 s      
[269] fht_bfly.v_fht_bfly._assert_135                         proven          Hp     Infinite    0.256 s      
[270] fht_bfly.v_fht_bfly._assert_135:precondition1           covered         Ht            1    0.051 s      
[271] fht_bfly.v_fht_bfly._assert_136                         proven          Hp     Infinite    0.256 s      
[272] fht_bfly.v_fht_bfly._assert_136:precondition1           covered         N             1    0.004 s      
[273] fht_bfly.v_fht_bfly._assert_137                         proven          Hp     Infinite    0.256 s      
[274] fht_bfly.v_fht_bfly._assert_137:precondition1           covered         Ht            1    0.055 s      
[275] fht_bfly.v_fht_bfly._assert_138                         proven          PRE    Infinite    0.000 s      
[276] fht_bfly.v_fht_bfly._assert_138:precondition1           covered         Ht            1    0.055 s      
[277] fht_bfly.v_fht_bfly._assert_139                         proven          Hp     Infinite    0.256 s      
[278] fht_bfly.v_fht_bfly._assert_139:precondition1           covered         N             1    0.006 s      
[279] fht_bfly.v_fht_bfly._assert_140                         proven          PRE    Infinite    0.000 s      
[280] fht_bfly.v_fht_bfly._assert_140:precondition1           covered         Hp            1    0.369 s      
[281] fht_bfly.v_fht_bfly._assert_141                         proven          Hp     Infinite    0.257 s      
[282] fht_bfly.v_fht_bfly._assert_141:precondition1           covered         N             1    0.006 s      
[283] fht_bfly.v_fht_bfly._assert_142                         proven          Hp     Infinite    0.257 s      
[284] fht_bfly.v_fht_bfly._assert_142:precondition1           covered         N             1    0.006 s      
[285] fht_bfly.v_fht_bfly._assert_143                         proven          Hp     Infinite    0.257 s      
[286] fht_bfly.v_fht_bfly._assert_143:precondition1           covered         Ht            1    0.010 s      
[287] fht_bfly.v_fht_bfly._assert_144                         proven          Hp     Infinite    0.257 s      
[288] fht_bfly.v_fht_bfly._assert_144:precondition1           covered         PRE           1    0.000 s      
[289] fht_bfly.v_fht_bfly._assert_145                         proven          Hp     Infinite    0.257 s      
[290] fht_bfly.v_fht_bfly._assert_145:precondition1           covered         N             1    0.005 s      
[291] fht_bfly.v_fht_bfly._assert_146                         proven          Hp     Infinite    0.257 s      
[292] fht_bfly.v_fht_bfly._assert_146:precondition1           covered         Ht            1    0.043 s      
[293] fht_bfly.v_fht_bfly._assert_147                         proven          PRE    Infinite    0.000 s      
[294] fht_bfly.v_fht_bfly._assert_147:precondition1           covered         Hp            1    0.369 s      
[295] fht_bfly.v_fht_bfly._assert_148                         proven          Hp     Infinite    0.258 s      
[296] fht_bfly.v_fht_bfly._assert_148:precondition1           covered         N             1    0.006 s      
[297] fht_bfly.v_fht_bfly._assert_149                         proven          Hp     Infinite    0.258 s      
[298] fht_bfly.v_fht_bfly._assert_149:precondition1           covered         Hp            1    0.381 s      
[299] fht_bfly.v_fht_bfly._assert_150                         proven          Hp     Infinite    0.258 s      
[300] fht_bfly.v_fht_bfly._assert_150:precondition1           covered         Ht            1    0.043 s      
[301] fht_bfly.v_fht_bfly._assert_151                         proven          Hp     Infinite    0.258 s      
[302] fht_bfly.v_fht_bfly._assert_151:precondition1           covered         PRE           1    0.000 s      
[303] fht_bfly.v_fht_bfly._assert_152                         proven          Hp     Infinite    0.258 s      
[304] fht_bfly.v_fht_bfly._assert_152:precondition1           covered         Ht            1    0.059 s      
[305] fht_bfly.v_fht_bfly._assert_153                         proven          Hp     Infinite    0.258 s      
[306] fht_bfly.v_fht_bfly._assert_153:precondition1           covered         N             1    0.006 s      
[307] fht_bfly.v_fht_bfly._assert_154                         proven          Hp     Infinite    0.259 s      
[308] fht_bfly.v_fht_bfly._assert_154:precondition1           covered         Ht            1    0.062 s      
[309] fht_bfly.v_fht_bfly._assert_155                         proven          Hp     Infinite    0.259 s      
[310] fht_bfly.v_fht_bfly._assert_155:precondition1           covered         Ht            1    0.043 s      
[311] fht_bfly.v_fht_bfly._assert_156                         proven          Hp     Infinite    0.259 s      
[312] fht_bfly.v_fht_bfly._assert_156:precondition1           covered         Ht            1    0.010 s      
[313] fht_bfly.v_fht_bfly._assert_157                         proven          Hp     Infinite    0.259 s      
[314] fht_bfly.v_fht_bfly._assert_157:precondition1           covered         Ht            1    0.010 s      
[315] fht_bfly.v_fht_bfly._assert_158                         proven          Hp     Infinite    0.259 s      
[316] fht_bfly.v_fht_bfly._assert_158:precondition1           covered         Ht            1    0.021 s      
[317] fht_bfly.v_fht_bfly._assert_159                         proven          Hp     Infinite    0.259 s      
[318] fht_bfly.v_fht_bfly._assert_159:precondition1           covered         Ht            1    0.055 s      
[319] fht_bfly.v_fht_bfly._assert_160                         proven          Hp     Infinite    0.260 s      
[320] fht_bfly.v_fht_bfly._assert_160:precondition1           covered         N             1    0.004 s      
[321] fht_bfly.v_fht_bfly._assert_161                         proven          Hp     Infinite    0.260 s      
[322] fht_bfly.v_fht_bfly._assert_161:precondition1           covered         N             1    0.006 s      
[323] fht_bfly.v_fht_bfly._assert_162                         proven          Hp     Infinite    0.260 s      
[324] fht_bfly.v_fht_bfly._assert_162:precondition1           covered         N             1    0.006 s      
[325] fht_bfly.v_fht_bfly._assert_163                         proven          Hp     Infinite    0.260 s      
[326] fht_bfly.v_fht_bfly._assert_163:precondition1           covered         Hp            1    0.381 s      
[327] fht_bfly.v_fht_bfly._assert_164                         proven          Hp     Infinite    0.260 s      
[328] fht_bfly.v_fht_bfly._assert_164:precondition1           covered         N             1    0.005 s      
[329] fht_bfly.v_fht_bfly._assert_165                         proven          Hp     Infinite    0.260 s      
[330] fht_bfly.v_fht_bfly._assert_165:precondition1           covered         Ht            1    0.066 s      
[331] fht_bfly.v_fht_bfly._assert_166                         proven          PRE    Infinite    0.000 s      
[332] fht_bfly.v_fht_bfly._assert_166:precondition1           covered         Hp            1    0.369 s      
[333] fht_bfly.v_fht_bfly._assert_167                         proven          Hp     Infinite    0.261 s      
[334] fht_bfly.v_fht_bfly._assert_167:precondition1           covered         N             1    0.005 s      
[335] fht_bfly.v_fht_bfly._assert_168                         proven          Hp     Infinite    0.261 s      
[336] fht_bfly.v_fht_bfly._assert_168:precondition1           covered         Hp            1    0.375 s      
[337] fht_bfly.v_fht_bfly._assert_169                         proven          Hp     Infinite    0.261 s      
[338] fht_bfly.v_fht_bfly._assert_169:precondition1           covered         Hp            1    0.381 s      
[339] fht_bfly.v_fht_bfly._assert_170                         proven          Hp     Infinite    0.261 s      
[340] fht_bfly.v_fht_bfly._assert_170:precondition1           covered         N             1    0.004 s      
[341] fht_bfly.v_fht_bfly._assert_171                         proven          Hp     Infinite    0.261 s      
[342] fht_bfly.v_fht_bfly._assert_171:precondition1           covered         Ht            1    0.070 s      
[343] fht_bfly.v_fht_bfly._assert_172                         proven          PRE    Infinite    0.000 s      
[344] fht_bfly.v_fht_bfly._assert_172:precondition1           covered         Hp            1    0.375 s      
[345] fht_bfly.v_fht_bfly._assert_173                         proven          Hp     Infinite    0.262 s      
[346] fht_bfly.v_fht_bfly._assert_173:precondition1           covered         PRE           1    0.000 s      
[347] fht_bfly.v_fht_bfly._assert_174                         proven          Hp     Infinite    0.262 s      
[348] fht_bfly.v_fht_bfly._assert_174:precondition1           covered         Ht            1    0.014 s      
[349] fht_bfly.v_fht_bfly._assert_175                         proven          Hp     Infinite    0.262 s      
[350] fht_bfly.v_fht_bfly._assert_175:precondition1           covered         Hp            1    0.369 s      
[351] fht_bfly.v_fht_bfly._assert_176                         proven          Hp     Infinite    0.262 s      
[352] fht_bfly.v_fht_bfly._assert_176:precondition1           covered         Hp            1    0.363 s      
[353] fht_bfly.v_fht_bfly._assert_177                         proven          PRE    Infinite    0.000 s      
[354] fht_bfly.v_fht_bfly._assert_177:precondition1           covered         Hp            1    0.363 s      
[355] fht_bfly.v_fht_bfly._assert_178                         proven          PRE    Infinite    0.000 s      
[356] fht_bfly.v_fht_bfly._assert_178:precondition1           covered         Ht            1    0.059 s      
[357] fht_bfly.v_fht_bfly._assert_179                         proven          Hp     Infinite    0.262 s      
[358] fht_bfly.v_fht_bfly._assert_179:precondition1           covered         N             1    0.004 s      
[359] fht_bfly.v_fht_bfly._assert_180                         proven          Hp     Infinite    0.262 s      
[360] fht_bfly.v_fht_bfly._assert_180:precondition1           covered         Hp            1    0.386 s      
[361] fht_bfly.v_fht_bfly._assert_181                         proven          Hp     Infinite    0.263 s      
[362] fht_bfly.v_fht_bfly._assert_181:precondition1           covered         Hp            1    0.386 s      
[363] fht_bfly.v_fht_bfly._assert_182                         proven          Hp     Infinite    0.263 s      
[364] fht_bfly.v_fht_bfly._assert_182:precondition1           covered         Ht            1    0.076 s      
[365] fht_bfly.v_fht_bfly._assert_183                         proven          Hp     Infinite    0.263 s      
[366] fht_bfly.v_fht_bfly._assert_183:precondition1           covered         Ht            1    0.080 s      
[367] fht_bfly.v_fht_bfly._assert_184                         proven          Hp     Infinite    0.263 s      
[368] fht_bfly.v_fht_bfly._assert_184:precondition1           covered         N             1    0.004 s      
[369] fht_bfly.v_fht_bfly._assert_185                         proven          Hp     Infinite    0.263 s      
[370] fht_bfly.v_fht_bfly._assert_185:precondition1           covered         Ht            1    0.055 s      
[371] fht_bfly.v_fht_bfly._assert_186                         proven          Hp     Infinite    0.264 s      
[372] fht_bfly.v_fht_bfly._assert_186:precondition1           covered         Hp            1    0.392 s      
[373] fht_bfly.v_fht_bfly._assert_187                         proven          Hp     Infinite    0.264 s      
[374] fht_bfly.v_fht_bfly._assert_187:precondition1           covered         Ht            1    0.043 s      
[375] fht_bfly.v_fht_bfly._assert_188                         proven          Hp     Infinite    0.264 s      
[376] fht_bfly.v_fht_bfly._assert_188:precondition1           covered         Ht            1    0.051 s      
[377] fht_bfly.v_fht_bfly._assert_189                         proven          Hp     Infinite    0.264 s      
[378] fht_bfly.v_fht_bfly._assert_189:precondition1           covered         Hp            1    0.386 s      
[379] fht_bfly.v_fht_bfly._assert_190                         proven          Hp     Infinite    0.264 s      
[380] fht_bfly.v_fht_bfly._assert_190:precondition1           covered         N             1    0.004 s      
[381] fht_bfly.v_fht_bfly._assert_191                         proven          Hp     Infinite    0.264 s      
[382] fht_bfly.v_fht_bfly._assert_191:precondition1           covered         Ht            1    0.070 s      
[383] fht_bfly.v_fht_bfly._assert_192                         proven          Hp     Infinite    0.265 s      
[384] fht_bfly.v_fht_bfly._assert_192:precondition1           covered         Hp            1    0.381 s      
[385] fht_bfly.v_fht_bfly._assert_193                         proven          Hp     Infinite    0.265 s      
[386] fht_bfly.v_fht_bfly._assert_193:precondition1           covered         Ht            1    0.010 s      
[387] fht_bfly.v_fht_bfly._assert_194                         proven          PRE    Infinite    0.000 s      
[388] fht_bfly.v_fht_bfly._assert_194:precondition1           covered         Hp            1    0.369 s      
[389] fht_bfly.v_fht_bfly._assert_195                         proven          Hp     Infinite    0.265 s      
[390] fht_bfly.v_fht_bfly._assert_195:precondition1           covered         Ht            1    0.043 s      
[391] fht_bfly.v_fht_bfly._assert_196                         proven          Hp     Infinite    0.265 s      
[392] fht_bfly.v_fht_bfly._assert_196:precondition1           covered         Hp            1    0.354 s      
[393] fht_bfly.v_fht_bfly._assert_197                         proven          Hp     Infinite    0.265 s      
[394] fht_bfly.v_fht_bfly._assert_197:precondition1           covered         Ht            1    0.070 s      
[395] fht_bfly.v_fht_bfly._assert_198                         proven          Hp     Infinite    0.269 s      
[396] fht_bfly.v_fht_bfly._assert_198:precondition1           covered         Ht            1    0.084 s      
[397] fht_bfly.v_fht_bfly._assert_199                         proven          Hp     Infinite    0.269 s      
[398] fht_bfly.v_fht_bfly._assert_199:precondition1           covered         Ht            1    0.087 s      
[399] fht_bfly.v_fht_bfly._assert_200                         proven          Hp     Infinite    0.269 s      
[400] fht_bfly.v_fht_bfly._assert_200:precondition1           covered         Ht            1    0.066 s      
[401] fht_bfly.v_fht_bfly._assert_201                         proven          Hp     Infinite    0.270 s      
[402] fht_bfly.v_fht_bfly._assert_201:precondition1           covered         Ht            1    0.010 s      
[403] fht_bfly.v_fht_bfly._assert_202                         proven          Hp     Infinite    0.270 s      
[404] fht_bfly.v_fht_bfly._assert_202:precondition1           covered         Ht            1    0.090 s      
[405] fht_bfly.v_fht_bfly._assert_203                         proven          Hp     Infinite    0.270 s      
[406] fht_bfly.v_fht_bfly._assert_203:precondition1           covered         Hp            1    0.381 s      
[407] fht_bfly.v_fht_bfly._assert_204                         proven          Hp     Infinite    0.270 s      
[408] fht_bfly.v_fht_bfly._assert_204:precondition1           covered         N             1    0.005 s      
[409] fht_bfly.v_fht_bfly._assert_205                         proven          Hp     Infinite    0.270 s      
[410] fht_bfly.v_fht_bfly._assert_205:precondition1           covered         Ht            1    0.010 s      
[411] fht_bfly.v_fht_bfly._assert_206                         proven          Hp     Infinite    0.271 s      
[412] fht_bfly.v_fht_bfly._assert_206:precondition1           covered         Ht            1    0.095 s      
[413] fht_bfly.v_fht_bfly._assert_207                         proven          Hp     Infinite    0.271 s      
[414] fht_bfly.v_fht_bfly._assert_207:precondition1           covered         N             1    0.004 s      
[415] fht_bfly.v_fht_bfly._assert_208                         proven          Hp     Infinite    0.271 s      
[416] fht_bfly.v_fht_bfly._assert_208:precondition1           covered         N             1    0.004 s      
[417] fht_bfly.v_fht_bfly._assert_209                         proven          Hp     Infinite    0.271 s      
[418] fht_bfly.v_fht_bfly._assert_209:precondition1           covered         Ht            1    0.084 s      
[419] fht_bfly.v_fht_bfly._assert_210                         proven          Hp     Infinite    0.271 s      
[420] fht_bfly.v_fht_bfly._assert_210:precondition1           covered         N             1    0.006 s      
[421] fht_bfly.v_fht_bfly._assert_211                         proven          Hp     Infinite    0.271 s      
[422] fht_bfly.v_fht_bfly._assert_211:precondition1           covered         N             1    0.006 s      
[423] fht_bfly.v_fht_bfly._assert_212                         proven          Hp     Infinite    0.271 s      
[424] fht_bfly.v_fht_bfly._assert_212:precondition1           covered         Ht            1    0.043 s      
[425] fht_bfly.v_fht_bfly._assert_213                         proven          Hp     Infinite    0.272 s      
[426] fht_bfly.v_fht_bfly._assert_213:precondition1           covered         Hp            1    0.386 s      
[427] fht_bfly.v_fht_bfly._assert_214                         proven          Hp     Infinite    0.272 s      
[428] fht_bfly.v_fht_bfly._assert_214:precondition1           covered         PRE           1    0.000 s      
[429] fht_bfly.v_fht_bfly._assert_215                         proven          Hp     Infinite    0.272 s      
[430] fht_bfly.v_fht_bfly._assert_215:precondition1           covered         Ht            1    0.051 s      
[431] fht_bfly.v_fht_bfly._assert_216                         proven          Hp     Infinite    0.272 s      
[432] fht_bfly.v_fht_bfly._assert_216:precondition1           covered         Ht            1    0.066 s      
[433] fht_bfly.v_fht_bfly._assert_217                         proven          Hp     Infinite    0.272 s      
[434] fht_bfly.v_fht_bfly._assert_217:precondition1           covered         Ht            1    0.010 s      
[435] fht_bfly.v_fht_bfly._assert_218                         proven          Hp     Infinite    0.273 s      
[436] fht_bfly.v_fht_bfly._assert_218:precondition1           covered         Ht            1    0.098 s      
[437] fht_bfly.v_fht_bfly._assert_219                         proven          Hp     Infinite    0.273 s      
[438] fht_bfly.v_fht_bfly._assert_219:precondition1           covered         N             1    0.006 s      
[439] fht_bfly.v_fht_bfly._assert_220                         proven          Hp     Infinite    0.273 s      
[440] fht_bfly.v_fht_bfly._assert_220:precondition1           covered         Hp            1    0.386 s      
[441] fht_bfly.v_fht_bfly._assert_221                         proven          Hp     Infinite    0.273 s      
[442] fht_bfly.v_fht_bfly._assert_221:precondition1           covered         Ht            1    0.084 s      
[443] fht_bfly.v_fht_bfly._assert_222                         proven          Hp     Infinite    0.273 s      
[444] fht_bfly.v_fht_bfly._assert_222:precondition1           covered         Ht            1    0.033 s      
[445] fht_bfly.v_fht_bfly._assert_223                         proven          Hp     Infinite    0.273 s      
[446] fht_bfly.v_fht_bfly._assert_223:precondition1           covered         Ht            1    0.051 s      
[447] fht_bfly.v_fht_bfly._assert_224                         proven          Hp     Infinite    0.273 s      
[448] fht_bfly.v_fht_bfly._assert_224:precondition1           covered         Ht            1    0.102 s      
[449] fht_bfly.v_fht_bfly._assert_225                         proven          Hp     Infinite    0.274 s      
[450] fht_bfly.v_fht_bfly._assert_225:precondition1           covered         Ht            1    0.104 s      
[451] fht_bfly.v_fht_bfly._assert_226                         proven          Hp     Infinite    0.274 s      
[452] fht_bfly.v_fht_bfly._assert_226:precondition1           covered         Ht            1    0.051 s      
[453] fht_bfly.v_fht_bfly._assert_227                         proven          Hp     Infinite    0.274 s      
[454] fht_bfly.v_fht_bfly._assert_227:precondition1           covered         Ht            1    0.108 s      
[455] fht_bfly.v_fht_bfly._assert_228                         proven          Hp     Infinite    0.274 s      
[456] fht_bfly.v_fht_bfly._assert_228:precondition1           covered         N             1    0.005 s      
[457] fht_bfly.v_fht_bfly._assert_229                         proven          Hp     Infinite    0.274 s      
[458] fht_bfly.v_fht_bfly._assert_229:precondition1           covered         Ht            1    0.066 s      
[459] fht_bfly.v_fht_bfly._assert_230                         proven          Hp     Infinite    0.274 s      
[460] fht_bfly.v_fht_bfly._assert_230:precondition1           covered         Ht            1    0.112 s      
[461] fht_bfly.v_fht_bfly._assert_231                         proven          Hp     Infinite    0.275 s      
[462] fht_bfly.v_fht_bfly._assert_231:precondition1           covered         Ht            1    0.112 s      
[463] fht_bfly.v_fht_bfly._assert_232                         proven          Hp     Infinite    0.275 s      
[464] fht_bfly.v_fht_bfly._assert_232:precondition1           covered         Mpcustom4         1  0.021 s    
[465] fht_bfly.v_fht_bfly._assert_233                         proven          Hp     Infinite    0.275 s      
[466] fht_bfly.v_fht_bfly._assert_233:precondition1           covered         Bm            1    0.009 s      
[467] fht_bfly.v_fht_bfly._assert_234                         proven          Hp     Infinite    0.275 s      
[468] fht_bfly.v_fht_bfly._assert_234:precondition1           covered         Mpcustom4         1  0.026 s    
[469] fht_bfly.v_fht_bfly._assert_235                         proven          Hp     Infinite    0.275 s      
[470] fht_bfly.v_fht_bfly._assert_235:precondition1           covered         Mpcustom4         1  0.021 s    
[471] fht_bfly.v_fht_bfly._assert_236                         proven          Hp     Infinite    0.275 s      
[472] fht_bfly.v_fht_bfly._assert_236:precondition1           covered         Mpcustom4         1  0.017 s    
[473] fht_bfly.v_fht_bfly._assert_237                         cex             N             3    0.004 s      
[474] fht_bfly.v_fht_bfly._assert_237:precondition1           covered         N             3    0.004 s      
[475] fht_bfly.v_fht_bfly._assert_238                         cex             N             4    0.004 s      
[476] fht_bfly.v_fht_bfly._assert_238:precondition1           covered         N         3 - 4    0.004 s      
[477] fht_bfly.v_fht_bfly._assert_239                         cex             Ht            3    0.708 s      
[478] fht_bfly.v_fht_bfly._assert_239:precondition1           covered         Ht            3    0.714 s      
[479] fht_bfly.v_fht_bfly._assert_240                         cex             Ht            5    1.971 s      
[480] fht_bfly.v_fht_bfly._assert_240:precondition1           covered         Ht            5    1.971 s      
[481] fht_bfly.v_fht_bfly._assert_241                         cex             Ht            5    1.976 s      
[482] fht_bfly.v_fht_bfly._assert_241:precondition1           covered         Ht            5    1.976 s      
[483] fht_bfly.v_fht_bfly._assert_242                         cex             Ht            5    1.976 s      
[484] fht_bfly.v_fht_bfly._assert_242:precondition1           covered         Ht            5    1.976 s      
[485] fht_bfly.v_fht_bfly._assert_243                         cex             Ht            3    0.737 s      
[486] fht_bfly.v_fht_bfly._assert_243:precondition1           covered         Ht            3    0.737 s      
[487] fht_bfly.v_fht_bfly._assert_244                         cex             Ht            5    1.984 s      
[488] fht_bfly.v_fht_bfly._assert_244:precondition1           covered         Ht            5    1.984 s      
[489] fht_bfly.v_fht_bfly._assert_245                         cex             Ht            5    1.984 s      
[490] fht_bfly.v_fht_bfly._assert_245:precondition1           covered         Ht            5    1.984 s      
[491] fht_bfly.v_fht_bfly._assert_246                         cex             Ht            5    1.984 s      
[492] fht_bfly.v_fht_bfly._assert_246:precondition1           covered         Ht            5    1.984 s      
[493] fht_bfly.v_fht_bfly._assert_247                         cex             Ht            5    1.976 s      
[494] fht_bfly.v_fht_bfly._assert_247:precondition1           covered         Ht            5    1.976 s      
[495] fht_bfly.v_fht_bfly._assert_248                         cex             Ht            5    1.992 s      
[496] fht_bfly.v_fht_bfly._assert_248:precondition1           covered         Ht            5    1.992 s      
[497] fht_bfly.v_fht_bfly._assert_249                         cex             Ht            5    1.992 s      
[498] fht_bfly.v_fht_bfly._assert_249:precondition1           covered         Ht            5    1.992 s      
[499] fht_bfly.v_fht_bfly._assert_250                         cex             Ht            5    1.992 s      
[500] fht_bfly.v_fht_bfly._assert_250:precondition1           covered         Ht            5    1.992 s      
[501] fht_bfly.v_fht_bfly._assert_251                         cex             Ht            5    1.998 s      
[502] fht_bfly.v_fht_bfly._assert_251:precondition1           covered         Ht            5    1.998 s      
[503] fht_bfly.v_fht_bfly._assert_252                         cex             Ht            5    1.998 s      
[504] fht_bfly.v_fht_bfly._assert_252:precondition1           covered         Ht            5    1.998 s      
[505] fht_bfly.v_fht_bfly._assert_253                         cex             Ht            5    2.008 s      
[506] fht_bfly.v_fht_bfly._assert_253:precondition1           covered         Ht            5    2.008 s      
[507] fht_bfly.v_fht_bfly._assert_254                         cex             Ht            5    1.976 s      
[508] fht_bfly.v_fht_bfly._assert_254:precondition1           covered         Ht            5    1.976 s      
[509] fht_bfly.v_fht_bfly._assert_255                         cex             Ht            5    1.976 s      
[510] fht_bfly.v_fht_bfly._assert_255:precondition1           covered         Ht            5    1.976 s      
[511] fht_bfly.v_fht_bfly._assert_256                         cex             Ht            4    1.519 s      
[512] fht_bfly.v_fht_bfly._assert_256:precondition1           covered         Ht            4    1.524 s      
[513] fht_bfly.v_fht_bfly._assert_257                         cex             Ht            4    1.529 s      
[514] fht_bfly.v_fht_bfly._assert_257:precondition1           covered         Ht            4    1.529 s      
[515] fht_bfly.v_fht_bfly._assert_258                         cex             Ht            2    0.210 s      
[516] fht_bfly.v_fht_bfly._assert_258:precondition1           covered         Ht            2    0.210 s      
[517] fht_bfly.v_fht_bfly._assert_259                         cex             Ht            2    0.210 s      
[518] fht_bfly.v_fht_bfly._assert_259:precondition1           covered         Ht            2    0.210 s      
[519] fht_bfly.v_fht_bfly._assert_260                         proven          Hp     Infinite    0.276 s      
[520] fht_bfly.v_fht_bfly._assert_260:precondition1           covered         Mpcustom4         1  0.012 s    
[521] fht_bfly.v_fht_bfly._assert_261                         cex             Ht            5    2.016 s      
[522] fht_bfly.v_fht_bfly._assert_261:precondition1           covered         Ht            5    2.016 s      
[523] fht_bfly.v_fht_bfly._assert_262                         cex             Ht            5    2.021 s      
[524] fht_bfly.v_fht_bfly._assert_262:precondition1           covered         Ht            5    2.021 s      
[525] fht_bfly.v_fht_bfly._assert_263                         cex             Ht            3    0.747 s      
[526] fht_bfly.v_fht_bfly._assert_263:precondition1           covered         Ht            3    0.747 s      
[527] fht_bfly.v_fht_bfly._assert_264                         cex             Ht            2    0.217 s      
[528] fht_bfly.v_fht_bfly._assert_264:precondition1           covered         Ht            2    0.217 s      
[529] fht_bfly.v_fht_bfly._assert_265                         cex             Ht            5    2.027 s      
[530] fht_bfly.v_fht_bfly._assert_265:precondition1           covered         Ht            5    2.027 s      
[531] fht_bfly.v_fht_bfly._assert_266                         cex             Ht            5    2.027 s      
[532] fht_bfly.v_fht_bfly._assert_266:precondition1           covered         Ht            5    2.027 s      
[533] fht_bfly.v_fht_bfly._assert_267                         cex             Ht            5    2.027 s      
[534] fht_bfly.v_fht_bfly._assert_267:precondition1           covered         Ht            5    2.027 s      
[535] fht_bfly.v_fht_bfly._assert_268                         cex             Ht            5    2.039 s      
[536] fht_bfly.v_fht_bfly._assert_268:precondition1           covered         Ht            5    2.039 s      
[537] fht_bfly.v_fht_bfly._assert_269                         cex             Ht            5    2.039 s      
[538] fht_bfly.v_fht_bfly._assert_269:precondition1           covered         Ht            5    2.039 s      
[539] fht_bfly.v_fht_bfly._assert_270                         cex             Ht            5    2.045 s      
[540] fht_bfly.v_fht_bfly._assert_270:precondition1           covered         Ht            5    2.045 s      
[541] fht_bfly.v_fht_bfly._assert_271                         cex             Ht            5    2.049 s      
[542] fht_bfly.v_fht_bfly._assert_271:precondition1           covered         Ht            5    2.049 s      
[543] fht_bfly.v_fht_bfly._assert_272                         cex             Ht            5    2.056 s      
[544] fht_bfly.v_fht_bfly._assert_272:precondition1           covered         Ht            5    2.056 s      
[545] fht_bfly.v_fht_bfly._assert_273                         cex             Ht            5    2.049 s      
[546] fht_bfly.v_fht_bfly._assert_273:precondition1           covered         Ht            5    2.049 s      
[547] fht_bfly.v_fht_bfly._assert_274                         cex             Ht            4    1.536 s      
[548] fht_bfly.v_fht_bfly._assert_274:precondition1           covered         Ht            4    1.536 s      
[549] fht_bfly.v_fht_bfly._assert_275                         cex             Ht            5    2.064 s      
[550] fht_bfly.v_fht_bfly._assert_275:precondition1           covered         Ht            5    2.064 s      
[551] fht_bfly.v_fht_bfly._assert_276                         cex             Ht            5    1.992 s      
[552] fht_bfly.v_fht_bfly._assert_276:precondition1           covered         Ht            5    1.992 s      
[553] fht_bfly.v_fht_bfly._assert_277                         cex             Ht            5    2.064 s      
[554] fht_bfly.v_fht_bfly._assert_277:precondition1           covered         Ht            5    2.064 s      
[555] fht_bfly.v_fht_bfly._assert_278                         cex             Ht            2    0.223 s      
[556] fht_bfly.v_fht_bfly._assert_278:precondition1           covered         Ht            2    0.223 s      
[557] fht_bfly.v_fht_bfly._assert_279                         cex             Ht            5    2.072 s      
[558] fht_bfly.v_fht_bfly._assert_279:precondition1           covered         Ht            5    2.072 s      
[559] fht_bfly.v_fht_bfly._assert_280                         cex             Ht            4    1.542 s      
[560] fht_bfly.v_fht_bfly._assert_280:precondition1           covered         Ht            4    1.542 s      
[561] fht_bfly.v_fht_bfly._assert_281                         cex             Ht            5    2.078 s      
[562] fht_bfly.v_fht_bfly._assert_281:precondition1           covered         Ht            5    2.078 s      
[563] fht_bfly.v_fht_bfly._assert_282                         cex             Ht            5    2.078 s      
[564] fht_bfly.v_fht_bfly._assert_282:precondition1           covered         Ht            5    2.078 s      
[565] fht_bfly.v_fht_bfly._assert_283                         cex             Ht            5    2.078 s      
[566] fht_bfly.v_fht_bfly._assert_283:precondition1           covered         Ht            5    2.078 s      
[567] fht_bfly.v_fht_bfly._assert_284                         cex             Ht            4    1.548 s      
[568] fht_bfly.v_fht_bfly._assert_284:precondition1           covered         Ht            4    1.548 s      
[569] fht_bfly.v_fht_bfly._assert_285                         cex             Ht            4    1.554 s      
[570] fht_bfly.v_fht_bfly._assert_285:precondition1           covered         Ht            4    1.554 s      
[571] fht_bfly.v_fht_bfly._assert_286                         cex             Ht            2    0.210 s      
[572] fht_bfly.v_fht_bfly._assert_286:precondition1           covered         Ht            2    0.210 s      
[573] fht_bfly.v_fht_bfly._assert_287                         cex             Ht            2    0.210 s      
[574] fht_bfly.v_fht_bfly._assert_287:precondition1           covered         Ht            2    0.210 s      
[575] fht_bfly.v_fht_bfly._assert_288                         cex             Ht            2    0.229 s      
[576] fht_bfly.v_fht_bfly._assert_288:precondition1           covered         Ht            2    0.229 s      
[577] fht_bfly.v_fht_bfly._assert_289                         cex             Ht            2    0.235 s      
[578] fht_bfly.v_fht_bfly._assert_289:precondition1           covered         Ht            2    0.235 s      
[579] fht_bfly.v_fht_bfly._assert_290                         cex             Ht            5    2.086 s      
[580] fht_bfly.v_fht_bfly._assert_290:precondition1           covered         Ht            5    2.086 s      
[581] fht_bfly.v_fht_bfly._assert_291                         cex             Ht            5    2.092 s      
[582] fht_bfly.v_fht_bfly._assert_291:precondition1           covered         Ht            5    2.092 s      
[583] fht_bfly.v_fht_bfly._assert_292                         cex             Ht            5    2.100 s      
[584] fht_bfly.v_fht_bfly._assert_292:precondition1           covered         Ht            5    2.100 s      
[585] fht_bfly.v_fht_bfly._assert_293                         cex             Ht            4    1.559 s      
[586] fht_bfly.v_fht_bfly._assert_293:precondition1           covered         Ht            4    1.559 s      
[587] fht_bfly.v_fht_bfly._assert_294                         cex             Ht            5    2.108 s      
[588] fht_bfly.v_fht_bfly._assert_294:precondition1           covered         Ht            5    2.108 s      
[589] fht_bfly.v_fht_bfly._assert_295                         cex             Ht            4    1.559 s      
[590] fht_bfly.v_fht_bfly._assert_295:precondition1           covered         Ht            4    1.559 s      
[591] fht_bfly.v_fht_bfly._assert_296                         cex             Ht            4    1.565 s      
[592] fht_bfly.v_fht_bfly._assert_296:precondition1           covered         Ht            4    1.565 s      
[593] fht_bfly.v_fht_bfly._assert_297                         cex             Ht            4    1.571 s      
[594] fht_bfly.v_fht_bfly._assert_297:precondition1           covered         Ht            4    1.571 s      
[595] fht_bfly.v_fht_bfly._assert_298                         cex             Ht            4    1.571 s      
[596] fht_bfly.v_fht_bfly._assert_298:precondition1           covered         Ht            4    1.571 s      
[597] fht_bfly.v_fht_bfly._assert_299                         cex             Ht            4    1.536 s      
[598] fht_bfly.v_fht_bfly._assert_299:precondition1           covered         Ht            4    1.536 s      
[599] fht_bfly.v_fht_bfly._assert_300                         cex             Ht            2    0.210 s      
[600] fht_bfly.v_fht_bfly._assert_300:precondition1           covered         Ht            2    0.210 s      
[601] fht_bfly.v_fht_bfly._assert_301                         cex             Ht            4    1.571 s      
[602] fht_bfly.v_fht_bfly._assert_301:precondition1           covered         Ht            4    1.571 s      
[603] fht_bfly.v_fht_bfly._assert_302                         cex             Ht            4    1.559 s      
[604] fht_bfly.v_fht_bfly._assert_302:precondition1           covered         Ht            4    1.559 s      
[605] fht_bfly.v_fht_bfly._assert_303                         cex             Ht            2    0.251 s      
[606] fht_bfly.v_fht_bfly._assert_303:precondition1           covered         Ht            2    0.251 s      
[607] fht_bfly.v_fht_bfly._assert_304                         cex             Ht            2    0.255 s      
[608] fht_bfly.v_fht_bfly._assert_304:precondition1           covered         Ht            2    0.255 s      
[609] fht_bfly.v_fht_bfly._assert_305                         cex             Ht            4    1.577 s      
[610] fht_bfly.v_fht_bfly._assert_305:precondition1           covered         Ht            4    1.577 s      
[611] fht_bfly.v_fht_bfly._assert_306                         cex             Ht            3    0.755 s      
[612] fht_bfly.v_fht_bfly._assert_306:precondition1           covered         Ht            3    0.755 s      
[613] fht_bfly.v_fht_bfly._assert_307                         cex             Ht            5    2.113 s      
[614] fht_bfly.v_fht_bfly._assert_307:precondition1           covered         Ht            5    2.113 s      
[615] fht_bfly.v_fht_bfly._assert_308                         cex             Ht            4    1.554 s      
[616] fht_bfly.v_fht_bfly._assert_308:precondition1           covered         Ht            4    1.554 s      
[617] fht_bfly.v_fht_bfly._assert_309                         cex             Ht            3    0.774 s      
[618] fht_bfly.v_fht_bfly._assert_309:precondition1           covered         Ht            3    0.774 s      
[619] fht_bfly.v_fht_bfly._assert_310                         cex             Ht            5    2.120 s      
[620] fht_bfly.v_fht_bfly._assert_310:precondition1           covered         Ht            5    2.120 s      
[621] fht_bfly.v_fht_bfly._assert_311                         cex             Ht            3    1.121 s      
[622] fht_bfly.v_fht_bfly._assert_311:precondition1           covered         Ht            3    1.121 s      
[623] fht_bfly.v_fht_bfly._assert_312                         cex             Ht            3    1.126 s      
[624] fht_bfly.v_fht_bfly._assert_312:precondition1           covered         Ht            3    1.126 s      
[625] fht_bfly.v_fht_bfly._assert_313                         cex             Ht            3    0.747 s      
[626] fht_bfly.v_fht_bfly._assert_313:precondition1           covered         Ht            3    0.747 s      
[627] fht_bfly.v_fht_bfly._assert_314                         cex             Ht            3    1.134 s      
[628] fht_bfly.v_fht_bfly._assert_314:precondition1           covered         Ht            3    1.134 s      
[629] fht_bfly.v_fht_bfly._assert_315                         cex             Ht            2    0.261 s      
[630] fht_bfly.v_fht_bfly._assert_315:precondition1           covered         Ht            2    0.261 s      
[631] fht_bfly.v_fht_bfly._assert_316                         cex             Ht            2    0.266 s      
[632] fht_bfly.v_fht_bfly._assert_316:precondition1           covered         Ht            2    0.266 s      
[633] fht_bfly.v_fht_bfly._assert_317                         cex             Ht            2    0.405 s      
[634] fht_bfly.v_fht_bfly._assert_317:precondition1           covered         Ht            2    0.405 s      
[635] fht_bfly.v_fht_bfly._assert_318                         cex             Ht            4    1.583 s      
[636] fht_bfly.v_fht_bfly._assert_318:precondition1           covered         Ht            4    1.583 s      
[637] fht_bfly.v_fht_bfly._assert_319                         cex             Ht            4    1.583 s      
[638] fht_bfly.v_fht_bfly._assert_319:precondition1           covered         Ht            4    1.583 s      
[639] fht_bfly.v_fht_bfly._assert_320                         cex             Ht            3    1.134 s      
[640] fht_bfly.v_fht_bfly._assert_320:precondition1           covered         Ht            3    1.134 s      
[641] fht_bfly.v_fht_bfly._assert_321                         cex             Ht            5    2.113 s      
[642] fht_bfly.v_fht_bfly._assert_321:precondition1           covered         Ht            5    2.113 s      
[643] fht_bfly.v_fht_bfly._assert_322                         cex             Ht            4    1.583 s      
[644] fht_bfly.v_fht_bfly._assert_322:precondition1           covered         Ht            4    1.583 s      
[645] fht_bfly.v_fht_bfly._assert_323                         cex             Ht            5    2.027 s      
[646] fht_bfly.v_fht_bfly._assert_323:precondition1           covered         Ht            5    2.027 s      
[647] fht_bfly.v_fht_bfly._assert_324                         cex             Ht            5    2.113 s      
[648] fht_bfly.v_fht_bfly._assert_324:precondition1           covered         Ht            5    2.113 s      
[649] fht_bfly.v_fht_bfly._assert_325                         cex             Ht            5    2.113 s      
[650] fht_bfly.v_fht_bfly._assert_325:precondition1           covered         Ht            5    2.113 s      
[651] fht_bfly.v_fht_bfly._assert_326                         cex             L             3    0.017 s      
[652] fht_bfly.v_fht_bfly._assert_326:precondition1           covered         L             3    0.012 s      
[653] fht_bfly.v_fht_bfly._assert_327                         cex             Ht            3    1.142 s      
[654] fht_bfly.v_fht_bfly._assert_327:precondition1           covered         Ht            3    1.142 s      
[655] fht_bfly.v_fht_bfly._assert_328                         cex             Ht            5    2.113 s      
[656] fht_bfly.v_fht_bfly._assert_328:precondition1           covered         Ht            5    2.113 s      
[657] fht_bfly.v_fht_bfly._assert_329                         cex             Ht            5    2.113 s      
[658] fht_bfly.v_fht_bfly._assert_329:precondition1           covered         Ht            5    2.113 s      
[659] fht_bfly.v_fht_bfly._assert_330                         cex             Ht            5    2.127 s      
[660] fht_bfly.v_fht_bfly._assert_330:precondition1           covered         Ht            5    2.127 s      
[661] fht_bfly.v_fht_bfly._assert_331                         cex             Ht            5    2.134 s      
[662] fht_bfly.v_fht_bfly._assert_331:precondition1           covered         Ht            5    2.134 s      
[663] fht_bfly.v_fht_bfly._assert_332                         cex             Ht            5    2.039 s      
[664] fht_bfly.v_fht_bfly._assert_332:precondition1           covered         Ht            5    2.039 s      
[665] fht_bfly.v_fht_bfly._assert_333                         cex             Ht            3    1.148 s      
[666] fht_bfly.v_fht_bfly._assert_333:precondition1           covered         Ht            3    1.148 s      
[667] fht_bfly.v_fht_bfly._assert_334                         cex             Ht            3    1.154 s      
[668] fht_bfly.v_fht_bfly._assert_334:precondition1           covered         Ht            3    1.154 s      
[669] fht_bfly.v_fht_bfly._assert_335                         cex             Ht            5    2.039 s      
[670] fht_bfly.v_fht_bfly._assert_335:precondition1           covered         Ht            5    2.039 s      
[671] fht_bfly.v_fht_bfly._assert_336                         cex             Ht            5    2.039 s      
[672] fht_bfly.v_fht_bfly._assert_336:precondition1           covered         Ht            5    2.039 s      
[673] fht_bfly.v_fht_bfly._assert_337                         cex             Ht            5    2.140 s      
[674] fht_bfly.v_fht_bfly._assert_337:precondition1           covered         Ht            5    2.140 s      
[675] fht_bfly.v_fht_bfly._assert_338                         cex             Ht            5    1.976 s      
[676] fht_bfly.v_fht_bfly._assert_338:precondition1           covered         Ht            5    1.976 s      
[677] fht_bfly.v_fht_bfly._assert_339                         cex             Ht            5    2.145 s      
[678] fht_bfly.v_fht_bfly._assert_339:precondition1           covered         Ht            5    2.145 s      
[679] fht_bfly.v_fht_bfly._assert_340                         cex             Ht            5    2.151 s      
[680] fht_bfly.v_fht_bfly._assert_340:precondition1           covered         Ht            5    2.151 s      
[681] fht_bfly.v_fht_bfly._assert_341                         cex             Ht            5    2.157 s      
[682] fht_bfly.v_fht_bfly._assert_341:precondition1           covered         Ht            5    2.157 s      
[683] fht_bfly.v_fht_bfly._assert_342                         cex             Ht            5    2.162 s      
[684] fht_bfly.v_fht_bfly._assert_342:precondition1           covered         Ht            5    2.162 s      
[685] fht_bfly.v_fht_bfly._assert_343                         cex             Ht            5    1.976 s      
[686] fht_bfly.v_fht_bfly._assert_343:precondition1           covered         Ht            5    1.976 s      
[687] fht_bfly.v_fht_bfly._assert_344                         cex             Ht            5    1.976 s      
[688] fht_bfly.v_fht_bfly._assert_344:precondition1           covered         Ht            5    1.976 s      
[689] fht_bfly.v_fht_bfly._assert_345                         cex             Ht            3    0.737 s      
[690] fht_bfly.v_fht_bfly._assert_345:precondition1           covered         Ht            3    0.737 s      
[691] fht_bfly.v_fht_bfly._assert_346                         cex             Ht            5    1.976 s      
[692] fht_bfly.v_fht_bfly._assert_346:precondition1           covered         Ht            5    1.976 s      
[693] fht_bfly.v_fht_bfly._assert_347                         cex             Ht            5    2.049 s      
[694] fht_bfly.v_fht_bfly._assert_347:precondition1           covered         Ht            5    2.049 s      
[695] fht_bfly.v_fht_bfly._assert_348                         cex             Ht            5    1.984 s      
[696] fht_bfly.v_fht_bfly._assert_348:precondition1           covered         Ht            5    1.984 s      
[697] fht_bfly.v_fht_bfly._assert_349                         cex             Ht            5    2.169 s      
[698] fht_bfly.v_fht_bfly._assert_349:precondition1           covered         Ht            5    2.169 s      
[699] fht_bfly.v_fht_bfly._assert_350                         cex             Ht            4    1.590 s      
[700] fht_bfly.v_fht_bfly._assert_350:precondition1           covered         Ht            4    1.590 s      
[701] fht_bfly.v_fht_bfly._assert_351                         cex             Ht            5    2.175 s      
[702] fht_bfly.v_fht_bfly._assert_351:precondition1           covered         Ht            5    2.175 s      
[703] fht_bfly.v_fht_bfly._assert_352                         cex             Ht            5    2.169 s      
[704] fht_bfly.v_fht_bfly._assert_352:precondition1           covered         Ht            5    2.169 s      
[705] fht_bfly.v_fht_bfly._assert_353                         cex             Ht            5    2.181 s      
[706] fht_bfly.v_fht_bfly._assert_353:precondition1           covered         Ht            5    2.181 s      
[707] fht_bfly.v_fht_bfly._assert_354                         cex             Ht            5    2.127 s      
[708] fht_bfly.v_fht_bfly._assert_354:precondition1           covered         Ht            5    2.127 s      
[709] fht_bfly.v_fht_bfly._assert_355                         cex             Ht            5    2.064 s      
[710] fht_bfly.v_fht_bfly._assert_355:precondition1           covered         Ht            5    2.064 s      
[711] fht_bfly.v_fht_bfly._assert_356                         cex             Ht            4    1.596 s      
[712] fht_bfly.v_fht_bfly._assert_356:precondition1           covered         Ht            4    1.596 s      
[713] fht_bfly.v_fht_bfly._assert_357                         cex             Ht            4    1.602 s      
[714] fht_bfly.v_fht_bfly._assert_357:precondition1           covered         Ht            4    1.602 s      
[715] fht_bfly.v_fht_bfly._assert_358                         cex             Ht            4    1.607 s      
[716] fht_bfly.v_fht_bfly._assert_358:precondition1           covered         Ht            4    1.607 s      
[717] fht_bfly.v_fht_bfly._assert_359                         cex             Ht            5    2.064 s      
[718] fht_bfly.v_fht_bfly._assert_359:precondition1           covered         Ht            5    2.064 s      
[719] fht_bfly.v_fht_bfly._assert_360                         cex             Ht            4    1.596 s      
[720] fht_bfly.v_fht_bfly._assert_360:precondition1           covered         Ht            4    1.596 s      
[721] fht_bfly.v_fht_bfly._assert_361                         cex             Ht            5    2.187 s      
[722] fht_bfly.v_fht_bfly._assert_361:precondition1           covered         Ht            5    2.187 s      
[723] fht_bfly.v_fht_bfly._assert_362                         cex             Ht            4    1.596 s      
[724] fht_bfly.v_fht_bfly._assert_362:precondition1           covered         Ht            4    1.596 s      
[725] fht_bfly.v_fht_bfly._assert_363                         cex             Ht            5    2.064 s      
[726] fht_bfly.v_fht_bfly._assert_363:precondition1           covered         Ht            5    2.064 s      
[727] fht_bfly.v_fht_bfly._assert_364                         cex             Ht            3    1.162 s      
[728] fht_bfly.v_fht_bfly._assert_364:precondition1           covered         Ht            3    1.162 s      
[729] fht_bfly.v_fht_bfly._assert_365                         cex             L         3 - 8    0.296 s      
[730] fht_bfly.v_fht_bfly._assert_365:precondition1           covered         L         3 - 8    0.291 s      
[731] fht_bfly.v_fht_bfly._assert_366                         cex             Ht            5    2.194 s      
[732] fht_bfly.v_fht_bfly._assert_366:precondition1           covered         Ht            5    2.194 s      
[733] fht_bfly.v_fht_bfly._assert_367                         cex             Ht            5    2.194 s      
[734] fht_bfly.v_fht_bfly._assert_367:precondition1           covered         Ht            5    2.194 s      
[735] fht_bfly.v_fht_bfly._assert_368                         cex             Mpcustom4         1  0.009 s    
[736] fht_bfly.v_fht_bfly._assert_368:precondition1           covered         Mpcustom4         1  0.009 s    
[737] fht_bfly.v_fht_bfly._assert_369                         cex             Ht            4    1.613 s      
[738] fht_bfly.v_fht_bfly._assert_369:precondition1           covered         Ht            4    1.613 s      
[739] fht_bfly.v_fht_bfly._assert_370                         cex             Ht            4    1.613 s      
[740] fht_bfly.v_fht_bfly._assert_370:precondition1           covered         Ht            4    1.613 s      
[741] fht_bfly.v_fht_bfly._assert_371                         cex             Ht            4    1.613 s      
[742] fht_bfly.v_fht_bfly._assert_371:precondition1           covered         Ht            4    1.613 s      
[743] fht_bfly.v_fht_bfly._assert_372                         cex             Ht            4    1.613 s      
[744] fht_bfly.v_fht_bfly._assert_372:precondition1           covered         Ht            4    1.613 s      
[745] fht_bfly.v_fht_bfly._assert_373                         cex             Ht            4    1.621 s      
[746] fht_bfly.v_fht_bfly._assert_373:precondition1           covered         Ht            4    1.621 s      
[747] fht_bfly.v_fht_bfly._assert_374                         cex             Ht            4    1.626 s      
[748] fht_bfly.v_fht_bfly._assert_374:precondition1           covered         Ht            4    1.626 s      
[749] fht_bfly.v_fht_bfly._assert_375                         cex             Ht            5    2.194 s      
[750] fht_bfly.v_fht_bfly._assert_375:precondition1           covered         Ht            5    2.194 s      
[751] fht_bfly.v_fht_bfly._assert_376                         cex             Ht            4    1.633 s      
[752] fht_bfly.v_fht_bfly._assert_376:precondition1           covered         Ht            4    1.633 s      
[753] fht_bfly.v_fht_bfly._assert_377                         cex             Ht            4    1.638 s      
[754] fht_bfly.v_fht_bfly._assert_377:precondition1           covered         Ht            4    1.638 s      
[755] fht_bfly.v_fht_bfly._assert_378                         cex             Ht            4    1.613 s      
[756] fht_bfly.v_fht_bfly._assert_378:precondition1           covered         Ht            4    1.613 s      
[757] fht_bfly.v_fht_bfly._assert_379                         cex             Ht            4    1.613 s      
[758] fht_bfly.v_fht_bfly._assert_379:precondition1           covered         Ht            4    1.613 s      
[759] fht_bfly.v_fht_bfly._assert_380                         cex             Ht            4    1.613 s      
[760] fht_bfly.v_fht_bfly._assert_380:precondition1           covered         Ht            4    1.613 s      
[761] fht_bfly.v_fht_bfly._assert_381                         cex             Ht            4    1.613 s      
[762] fht_bfly.v_fht_bfly._assert_381:precondition1           covered         Ht            4    1.613 s      
[763] fht_bfly.v_fht_bfly._assert_382                         cex             Ht            4    1.613 s      
[764] fht_bfly.v_fht_bfly._assert_382:precondition1           covered         Ht            4    1.613 s      
[765] fht_bfly.v_fht_bfly._assert_383                         cex             Ht            4    1.613 s      
[766] fht_bfly.v_fht_bfly._assert_383:precondition1           covered         Ht            4    1.613 s      
[767] fht_bfly.v_fht_bfly._assert_384                         cex             Ht            4    1.644 s      
[768] fht_bfly.v_fht_bfly._assert_384:precondition1           covered         Ht            4    1.644 s      
[769] fht_bfly.v_fht_bfly._assert_385                         cex             Ht            4    1.613 s      
[770] fht_bfly.v_fht_bfly._assert_385:precondition1           covered         Ht            4    1.613 s      
[771] fht_bfly.v_fht_bfly._assert_386                         cex             Ht            4    1.613 s      
[772] fht_bfly.v_fht_bfly._assert_386:precondition1           covered         Ht            4    1.613 s      
[773] fht_bfly.v_fht_bfly._assert_387                         cex             Ht            5    2.202 s      
[774] fht_bfly.v_fht_bfly._assert_387:precondition1           covered         Ht            5    2.202 s      
[775] fht_bfly.v_fht_bfly._assert_388                         cex             Ht            5    2.202 s      
[776] fht_bfly.v_fht_bfly._assert_388:precondition1           covered         Ht            5    2.202 s      
[777] fht_bfly.v_fht_bfly._assert_389                         cex             Ht            4    1.542 s      
[778] fht_bfly.v_fht_bfly._assert_389:precondition1           covered         Ht            4    1.542 s      
[779] fht_bfly.v_fht_bfly._assert_390                         cex             Ht            3    1.170 s      
[780] fht_bfly.v_fht_bfly._assert_390:precondition1           covered         Ht            3    1.170 s      
[781] fht_bfly.v_fht_bfly._assert_391                         cex             Ht            5    2.209 s      
[782] fht_bfly.v_fht_bfly._assert_391:precondition1           covered         Ht            5    2.209 s      
[783] fht_bfly.v_fht_bfly._assert_392                         cex             Ht            4    1.626 s      
[784] fht_bfly.v_fht_bfly._assert_392:precondition1           covered         Ht            4    1.626 s      
[785] fht_bfly.v_fht_bfly._assert_393                         cex             Ht            5    2.194 s      
[786] fht_bfly.v_fht_bfly._assert_393:precondition1           covered         Ht            5    2.194 s      
[787] fht_bfly.v_fht_bfly._assert_394                         cex             Ht            5    2.202 s      
[788] fht_bfly.v_fht_bfly._assert_394:precondition1           covered         Ht            5    2.202 s      
[789] fht_bfly.v_fht_bfly._assert_395                         cex             Ht            4    1.621 s      
[790] fht_bfly.v_fht_bfly._assert_395:precondition1           covered         Ht            4    1.621 s      
[791] fht_bfly.v_fht_bfly._assert_396                         cex             Ht            5    2.216 s      
[792] fht_bfly.v_fht_bfly._assert_396:precondition1           covered         Ht            5    2.216 s      
[793] fht_bfly.v_fht_bfly._assert_397                         cex             Ht            5    2.221 s      
[794] fht_bfly.v_fht_bfly._assert_397:precondition1           covered         Ht            5    2.221 s      
[795] fht_bfly.v_fht_bfly._assert_398                         cex             Ht            4    1.542 s      
[796] fht_bfly.v_fht_bfly._assert_398:precondition1           covered         Ht            4    1.542 s      
[797] fht_bfly.v_fht_bfly._assert_399                         cex             Ht            4    1.644 s      
[798] fht_bfly.v_fht_bfly._assert_399:precondition1           covered         Ht            4    1.644 s      
[799] fht_bfly.v_fht_bfly._assert_400                         cex             Ht            4    1.633 s      
[800] fht_bfly.v_fht_bfly._assert_400:precondition1           covered         Ht            4    1.633 s      
[801] fht_bfly.v_fht_bfly._assert_401                         cex             Ht            5    2.209 s      
[802] fht_bfly.v_fht_bfly._assert_401:precondition1           covered         Ht            5    2.209 s      
[803] fht_bfly.v_fht_bfly._assert_402                         cex             Ht            4    1.644 s      
[804] fht_bfly.v_fht_bfly._assert_402:precondition1           covered         Ht            4    1.644 s      
[805] fht_bfly.v_fht_bfly._assert_403                         cex             Ht            5    2.209 s      
[806] fht_bfly.v_fht_bfly._assert_403:precondition1           covered         Ht            5    2.209 s      
[807] fht_bfly.v_fht_bfly._assert_404                         cex             Ht            5    2.202 s      
[808] fht_bfly.v_fht_bfly._assert_404:precondition1           covered         Ht            5    2.202 s      
[809] fht_bfly.v_fht_bfly._assert_405                         cex             Ht            3    1.170 s      
[810] fht_bfly.v_fht_bfly._assert_405:precondition1           covered         Ht            3    1.170 s      
[811] fht_bfly.v_fht_bfly._assert_406                         cex             Ht            5    2.202 s      
[812] fht_bfly.v_fht_bfly._assert_406:precondition1           covered         Ht            5    2.202 s      
[813] fht_bfly.v_fht_bfly._assert_407                         cex             Ht            5    2.228 s      
[814] fht_bfly.v_fht_bfly._assert_407:precondition1           covered         Ht            5    2.228 s      
[815] fht_bfly.v_fht_bfly._assert_408                         cex             Ht            5    2.228 s      
[816] fht_bfly.v_fht_bfly._assert_408:precondition1           covered         Ht            5    2.228 s      
[817] fht_bfly.v_fht_bfly._assert_409                         cex             Ht            5    2.228 s      
[818] fht_bfly.v_fht_bfly._assert_409:precondition1           covered         Ht            5    2.228 s      
[819] fht_bfly.v_fht_bfly._assert_410                         cex             Ht            4    1.650 s      
[820] fht_bfly.v_fht_bfly._assert_410:precondition1           covered         Ht            4    1.650 s      
[821] fht_bfly.v_fht_bfly._assert_411                         cex             Ht            5    2.235 s      
[822] fht_bfly.v_fht_bfly._assert_411:precondition1           covered         Ht            5    2.235 s      
[823] fht_bfly.v_fht_bfly._assert_412                         cex             Ht            5    2.242 s      
[824] fht_bfly.v_fht_bfly._assert_412:precondition1           covered         Ht            5    2.242 s      
[825] fht_bfly.v_fht_bfly._assert_413                         cex             Ht            5    2.221 s      
[826] fht_bfly.v_fht_bfly._assert_413:precondition1           covered         Ht            5    2.221 s      
[827] fht_bfly.v_fht_bfly._assert_414                         cex             Ht            5    2.249 s      
[828] fht_bfly.v_fht_bfly._assert_414:precondition1           covered         Ht            5    2.249 s      
[829] fht_bfly.v_fht_bfly._assert_415                         cex             Ht            3    1.178 s      
[830] fht_bfly.v_fht_bfly._assert_415:precondition1           covered         Ht            3    1.178 s      
[831] fht_bfly.v_fht_bfly._assert_416                         cex             Ht            4    1.656 s      
[832] fht_bfly.v_fht_bfly._assert_416:precondition1           covered         Ht            4    1.656 s      
[833] fht_bfly.v_fht_bfly._assert_417                         cex             Ht            5    2.255 s      
[834] fht_bfly.v_fht_bfly._assert_417:precondition1           covered         Ht            5    2.255 s      
[835] fht_bfly.v_fht_bfly._assert_418                         cex             Ht            4    1.626 s      
[836] fht_bfly.v_fht_bfly._assert_418:precondition1           covered         Ht            4    1.626 s      
[837] fht_bfly.v_fht_bfly._assert_419                         cex             Ht            3    1.184 s      
[838] fht_bfly.v_fht_bfly._assert_419:precondition1           covered         Ht            3    1.184 s      
[839] fht_bfly.v_fht_bfly._assert_420                         cex             Ht            2    0.210 s      
[840] fht_bfly.v_fht_bfly._assert_420:precondition1           covered         Ht            2    0.210 s      
[841] fht_bfly.v_fht_bfly._assert_421                         cex             Ht            3    1.189 s      
[842] fht_bfly.v_fht_bfly._assert_421:precondition1           covered         Ht            3    1.189 s      
[843] fht_bfly.v_fht_bfly._assert_422                         cex             Ht            2    0.410 s      
[844] fht_bfly.v_fht_bfly._assert_422:precondition1           covered         Ht            2    0.410 s      
[845] fht_bfly.v_fht_bfly._assert_423                         cex             Ht            5    2.255 s      
[846] fht_bfly.v_fht_bfly._assert_423:precondition1           covered         Ht            5    2.255 s      
[847] fht_bfly.v_fht_bfly._assert_424                         cex             Ht            5    2.255 s      
[848] fht_bfly.v_fht_bfly._assert_424:precondition1           covered         Ht            5    2.255 s      
[849] fht_bfly.v_fht_bfly._assert_425                         cex             Ht            2    0.415 s      
[850] fht_bfly.v_fht_bfly._assert_425:precondition1           covered         Ht            2    0.415 s      
[851] fht_bfly.v_fht_bfly._assert_426                         cex             Ht            2    0.420 s      
[852] fht_bfly.v_fht_bfly._assert_426:precondition1           covered         Ht            2    0.420 s      
[853] fht_bfly.v_fht_bfly._assert_427                         cex             Ht            2    0.426 s      
[854] fht_bfly.v_fht_bfly._assert_427:precondition1           covered         Ht            2    0.426 s      
[855] fht_bfly.v_fht_bfly._assert_428                         cex             Bm            2    0.318 s      
[856] fht_bfly.v_fht_bfly._assert_428:precondition1           covered         Bm            2    0.318 s      
[857] fht_bfly.v_fht_bfly._assert_429                         cex             Bm            2    0.323 s      
[858] fht_bfly.v_fht_bfly._assert_429:precondition1           covered         Bm            2    0.323 s      
[859] fht_bfly.v_fht_bfly._assert_430                         cex             Ht            2    0.577 s      
[860] fht_bfly.v_fht_bfly._assert_430:precondition1           covered         Ht            2    0.577 s      
[861] fht_bfly.v_fht_bfly._assert_431                         cex             Ht            2    0.582 s      
[862] fht_bfly.v_fht_bfly._assert_431:precondition1           covered         Ht            2    0.582 s      
[863] fht_bfly.v_fht_bfly._assert_432                         cex             Ht            5    2.228 s      
[864] fht_bfly.v_fht_bfly._assert_432:precondition1           covered         Ht            5    2.228 s      
[865] fht_bfly.v_fht_bfly._assert_433                         cex             Ht            4    1.638 s      
[866] fht_bfly.v_fht_bfly._assert_433:precondition1           covered         Ht            4    1.638 s      
[867] fht_bfly.v_fht_bfly._assert_434                         cex             Ht            4    1.638 s      
[868] fht_bfly.v_fht_bfly._assert_434:precondition1           covered         Ht            4    1.638 s      
[869] fht_bfly.v_fht_bfly._assert_435                         cex             Ht            2    0.210 s      
[870] fht_bfly.v_fht_bfly._assert_435:precondition1           covered         Ht            2    0.210 s      
[871] fht_bfly.v_fht_bfly._assert_436                         cex             Ht            2    0.599 s      
[872] fht_bfly.v_fht_bfly._assert_436:precondition1           covered         Ht            2    0.599 s      
[873] fht_bfly.v_fht_bfly._assert_437                         cex             Ht            4    1.663 s      
[874] fht_bfly.v_fht_bfly._assert_437:precondition1           covered         Ht            4    1.663 s      
[875] fht_bfly.v_fht_bfly._assert_438                         cex             Ht            5    2.078 s      
[876] fht_bfly.v_fht_bfly._assert_438:precondition1           covered         Ht            5    2.078 s      
[877] fht_bfly.v_fht_bfly._assert_439                         cex             Ht            5    2.262 s      
[878] fht_bfly.v_fht_bfly._assert_439:precondition1           covered         Ht            5    2.262 s      
[879] fht_bfly.v_fht_bfly._assert_440                         cex             Ht            4    1.669 s      
[880] fht_bfly.v_fht_bfly._assert_440:precondition1           covered         Ht            4    1.669 s      
[881] fht_bfly.v_fht_bfly._assert_441                         cex             Ht            4    1.663 s      
[882] fht_bfly.v_fht_bfly._assert_441:precondition1           covered         Ht            4    1.663 s      
[883] fht_bfly.v_fht_bfly._assert_442                         cex             Ht            5    2.262 s      
[884] fht_bfly.v_fht_bfly._assert_442:precondition1           covered         Ht            5    2.262 s      
[885] fht_bfly.v_fht_bfly._assert_443                         cex             Ht            4    1.663 s      
[886] fht_bfly.v_fht_bfly._assert_443:precondition1           covered         Ht            4    1.663 s      
[887] fht_bfly.v_fht_bfly._assert_444                         cex             Ht            5    2.268 s      
[888] fht_bfly.v_fht_bfly._assert_444:precondition1           covered         Ht            5    2.268 s      
[889] fht_bfly.v_fht_bfly._assert_445                         cex             Ht            5    2.273 s      
[890] fht_bfly.v_fht_bfly._assert_445:precondition1           covered         Ht            5    2.273 s      
[891] fht_bfly.v_fht_bfly._assert_446                         cex             Ht            4    1.674 s      
[892] fht_bfly.v_fht_bfly._assert_446:precondition1           covered         Ht            4    1.674 s      
[893] fht_bfly.v_fht_bfly._assert_447                         cex             Ht            4    1.548 s      
[894] fht_bfly.v_fht_bfly._assert_447:precondition1           covered         Ht            4    1.548 s      
[895] fht_bfly.v_fht_bfly._assert_448                         cex             Ht            5    2.279 s      
[896] fht_bfly.v_fht_bfly._assert_448:precondition1           covered         Ht            5    2.279 s      
[897] fht_bfly.v_fht_bfly._assert_449                         cex             Ht            4    1.663 s      
[898] fht_bfly.v_fht_bfly._assert_449:precondition1           covered         Ht            4    1.663 s      
[899] fht_bfly.v_fht_bfly._assert_450                         cex             Ht            5    2.284 s      
[900] fht_bfly.v_fht_bfly._assert_450:precondition1           covered         Ht            5    2.284 s      
[901] fht_bfly.v_fht_bfly._assert_451                         cex             Ht            3    1.189 s      
[902] fht_bfly.v_fht_bfly._assert_451:precondition1           covered         Ht            3    1.189 s      
[903] fht_bfly.v_fht_bfly._assert_452                         cex             Ht            4    1.680 s      
[904] fht_bfly.v_fht_bfly._assert_452:precondition1           covered         Ht            4    1.680 s      
[905] fht_bfly.v_fht_bfly._assert_453                         cex             Ht            5    2.249 s      
[906] fht_bfly.v_fht_bfly._assert_453:precondition1           covered         Ht            5    2.249 s      
[907] fht_bfly.v_fht_bfly._assert_454                         cex             Ht            5    2.216 s      
[908] fht_bfly.v_fht_bfly._assert_454:precondition1           covered         Ht            5    2.216 s      
[909] fht_bfly.v_fht_bfly._assert_455                         cex             Ht            2    0.611 s      
[910] fht_bfly.v_fht_bfly._assert_455:precondition1           covered         Ht            2    0.611 s      
[911] fht_bfly.v_fht_bfly._assert_456                         cex             Ht            5    2.284 s      
[912] fht_bfly.v_fht_bfly._assert_456:precondition1           covered         Ht            5    2.284 s      
[913] fht_bfly.v_fht_bfly._assert_457                         cex             Ht            3    1.170 s      
[914] fht_bfly.v_fht_bfly._assert_457:precondition1           covered         Ht            3    1.170 s      
[915] fht_bfly.v_fht_bfly._assert_458                         cex             Ht            2    0.599 s      
[916] fht_bfly.v_fht_bfly._assert_458:precondition1           covered         Ht            2    0.599 s      
[917] fht_bfly.v_fht_bfly._assert_459                         cex             Ht            5    2.291 s      
[918] fht_bfly.v_fht_bfly._assert_459:precondition1           covered         Ht            5    2.291 s      
[919] fht_bfly.v_fht_bfly._assert_460                         cex             Ht            5    2.296 s      
[920] fht_bfly.v_fht_bfly._assert_460:precondition1           covered         Ht            5    2.296 s      
[921] fht_bfly.v_fht_bfly._assert_461                         cex             Ht            5    2.262 s      
[922] fht_bfly.v_fht_bfly._assert_461:precondition1           covered         Ht            5    2.262 s      
[923] fht_bfly.v_fht_bfly._assert_462                         cex             Ht            5    2.302 s      
[924] fht_bfly.v_fht_bfly._assert_462:precondition1           covered         Ht            5    2.302 s      
[925] fht_bfly.v_fht_bfly._assert_463                         cex             Ht            5    2.308 s      
[926] fht_bfly.v_fht_bfly._assert_463:precondition1           covered         Ht            5    2.308 s      
[927] fht_bfly.v_fht_bfly._assert_464                         cex             Ht            5    2.313 s      
[928] fht_bfly.v_fht_bfly._assert_464:precondition1           covered         Ht            5    2.313 s      
[929] fht_bfly.v_fht_bfly._assert_465                         cex             Ht            5    2.319 s      
[930] fht_bfly.v_fht_bfly._assert_465:precondition1           covered         Ht            5    2.319 s      
[931] fht_bfly.v_fht_bfly._assert_466                         cex             Ht            5    2.324 s      
[932] fht_bfly.v_fht_bfly._assert_466:precondition1           covered         Ht            5    2.324 s      
[933] fht_bfly.v_fht_bfly._assert_467                         cex             Ht            5    2.329 s      
[934] fht_bfly.v_fht_bfly._assert_467:precondition1           covered         Ht            5    2.329 s      
[935] fht_bfly.v_fht_bfly._assert_468                         cex             Ht            5    2.335 s      
[936] fht_bfly.v_fht_bfly._assert_468:precondition1           covered         Ht            5    2.335 s      
[937] fht_bfly.v_fht_bfly._assert_469                         cex             Ht            5    2.340 s      
[938] fht_bfly.v_fht_bfly._assert_469:precondition1           covered         Ht            5    2.340 s      
[939] fht_bfly.v_fht_bfly._assert_470                         cex             Ht            5    2.346 s      
[940] fht_bfly.v_fht_bfly._assert_470:precondition1           covered         Ht            5    2.346 s      
[941] fht_bfly.v_fht_bfly._assert_471                         cex             Ht            5    2.351 s      
[942] fht_bfly.v_fht_bfly._assert_471:precondition1           covered         Ht            5    2.351 s      
[943] fht_bfly.v_fht_bfly._assert_472                         cex             Ht            5    2.357 s      
[944] fht_bfly.v_fht_bfly._assert_472:precondition1           covered         Ht            5    2.357 s      
[945] fht_bfly.v_fht_bfly._assert_473                         cex             Ht            5    2.216 s      
[946] fht_bfly.v_fht_bfly._assert_473:precondition1           covered         Ht            5    2.216 s      
[947] fht_bfly.v_fht_bfly._assert_474                         cex             Ht            4    1.686 s      
[948] fht_bfly.v_fht_bfly._assert_474:precondition1           covered         Ht            4    1.686 s      
[949] fht_bfly.v_fht_bfly._assert_475                         cex             Ht            5    2.362 s      
[950] fht_bfly.v_fht_bfly._assert_475:precondition1           covered         Ht            5    2.362 s      
[951] fht_bfly.v_fht_bfly._assert_476                         cex             Ht            5    2.262 s      
[952] fht_bfly.v_fht_bfly._assert_476:precondition1           covered         Ht            5    2.262 s      
[953] fht_bfly.v_fht_bfly._assert_477                         cex             Ht            4    1.686 s      
[954] fht_bfly.v_fht_bfly._assert_477:precondition1           covered         Ht            4    1.686 s      
[955] fht_bfly.v_fht_bfly._assert_478                         cex             Ht            5    2.368 s      
[956] fht_bfly.v_fht_bfly._assert_478:precondition1           covered         Ht            5    2.368 s      
[957] fht_bfly.v_fht_bfly._assert_479                         cex             Ht            5    2.262 s      
[958] fht_bfly.v_fht_bfly._assert_479:precondition1           covered         Ht            5    2.262 s      
[959] fht_bfly.v_fht_bfly._assert_480                         cex             Ht            5    2.373 s      
[960] fht_bfly.v_fht_bfly._assert_480:precondition1           covered         Ht            5    2.373 s      
[961] fht_bfly.v_fht_bfly._assert_481                         cex             Ht            4    1.693 s      
[962] fht_bfly.v_fht_bfly._assert_481:precondition1           covered         Ht            4    1.693 s      
[963] fht_bfly.v_fht_bfly._assert_482                         cex             Ht            4    1.693 s      
[964] fht_bfly.v_fht_bfly._assert_482:precondition1           covered         Ht            4    1.693 s      
[965] fht_bfly.v_fht_bfly._assert_483                         cex             Ht            5    2.378 s      
[966] fht_bfly.v_fht_bfly._assert_483:precondition1           covered         Ht            5    2.378 s      
[967] fht_bfly.v_fht_bfly._assert_484                         cex             Ht            5    2.384 s      
[968] fht_bfly.v_fht_bfly._assert_484:precondition1           covered         Ht            5    2.384 s      
[969] fht_bfly.v_fht_bfly._assert_485                         cex             Ht            5    2.389 s      
[970] fht_bfly.v_fht_bfly._assert_485:precondition1           covered         Ht            5    2.389 s      
[971] fht_bfly.v_fht_bfly._assert_486                         cex             Ht            5    2.394 s      
[972] fht_bfly.v_fht_bfly._assert_486:precondition1           covered         Ht            5    2.394 s      
[973] fht_bfly.v_fht_bfly._assert_487                         cex             Ht            5    2.400 s      
[974] fht_bfly.v_fht_bfly._assert_487:precondition1           covered         Ht            5    2.400 s      
[975] fht_bfly.v_fht_bfly._assert_488                         cex             Ht            5    2.162 s      
[976] fht_bfly.v_fht_bfly._assert_488:precondition1           covered         Ht            5    2.162 s      
[977] fht_bfly.v_fht_bfly._assert_489                         cex             Ht            5    2.284 s      
[978] fht_bfly.v_fht_bfly._assert_489:precondition1           covered         Ht            5    2.284 s      
[979] fht_bfly.v_fht_bfly._assert_490                         proven          PRE    Infinite    0.000 s      
[980] fht_bfly.v_fht_bfly._assert_490:precondition1           unreachable     PRE    Infinite    0.000 s      
[981] fht_bfly.v_fht_bfly._assert_491                         proven          PRE    Infinite    0.000 s      
[982] fht_bfly.v_fht_bfly._assert_491:precondition1           unreachable     PRE    Infinite    0.000 s      
[983] fht_bfly.v_fht_bfly._assert_492                         cex             Ht            4    1.571 s      
[984] fht_bfly.v_fht_bfly._assert_492:precondition1           covered         Ht            4    1.571 s      
[985] fht_bfly.v_fht_bfly._assert_493                         cex             Ht            5    2.405 s      
[986] fht_bfly.v_fht_bfly._assert_493:precondition1           covered         Ht            5    2.405 s      
[987] fht_bfly.v_fht_bfly._assert_494                         cex             Ht            5    2.411 s      
[988] fht_bfly.v_fht_bfly._assert_494:precondition1           covered         Ht            5    2.411 s      
[989] fht_bfly.v_fht_bfly._assert_495                         cex             Ht            5    2.416 s      
[990] fht_bfly.v_fht_bfly._assert_495:precondition1           covered         Ht            5    2.416 s      
[991] fht_bfly.v_fht_bfly._assert_496                         cex             Ht            5    2.422 s      
[992] fht_bfly.v_fht_bfly._assert_496:precondition1           covered         Ht            5    2.422 s      
[993] fht_bfly.v_fht_bfly._assert_497                         cex             Ht            4    1.699 s      
[994] fht_bfly.v_fht_bfly._assert_497:precondition1           covered         Ht            4    1.699 s      
[995] fht_bfly.v_fht_bfly._assert_498                         cex             Ht            4    1.650 s      
[996] fht_bfly.v_fht_bfly._assert_498:precondition1           covered         Ht            4    1.650 s      
[997] fht_bfly.v_fht_bfly._assert_499                         cex             Ht            4    1.704 s      
[998] fht_bfly.v_fht_bfly._assert_499:precondition1           covered         Ht            4    1.704 s      
[999] fht_bfly.v_fht_bfly._assert_500                         cex             L         4 - 9    0.296 s      
[1000] fht_bfly.v_fht_bfly._assert_500:precondition1          covered         L         4 - 9    0.296 s      
[1001] fht_bfly.v_fht_bfly._assert_501                        cex             Ht            5    2.284 s      
[1002] fht_bfly.v_fht_bfly._assert_501:precondition1          covered         Ht            5    2.284 s      
[1003] fht_bfly.v_fht_bfly._assert_502                        proven          PRE    Infinite    0.000 s      
[1004] fht_bfly.v_fht_bfly._assert_502:precondition1          unreachable     PRE    Infinite    0.000 s      
[1005] fht_bfly.v_fht_bfly._assert_503                        proven          PRE    Infinite    0.000 s      
[1006] fht_bfly.v_fht_bfly._assert_503:precondition1          unreachable     PRE    Infinite    0.000 s      
[1007] fht_bfly.v_fht_bfly._assert_504                        proven          PRE    Infinite    0.000 s      
[1008] fht_bfly.v_fht_bfly._assert_504:precondition1          unreachable     PRE    Infinite    0.000 s      
[1009] fht_bfly.v_fht_bfly._assert_505                        cex             Bm            2    0.217 s      
[1010] fht_bfly.v_fht_bfly._assert_505:precondition1          covered         Bm            2    0.217 s      
[1011] fht_bfly.v_fht_bfly._assert_506                        cex             L             2    0.017 s      
[1012] fht_bfly.v_fht_bfly._assert_506:precondition1          covered         Bm            2    0.212 s      
[1013] fht_bfly.v_fht_bfly._assert_507                        cex             Ht            2    0.255 s      
[1014] fht_bfly.v_fht_bfly._assert_507:precondition1          covered         Ht            2    0.255 s      
[1015] fht_bfly.v_fht_bfly._assert_508                        cex             Ht            4    1.709 s      
[1016] fht_bfly.v_fht_bfly._assert_508:precondition1          covered         Ht            4    1.709 s      
[1017] fht_bfly.v_fht_bfly._assert_509                        cex             Ht            2    0.616 s      
[1018] fht_bfly.v_fht_bfly._assert_509:precondition1          covered         Ht            2    0.616 s      
[1019] fht_bfly.v_fht_bfly._assert_510                        cex             Ht            2    0.639 s      
[1020] fht_bfly.v_fht_bfly._assert_510:precondition1          covered         Ht            2    0.639 s      
[1021] fht_bfly.v_fht_bfly._assert_511                        cex             Ht            4    1.714 s      
[1022] fht_bfly.v_fht_bfly._assert_511:precondition1          covered         Ht            4    1.644 s      
[1023] fht_bfly.v_fht_bfly._assert_512                        cex             Ht            4    1.720 s      
[1024] fht_bfly.v_fht_bfly._assert_512:precondition1          covered         Ht            4    1.638 s      
[1025] fht_bfly.v_fht_bfly._assert_513                        cex             Ht            3    1.170 s      
[1026] fht_bfly.v_fht_bfly._assert_513:precondition1          covered         Ht            3    1.170 s      
[1027] fht_bfly.v_fht_bfly._assert_514                        cex             Ht            5    2.021 s      
[1028] fht_bfly.v_fht_bfly._assert_514:precondition1          covered         Ht            5    2.021 s      
[1029] fht_bfly.v_fht_bfly._assert_515                        cex             Ht            5    2.064 s      
[1030] fht_bfly.v_fht_bfly._assert_515:precondition1          covered         Ht            5    2.064 s      
[1031] fht_bfly.v_fht_bfly._assert_516                        cex             Ht            5    2.021 s      
[1032] fht_bfly.v_fht_bfly._assert_516:precondition1          covered         Ht            5    2.021 s      
[1033] fht_bfly.v_fht_bfly._assert_517                        cex             Ht            4    1.726 s      
[1034] fht_bfly.v_fht_bfly._assert_517:precondition1          covered         Ht            4    1.726 s      
[1035] fht_bfly.v_fht_bfly._assert_518                        cex             Ht            5    2.064 s      
[1036] fht_bfly.v_fht_bfly._assert_518:precondition1          covered         Ht            5    2.064 s      
[1037] fht_bfly.v_fht_bfly._assert_519                        cex             Ht            4    1.559 s      
[1038] fht_bfly.v_fht_bfly._assert_519:precondition1          covered         Ht            4    1.559 s      
[1039] fht_bfly.v_fht_bfly._assert_520                        cex             Ht            4    1.559 s      
[1040] fht_bfly.v_fht_bfly._assert_520:precondition1          covered         Ht            4    1.559 s      
[1041] fht_bfly.v_fht_bfly._assert_521                        cex             Ht            4    1.731 s      
[1042] fht_bfly.v_fht_bfly._assert_521:precondition1          covered         Ht            4    1.731 s      
[1043] fht_bfly.v_fht_bfly._assert_522                        cex             Ht            5    2.064 s      
[1044] fht_bfly.v_fht_bfly._assert_522:precondition1          covered         Ht            5    2.064 s      
[1045] fht_bfly.v_fht_bfly._assert_523                        cex             Ht            5    2.427 s      
[1046] fht_bfly.v_fht_bfly._assert_523:precondition1          covered         Ht            5    2.427 s      
[1047] fht_bfly.v_fht_bfly._assert_524                        cex             Ht            5    2.064 s      
[1048] fht_bfly.v_fht_bfly._assert_524:precondition1          covered         Ht            5    2.064 s      
[1049] fht_bfly.v_fht_bfly._assert_525                        cex             Ht            3    1.202 s      
[1050] fht_bfly.v_fht_bfly._assert_525:precondition1          covered         Ht            3    1.202 s      
[1051] fht_bfly.v_fht_bfly._assert_526                        cex             Ht            3    1.208 s      
[1052] fht_bfly.v_fht_bfly._assert_526:precondition1          covered         Ht            3    1.208 s      
[1053] fht_bfly.v_fht_bfly._assert_527                        cex             Ht            3    1.213 s      
[1054] fht_bfly.v_fht_bfly._assert_527:precondition1          covered         Ht            3    1.213 s      
[1055] fht_bfly.v_fht_bfly._assert_528                        cex             Ht            5    2.434 s      
[1056] fht_bfly.v_fht_bfly._assert_528:precondition1          covered         Ht            5    2.434 s      
[1057] fht_bfly.v_fht_bfly._assert_529                        cex             L         3 - 6    0.026 s      
[1058] fht_bfly.v_fht_bfly._assert_529:precondition1          covered         L         3 - 6    0.026 s      
[1059] fht_bfly.v_fht_bfly._assert_530                        cex             Ht            3    0.747 s      
[1060] fht_bfly.v_fht_bfly._assert_530:precondition1          covered         Ht            3    0.747 s      
[1061] fht_bfly.v_fht_bfly._assert_531                        cex             Ht            3    0.747 s      
[1062] fht_bfly.v_fht_bfly._assert_531:precondition1          covered         Ht            3    0.747 s      
[1063] fht_bfly.v_fht_bfly._assert_532                        cex             Ht            3    1.218 s      
[1064] fht_bfly.v_fht_bfly._assert_532:precondition1          covered         Ht            3    1.218 s      
[1065] fht_bfly.v_fht_bfly._assert_533                        proven          PRE    Infinite    0.000 s      
[1066] fht_bfly.v_fht_bfly._assert_533:precondition1          unreachable     PRE    Infinite    0.000 s      
[1067] fht_bfly.v_fht_bfly._assert_534                        cex             Ht            3    1.223 s      
[1068] fht_bfly.v_fht_bfly._assert_534:precondition1          covered         Ht            3    1.223 s      
[1069] fht_bfly.v_fht_bfly._assert_535                        cex             Ht            3    1.230 s      
[1070] fht_bfly.v_fht_bfly._assert_535:precondition1          covered         Ht            3    1.230 s      
[1071] fht_bfly.v_fht_bfly._assert_536                        cex             Ht            3    1.235 s      
[1072] fht_bfly.v_fht_bfly._assert_536:precondition1          covered         Ht            3    1.235 s      
[1073] fht_bfly.v_fht_bfly._assert_537                        cex             Ht            5    2.113 s      
[1074] fht_bfly.v_fht_bfly._assert_537:precondition1          covered         Ht            5    2.113 s      
[1075] fht_bfly.v_fht_bfly._assert_538                        cex             Ht            5    2.427 s      
[1076] fht_bfly.v_fht_bfly._assert_538:precondition1          covered         Ht            5    2.427 s      
[1077] fht_bfly.v_fht_bfly._assert_539                        cex             Ht            5    2.064 s      
[1078] fht_bfly.v_fht_bfly._assert_539:precondition1          covered         Ht            5    2.064 s      
[1079] fht_bfly.v_fht_bfly._assert_540                        cex             Ht            5    2.291 s      
[1080] fht_bfly.v_fht_bfly._assert_540:precondition1          covered         Ht            5    2.291 s      
[1081] fht_bfly.v_fht_bfly._assert_541                        cex             Ht            5    2.291 s      
[1082] fht_bfly.v_fht_bfly._assert_541:precondition1          covered         Ht            5    2.291 s      
[1083] fht_bfly.v_fht_bfly._assert_542                        cex             Ht            5    2.127 s      
[1084] fht_bfly.v_fht_bfly._assert_542:precondition1          covered         Ht            5    2.127 s      
[1085] fht_bfly.v_fht_bfly._assert_543                        cex             Ht            5    2.427 s      
[1086] fht_bfly.v_fht_bfly._assert_543:precondition1          covered         Ht            5    2.427 s      
[1087] fht_bfly.v_fht_bfly._assert_544                        cex             Ht            5    2.235 s      
[1088] fht_bfly.v_fht_bfly._assert_544:precondition1          covered         Ht            5    2.235 s      
[1089] fht_bfly.v_fht_bfly._assert_545                        cex             Ht            5    2.064 s      
[1090] fht_bfly.v_fht_bfly._assert_545:precondition1          covered         Ht            5    2.064 s      
[1091] fht_bfly.v_fht_bfly._assert_546                        cex             Ht            2    0.644 s      
[1092] fht_bfly.v_fht_bfly._assert_546:precondition1          covered         Bm            2    0.207 s      
[1093] fht_bfly.v_fht_bfly._assert_547                        cex             Ht            2    0.659 s      
[1094] fht_bfly.v_fht_bfly._assert_547:precondition1          covered         Bm            2    0.203 s      
[1095] fht_bfly.v_fht_bfly._assert_548                        proven          PRE    Infinite    0.000 s      
[1096] fht_bfly.v_fht_bfly._assert_548:precondition1          unreachable     PRE    Infinite    0.000 s      
[1097] fht_bfly.v_fht_bfly._assert_549                        cex             Ht            4    1.737 s      
[1098] fht_bfly.v_fht_bfly._assert_549:precondition1          covered         Ht            4    1.737 s      
[1099] fht_bfly.v_fht_bfly._assert_550                        cex             Bm            2    0.223 s      
[1100] fht_bfly.v_fht_bfly._assert_550:precondition1          covered         Bm            2    0.198 s      
[1101] fht_bfly.v_fht_bfly._assert_551                        cex             Ht            2    0.261 s      
[1102] fht_bfly.v_fht_bfly._assert_551:precondition1          covered         Ht            2    0.261 s      
[1103] fht_bfly.v_fht_bfly._assert_552                        cex             Ht            4    1.743 s      
[1104] fht_bfly.v_fht_bfly._assert_552:precondition1          covered         Ht            4    1.743 s      
[1105] fht_bfly.v_fht_bfly._assert_553                        cex             Ht            2    0.664 s      
[1106] fht_bfly.v_fht_bfly._assert_553:precondition1          covered         Bm            2    0.198 s      
[1107] fht_bfly.v_fht_bfly._assert_554                        cex             Bm            2    0.186 s      
[1108] fht_bfly.v_fht_bfly._assert_554:precondition1          covered         Bm            2    0.186 s      
[1109] fht_bfly.v_fht_bfly._assert_555                        cex             Ht            2    0.680 s      
[1110] fht_bfly.v_fht_bfly._assert_555:precondition1          covered         Ht            2    0.680 s      
[1111] fht_bfly.v_fht_bfly._assert_556                        cex             Ht            5    2.439 s      
[1112] fht_bfly.v_fht_bfly._assert_556:precondition1          covered         Ht            5    2.439 s      
[1113] fht_bfly.v_fht_bfly._assert_557                        cex             Mpcustom4         2  0.337 s    
[1114] fht_bfly.v_fht_bfly._assert_557:precondition1          covered         Bm            2    0.198 s      
[1115] fht_bfly.v_fht_bfly._assert_558                        cex             Mpcustom4         2  0.331 s    
[1116] fht_bfly.v_fht_bfly._assert_558:precondition1          covered         Mpcustom4         2  0.331 s    
[1117] fht_bfly.v_fht_bfly._assert_559                        cex             Mpcustom4         2  0.321 s    
[1118] fht_bfly.v_fht_bfly._assert_559:precondition1          covered         Mpcustom4         2  0.321 s    
[1119] fht_bfly.v_fht_bfly._assert_560                        cex             Mpcustom4         2  0.316 s    
[1120] fht_bfly.v_fht_bfly._assert_560:precondition1          covered         Mpcustom4         2  0.316 s    
[1121] fht_bfly.v_fht_bfly._assert_561                        cex             Ht            5    2.064 s      
[1122] fht_bfly.v_fht_bfly._assert_561:precondition1          covered         Ht            5    2.064 s      
[1123] fht_bfly.v_fht_bfly._assert_562                        cex             Ht            5    2.444 s      
[1124] fht_bfly.v_fht_bfly._assert_562:precondition1          covered         Ht            5    2.444 s      
[1125] fht_bfly.v_fht_bfly._assert_563                        cex             Ht            3    1.242 s      
[1126] fht_bfly.v_fht_bfly._assert_563:precondition1          covered         Ht            3    1.242 s      
[1127] fht_bfly.v_fht_bfly._assert_564                        cex             Ht            4    1.751 s      
[1128] fht_bfly.v_fht_bfly._assert_564:precondition1          covered         Ht            4    1.751 s      
[1129] fht_bfly.v_fht_bfly._assert_565                        cex             Ht            5    2.544 s      
[1130] fht_bfly.v_fht_bfly._assert_565:precondition1          covered         Ht            5    2.544 s      
[1131] fht_bfly.v_fht_bfly._assert_566                        cex             Ht            5    2.550 s      
[1132] fht_bfly.v_fht_bfly._assert_566:precondition1          covered         Ht            5    2.550 s      
[1133] fht_bfly.v_fht_bfly._assert_567                        cex             Ht            5    2.544 s      
[1134] fht_bfly.v_fht_bfly._assert_567:precondition1          covered         Ht            5    2.544 s      
[1135] fht_bfly.v_fht_bfly._assert_568                        cex             Ht            3    1.248 s      
[1136] fht_bfly.v_fht_bfly._assert_568:precondition1          covered         Ht            3    1.248 s      
[1137] fht_bfly.v_fht_bfly._assert_569                        proven          PRE    Infinite    0.000 s      
[1138] fht_bfly.v_fht_bfly._assert_569:precondition1          unreachable     PRE    Infinite    0.000 s      
[1139] fht_bfly.v_fht_bfly._assert_570                        proven          PRE    Infinite    0.000 s      
[1140] fht_bfly.v_fht_bfly._assert_570:precondition1          unreachable     PRE    Infinite    0.000 s      
[1141] fht_bfly.v_fht_bfly._assert_571                        proven          PRE    Infinite    0.000 s      
[1142] fht_bfly.v_fht_bfly._assert_571:precondition1          unreachable     PRE    Infinite    0.000 s      
[1143] fht_bfly.v_fht_bfly._assert_572                        cex             Ht            3    1.248 s      
[1144] fht_bfly.v_fht_bfly._assert_572:precondition1          covered         Ht            3    1.248 s      
[1145] fht_bfly.v_fht_bfly._assert_573                        cex             Ht            3    1.254 s      
[1146] fht_bfly.v_fht_bfly._assert_573:precondition1          covered         Ht            3    1.254 s      
[1147] fht_bfly.v_fht_bfly._assert_574                        cex             Ht            3    1.248 s      
[1148] fht_bfly.v_fht_bfly._assert_574:precondition1          covered         Ht            3    1.248 s      
[1149] fht_bfly.v_fht_bfly._assert_575                        cex             Ht            4    1.751 s      
[1150] fht_bfly.v_fht_bfly._assert_575:precondition1          covered         Ht            4    1.751 s      
[1151] fht_bfly.v_fht_bfly._assert_576                        cex             Ht            5    2.555 s      
[1152] fht_bfly.v_fht_bfly._assert_576:precondition1          covered         Ht            5    2.555 s      
[1153] fht_bfly.v_fht_bfly._assert_577                        cex             Ht            5    2.560 s      
[1154] fht_bfly.v_fht_bfly._assert_577:precondition1          covered         Ht            5    2.560 s      
[1155] fht_bfly.v_fht_bfly._assert_578                        cex             Ht            5    2.064 s      
[1156] fht_bfly.v_fht_bfly._assert_578:precondition1          covered         Ht            5    2.064 s      
[1157] fht_bfly.v_fht_bfly._assert_579                        cex             Ht            3    1.261 s      
[1158] fht_bfly.v_fht_bfly._assert_579:precondition1          covered         Ht            3    1.261 s      
[1159] fht_bfly.v_fht_bfly._assert_580                        cex             Ht            4    1.751 s      
[1160] fht_bfly.v_fht_bfly._assert_580:precondition1          covered         Ht            4    1.751 s      
[1161] fht_bfly.v_fht_bfly._assert_581                        cex             Ht            3    1.261 s      
[1162] fht_bfly.v_fht_bfly._assert_581:precondition1          covered         Ht            3    1.261 s      
[1163] fht_bfly.v_fht_bfly._assert_582                        cex             Ht            3    1.248 s      
[1164] fht_bfly.v_fht_bfly._assert_582:precondition1          covered         Ht            3    1.248 s      
[1165] fht_bfly.v_fht_bfly._assert_583                        cex             Ht            4    1.751 s      
[1166] fht_bfly.v_fht_bfly._assert_583:precondition1          covered         Ht            4    1.751 s      
[1167] fht_bfly.v_fht_bfly._assert_584                        cex             Ht            3    1.248 s      
[1168] fht_bfly.v_fht_bfly._assert_584:precondition1          covered         Ht            3    1.248 s      
[1169] fht_bfly.v_fht_bfly._assert_585                        cex             Ht            5    2.577 s      
[1170] fht_bfly.v_fht_bfly._assert_585:precondition1          covered         Ht            5    2.577 s      
[1171] fht_bfly.v_fht_bfly._assert_586                        cex             Ht            5    2.583 s      
[1172] fht_bfly.v_fht_bfly._assert_586:precondition1          covered         Ht            5    2.583 s      
[1173] fht_bfly.v_fht_bfly._assert_587                        cex             Ht            5    2.589 s      
[1174] fht_bfly.v_fht_bfly._assert_587:precondition1          covered         Ht            5    2.589 s      
[1175] fht_bfly.v_fht_bfly._assert_588                        cex             Ht            5    2.064 s      
[1176] fht_bfly.v_fht_bfly._assert_588:precondition1          covered         Ht            5    2.064 s      
[1177] fht_bfly.v_fht_bfly._assert_589                        cex             Ht            5    2.544 s      
[1178] fht_bfly.v_fht_bfly._assert_589:precondition1          covered         Ht            5    2.544 s      
[1179] fht_bfly.v_fht_bfly._assert_590                        cex             Ht            5    2.594 s      
[1180] fht_bfly.v_fht_bfly._assert_590:precondition1          covered         Ht            5    2.594 s      
[1181] fht_bfly.v_fht_bfly._assert_591                        cex             Ht            5    2.235 s      
[1182] fht_bfly.v_fht_bfly._assert_591:precondition1          covered         Ht            5    2.235 s      
[1183] fht_bfly.v_fht_bfly._assert_592                        cex             Ht            4    1.751 s      
[1184] fht_bfly.v_fht_bfly._assert_592:precondition1          covered         Ht            4    1.751 s      
[1185] fht_bfly.v_fht_bfly._assert_593                        cex             Ht            5    2.544 s      
[1186] fht_bfly.v_fht_bfly._assert_593:precondition1          covered         Ht            5    2.544 s      
[1187] fht_bfly.v_fht_bfly._assert_594                        cex             Ht            5    2.544 s      
[1188] fht_bfly.v_fht_bfly._assert_594:precondition1          covered         Ht            5    2.544 s      
[1189] fht_bfly.v_fht_bfly._assert_595                        cex             Ht            5    2.599 s      
[1190] fht_bfly.v_fht_bfly._assert_595:precondition1          covered         Ht            5    2.599 s      
[1191] fht_bfly.v_fht_bfly._assert_596                        cex             Ht            5    2.599 s      
[1192] fht_bfly.v_fht_bfly._assert_596:precondition1          covered         Ht            5    2.599 s      
[1193] fht_bfly.v_fht_bfly._assert_597                        cex             Ht            3    1.248 s      
[1194] fht_bfly.v_fht_bfly._assert_597:precondition1          covered         Ht            3    1.248 s      
[1195] fht_bfly.v_fht_bfly._assert_598                        cex             Mpcustom4         2  0.311 s    
[1196] fht_bfly.v_fht_bfly._assert_598:precondition1          covered         Mpcustom4         2  0.311 s    
[1197] fht_bfly.v_fht_bfly._assert_599                        cex             Ht            3    1.268 s      
[1198] fht_bfly.v_fht_bfly._assert_599:precondition1          covered         Ht            3    1.268 s      
[1199] fht_bfly.v_fht_bfly._assert_600                        cex             Ht            3    1.273 s      
[1200] fht_bfly.v_fht_bfly._assert_600:precondition1          covered         Ht            3    1.273 s      
[1201] fht_bfly.v_fht_bfly._assert_601                        cex             Ht            3    1.278 s      
[1202] fht_bfly.v_fht_bfly._assert_601:precondition1          covered         Ht            3    1.278 s      
[1203] fht_bfly.v_fht_bfly._assert_602                        cex             Ht            3    1.283 s      
[1204] fht_bfly.v_fht_bfly._assert_602:precondition1          covered         Ht            3    1.283 s      
[1205] fht_bfly.v_fht_bfly._assert_603                        cex             Ht            5    2.235 s      
[1206] fht_bfly.v_fht_bfly._assert_603:precondition1          covered         Ht            5    2.235 s      
[1207] fht_bfly.v_fht_bfly._assert_604                        cex             Ht            4    1.758 s      
[1208] fht_bfly.v_fht_bfly._assert_604:precondition1          covered         Ht            4    1.758 s      
[1209] fht_bfly.v_fht_bfly._assert_605                        cex             Ht            5    2.605 s      
[1210] fht_bfly.v_fht_bfly._assert_605:precondition1          covered         Ht            5    2.605 s      
[1211] fht_bfly.v_fht_bfly._assert_606                        cex             Ht            5    2.120 s      
[1212] fht_bfly.v_fht_bfly._assert_606:precondition1          covered         Ht            5    2.120 s      
[1213] fht_bfly.v_fht_bfly._assert_607                        cex             Ht            4    1.763 s      
[1214] fht_bfly.v_fht_bfly._assert_607:precondition1          covered         Ht            4    1.763 s      
[1215] fht_bfly.v_fht_bfly._assert_608                        cex             Ht            4    1.763 s      
[1216] fht_bfly.v_fht_bfly._assert_608:precondition1          covered         Ht            4    1.763 s      
[1217] fht_bfly.v_fht_bfly._assert_609                        cex             Ht            3    1.290 s      
[1218] fht_bfly.v_fht_bfly._assert_609:precondition1          covered         Ht            3    1.290 s      
[1219] fht_bfly.v_fht_bfly._assert_610                        cex             Ht            4    1.737 s      
[1220] fht_bfly.v_fht_bfly._assert_610:precondition1          covered         Ht            4    1.737 s      
[1221] fht_bfly.v_fht_bfly._assert_611                        cex             Ht            5    2.613 s      
[1222] fht_bfly.v_fht_bfly._assert_611:precondition1          covered         Ht            5    2.613 s      
[1223] fht_bfly.v_fht_bfly._assert_612                        cex             Ht            4    1.769 s      
[1224] fht_bfly.v_fht_bfly._assert_612:precondition1          covered         Ht            4    1.769 s      
[1225] fht_bfly.v_fht_bfly._assert_613                        cex             Ht            5    2.605 s      
[1226] fht_bfly.v_fht_bfly._assert_613:precondition1          covered         Ht            5    2.605 s      
[1227] fht_bfly.v_fht_bfly._assert_614                        cex             Ht            3    1.299 s      
[1228] fht_bfly.v_fht_bfly._assert_614:precondition1          covered         Ht            3    1.299 s      
[1229] fht_bfly.v_fht_bfly._assert_615                        cex             Ht            4    1.775 s      
[1230] fht_bfly.v_fht_bfly._assert_615:precondition1          covered         Ht            4    1.775 s      
[1231] fht_bfly.v_fht_bfly._assert_616                        cex             Ht            4    1.769 s      
[1232] fht_bfly.v_fht_bfly._assert_616:precondition1          covered         Ht            4    1.769 s      
[1233] fht_bfly.v_fht_bfly._assert_617                        cex             Ht            5    2.209 s      
[1234] fht_bfly.v_fht_bfly._assert_617:precondition1          covered         Ht            5    2.209 s      
[1235] fht_bfly.v_fht_bfly._assert_618                        cex             Ht            4    1.763 s      
[1236] fht_bfly.v_fht_bfly._assert_618:precondition1          covered         Ht            4    1.763 s      
[1237] fht_bfly.v_fht_bfly._assert_619                        cex             Ht            5    2.439 s      
[1238] fht_bfly.v_fht_bfly._assert_619:precondition1          covered         Ht            5    2.439 s      
[1239] fht_bfly.v_fht_bfly._assert_620                        cex             Ht            5    2.120 s      
[1240] fht_bfly.v_fht_bfly._assert_620:precondition1          covered         Ht            5    2.120 s      
[1241] fht_bfly.v_fht_bfly._assert_621                        cex             Ht            4    1.583 s      
[1242] fht_bfly.v_fht_bfly._assert_621:precondition1          covered         Ht            4    1.583 s      
[1243] fht_bfly.v_fht_bfly._assert_622                        cex             Ht            5    2.151 s      
[1244] fht_bfly.v_fht_bfly._assert_622:precondition1          covered         Ht            5    2.151 s      
[1245] fht_bfly.v_fht_bfly._assert_623                        cex             Ht            5    2.619 s      
[1246] fht_bfly.v_fht_bfly._assert_623:precondition1          covered         Ht            5    2.619 s      
[1247] fht_bfly.v_fht_bfly._assert_624                        cex             Ht            3    1.290 s      
[1248] fht_bfly.v_fht_bfly._assert_624:precondition1          covered         Ht            3    1.290 s      
[1249] fht_bfly.v_fht_bfly._assert_625                        cex             Ht            4    1.737 s      
[1250] fht_bfly.v_fht_bfly._assert_625:precondition1          covered         Ht            4    1.737 s      
[1251] fht_bfly.v_fht_bfly._assert_626                        cex             Ht            5    2.120 s      
[1252] fht_bfly.v_fht_bfly._assert_626:precondition1          covered         Ht            5    2.120 s      
[1253] fht_bfly.v_fht_bfly._assert_627                        cex             Ht            5    2.120 s      
[1254] fht_bfly.v_fht_bfly._assert_627:precondition1          covered         Ht            5    2.120 s      
[1255] fht_bfly.v_fht_bfly._assert_628                        cex             L         3 - 6    0.026 s      
[1256] fht_bfly.v_fht_bfly._assert_628:precondition1          covered         L         3 - 6    0.026 s      
[1257] fht_bfly.v_fht_bfly._assert_629                        cex             Ht            4    1.769 s      
[1258] fht_bfly.v_fht_bfly._assert_629:precondition1          covered         Ht            4    1.769 s      
[1259] fht_bfly.v_fht_bfly._assert_630                        cex             Ht            5    2.120 s      
[1260] fht_bfly.v_fht_bfly._assert_630:precondition1          covered         Ht            5    2.120 s      
[1261] fht_bfly.v_fht_bfly._assert_631                        cex             Ht            4    1.782 s      
[1262] fht_bfly.v_fht_bfly._assert_631:precondition1          covered         Ht            4    1.782 s      
[1263] fht_bfly.v_fht_bfly._assert_632                        cex             Ht            4    1.788 s      
[1264] fht_bfly.v_fht_bfly._assert_632:precondition1          covered         Ht            4    1.788 s      
[1265] fht_bfly.v_fht_bfly._assert_633                        cex             Ht            5    2.120 s      
[1266] fht_bfly.v_fht_bfly._assert_633:precondition1          covered         Ht            5    2.120 s      
[1267] fht_bfly.v_fht_bfly._assert_634                        cex             L         3 - 5    0.021 s      
[1268] fht_bfly.v_fht_bfly._assert_634:precondition1          covered         L         3 - 5    0.021 s      
[1269] fht_bfly.v_fht_bfly._assert_635                        proven          PRE    Infinite    0.000 s      
[1270] fht_bfly.v_fht_bfly._assert_635:precondition1          unreachable     PRE    Infinite    0.000 s      
[1271] fht_bfly.v_fht_bfly._assert_636                        proven          PRE    Infinite    0.000 s      
[1272] fht_bfly.v_fht_bfly._assert_636:precondition1          unreachable     PRE    Infinite    0.000 s      
[1273] fht_bfly.v_fht_bfly._assert_637                        proven          PRE    Infinite    0.000 s      
[1274] fht_bfly.v_fht_bfly._assert_637:precondition1          unreachable     PRE    Infinite    0.000 s      
[1275] fht_bfly.v_fht_bfly._assert_638                        cex             Ht            5    2.605 s      
[1276] fht_bfly.v_fht_bfly._assert_638:precondition1          covered         Ht            5    2.605 s      
[1277] fht_bfly.v_fht_bfly._assert_639                        cex             Ht            4    1.788 s      
[1278] fht_bfly.v_fht_bfly._assert_639:precondition1          covered         Ht            4    1.788 s      
[1279] fht_bfly.v_fht_bfly._assert_640                        cex             Ht            5    2.605 s      
[1280] fht_bfly.v_fht_bfly._assert_640:precondition1          covered         Ht            5    2.605 s      
[1281] fht_bfly.v_fht_bfly._assert_641                        cex             Ht            5    2.039 s      
[1282] fht_bfly.v_fht_bfly._assert_641:precondition1          covered         Ht            5    2.039 s      
[1283] fht_bfly.v_fht_bfly._assert_642                        cex             Ht            5    2.039 s      
[1284] fht_bfly.v_fht_bfly._assert_642:precondition1          covered         Ht            5    2.039 s      
[1285] fht_bfly.v_fht_bfly._assert_643                        cex             Ht            3    1.306 s      
[1286] fht_bfly.v_fht_bfly._assert_643:precondition1          covered         Ht            3    1.306 s      
[1287] fht_bfly.v_fht_bfly._assert_644                        cex             Ht            3    1.311 s      
[1288] fht_bfly.v_fht_bfly._assert_644:precondition1          covered         Ht            3    1.311 s      
[1289] fht_bfly.v_fht_bfly._assert_645                        cex             Ht            3    1.316 s      
[1290] fht_bfly.v_fht_bfly._assert_645:precondition1          covered         Ht            3    1.316 s      
[1291] fht_bfly.v_fht_bfly._assert_646                        proven          PRE    Infinite    0.000 s      
[1292] fht_bfly.v_fht_bfly._assert_646:precondition1          unreachable     PRE    Infinite    0.000 s      
[1293] fht_bfly.v_fht_bfly._assert_647                        cex             Ht            5    2.624 s      
[1294] fht_bfly.v_fht_bfly._assert_647:precondition1          covered         Ht            5    2.624 s      
[1295] fht_bfly.v_fht_bfly._assert_648                        proven          PRE    Infinite    0.000 s      
[1296] fht_bfly.v_fht_bfly._assert_648:precondition1          unreachable     PRE    Infinite    0.000 s      
[1297] fht_bfly.v_fht_bfly._assert_649                        cex             Ht            5    2.630 s      
[1298] fht_bfly.v_fht_bfly._assert_649:precondition1          covered         Ht            5    2.630 s      
[1299] fht_bfly.v_fht_bfly._assert_650                        cex             Ht            5    2.636 s      
[1300] fht_bfly.v_fht_bfly._assert_650:precondition1          covered         Ht            5    2.636 s      
[1301] fht_bfly.v_fht_bfly._assert_651                        cex             Ht            5    2.630 s      
[1302] fht_bfly.v_fht_bfly._assert_651:precondition1          covered         Ht            5    2.630 s      
[1303] fht_bfly.v_fht_bfly._assert_652                        cex             Ht            3    1.321 s      
[1304] fht_bfly.v_fht_bfly._assert_652:precondition1          covered         Ht            3    1.321 s      
[1305] fht_bfly.v_fht_bfly._assert_653                        cex             Ht            3    1.327 s      
[1306] fht_bfly.v_fht_bfly._assert_653:precondition1          covered         Ht            3    1.327 s      
[1307] fht_bfly.v_fht_bfly._assert_654                        cex             Ht            5    2.039 s      
[1308] fht_bfly.v_fht_bfly._assert_654:precondition1          covered         Ht            5    2.039 s      
[1309] fht_bfly.v_fht_bfly._assert_655                        cex             Ht            5    2.643 s      
[1310] fht_bfly.v_fht_bfly._assert_655:precondition1          covered         Ht            5    2.643 s      
[1311] fht_bfly.v_fht_bfly._assert_656                        proven          PRE    Infinite    0.000 s      
[1312] fht_bfly.v_fht_bfly._assert_656:precondition1          unreachable     PRE    Infinite    0.000 s      
[1313] fht_bfly.v_fht_bfly._assert_657                        proven          PRE    Infinite    0.000 s      
[1314] fht_bfly.v_fht_bfly._assert_657:precondition1          unreachable     PRE    Infinite    0.000 s      
[1315] fht_bfly.v_fht_bfly._assert_658                        cex             Ht            5    2.651 s      
[1316] fht_bfly.v_fht_bfly._assert_658:precondition1          covered         Ht            5    2.651 s      
[1317] fht_bfly.v_fht_bfly._assert_659                        cex             Ht            5    2.656 s      
[1318] fht_bfly.v_fht_bfly._assert_659:precondition1          covered         Ht            5    2.656 s      
[1319] fht_bfly.v_fht_bfly._assert_660                        cex             Ht            5    2.630 s      
[1320] fht_bfly.v_fht_bfly._assert_660:precondition1          covered         Ht            5    2.630 s      
[1321] fht_bfly.v_fht_bfly._assert_661                        cex             Ht            4    1.737 s      
[1322] fht_bfly.v_fht_bfly._assert_661:precondition1          covered         Ht            4    1.737 s      
[1323] fht_bfly.v_fht_bfly._assert_662                        cex             Ht            5    2.113 s      
[1324] fht_bfly.v_fht_bfly._assert_662:precondition1          covered         Ht            5    2.049 s      
[1325] fht_bfly.v_fht_bfly._assert_663                        proven          PRE    Infinite    0.000 s      
[1326] fht_bfly.v_fht_bfly._assert_663:precondition1          unreachable     PRE    Infinite    0.000 s      
[1327] fht_bfly.v_fht_bfly._assert_664                        cex             Ht            5    2.662 s      
[1328] fht_bfly.v_fht_bfly._assert_664:precondition1          covered         Ht            5    2.662 s      
[1329] fht_bfly.v_fht_bfly._assert_665                        cex             Ht            5    2.605 s      
[1330] fht_bfly.v_fht_bfly._assert_665:precondition1          covered         Ht            5    2.605 s      
[1331] fht_bfly.v_fht_bfly._assert_666                        cex             Ht            4    1.794 s      
[1332] fht_bfly.v_fht_bfly._assert_666:precondition1          covered         Ht            4    1.794 s      
[1333] fht_bfly.v_fht_bfly._assert_667                        cex             Ht            4    1.794 s      
[1334] fht_bfly.v_fht_bfly._assert_667:precondition1          covered         Ht            4    1.794 s      
[1335] fht_bfly.v_fht_bfly._assert_668                        cex             Ht            5    2.667 s      
[1336] fht_bfly.v_fht_bfly._assert_668:precondition1          covered         Ht            5    2.667 s      
[1337] fht_bfly.v_fht_bfly._assert_669                        cex             Ht            4    1.800 s      
[1338] fht_bfly.v_fht_bfly._assert_669:precondition1          covered         Ht            4    1.800 s      
[1339] fht_bfly.v_fht_bfly._assert_670                        cex             Ht            4    1.794 s      
[1340] fht_bfly.v_fht_bfly._assert_670:precondition1          covered         Ht            4    1.794 s      
[1341] fht_bfly.v_fht_bfly._assert_671                        cex             Ht            5    2.673 s      
[1342] fht_bfly.v_fht_bfly._assert_671:precondition1          covered         Ht            5    2.673 s      
[1343] fht_bfly.v_fht_bfly._assert_672                        cex             Ht            4    1.794 s      
[1344] fht_bfly.v_fht_bfly._assert_672:precondition1          covered         Ht            4    1.794 s      
[1345] fht_bfly.v_fht_bfly._assert_673                        cex             Ht            4    1.805 s      
[1346] fht_bfly.v_fht_bfly._assert_673:precondition1          covered         Ht            4    1.805 s      
[1347] fht_bfly.v_fht_bfly._assert_674                        cex             Ht            4    1.788 s      
[1348] fht_bfly.v_fht_bfly._assert_674:precondition1          covered         Ht            4    1.788 s      
[1349] fht_bfly.v_fht_bfly._assert_675                        cex             Ht            5    2.157 s      
[1350] fht_bfly.v_fht_bfly._assert_675:precondition1          covered         Ht            5    2.157 s      
[1351] fht_bfly.v_fht_bfly._assert_676                        cex             Ht            5    2.127 s      
[1352] fht_bfly.v_fht_bfly._assert_676:precondition1          covered         Ht            5    2.127 s      
[1353] fht_bfly.v_fht_bfly._assert_677                        cex             Ht            5    2.127 s      
[1354] fht_bfly.v_fht_bfly._assert_677:precondition1          covered         Ht            5    2.127 s      
[1355] fht_bfly.v_fht_bfly._assert_678                        cex             Ht            5    2.624 s      
[1356] fht_bfly.v_fht_bfly._assert_678:precondition1          covered         Ht            5    2.624 s      
[1357] fht_bfly.v_fht_bfly._assert_679                        cex             Ht            5    2.624 s      
[1358] fht_bfly.v_fht_bfly._assert_679:precondition1          covered         Ht            5    2.624 s      
[1359] fht_bfly.v_fht_bfly._assert_680                        cex             Ht            5    2.127 s      
[1360] fht_bfly.v_fht_bfly._assert_680:precondition1          covered         Ht            5    2.127 s      
[1361] fht_bfly.v_fht_bfly._assert_681                        cex             Ht            5    2.679 s      
[1362] fht_bfly.v_fht_bfly._assert_681:precondition1          covered         Ht            5    2.679 s      
[1363] fht_bfly.v_fht_bfly._assert_682                        cex             Ht            5    2.679 s      
[1364] fht_bfly.v_fht_bfly._assert_682:precondition1          covered         Ht            5    2.679 s      
[1365] fht_bfly.v_fht_bfly._assert_683                        cex             Ht            3    1.299 s      
[1366] fht_bfly.v_fht_bfly._assert_683:precondition1          covered         Ht            3    1.299 s      
[1367] fht_bfly.v_fht_bfly._assert_684                        cex             Ht            5    2.679 s      
[1368] fht_bfly.v_fht_bfly._assert_684:precondition1          covered         Ht            5    2.679 s      
[1369] fht_bfly.v_fht_bfly._assert_685                        cex             Ht            3    1.327 s      
[1370] fht_bfly.v_fht_bfly._assert_685:precondition1          covered         Ht            3    1.327 s      
[1371] fht_bfly.v_fht_bfly._assert_686                        cex             Ht            5    2.679 s      
[1372] fht_bfly.v_fht_bfly._assert_686:precondition1          covered         Ht            5    2.679 s      
[1373] fht_bfly.v_fht_bfly._assert_687                        cex             Ht            5    2.187 s      
[1374] fht_bfly.v_fht_bfly._assert_687:precondition1          covered         Ht            5    2.187 s      
[1375] fht_bfly.v_fht_bfly._assert_688                        cex             Ht            5    1.984 s      
[1376] fht_bfly.v_fht_bfly._assert_688:precondition1          covered         Ht            5    1.984 s      
[1377] fht_bfly.v_fht_bfly._assert_689                        cex             Ht            5    2.049 s      
[1378] fht_bfly.v_fht_bfly._assert_689:precondition1          covered         Ht            5    2.049 s      
[1379] fht_bfly.v_fht_bfly._assert_690                        cex             Ht            5    1.984 s      
[1380] fht_bfly.v_fht_bfly._assert_690:precondition1          covered         Ht            5    1.984 s      
[1381] fht_bfly.v_fht_bfly._assert_691                        cex             Ht            5    2.679 s      
[1382] fht_bfly.v_fht_bfly._assert_691:precondition1          covered         Ht            5    2.679 s      
[1383] fht_bfly.v_fht_bfly._assert_692                        cex             Ht            4    1.812 s      
[1384] fht_bfly.v_fht_bfly._assert_692:precondition1          covered         Ht            4    1.812 s      
[1385] fht_bfly.v_fht_bfly._assert_693                        cex             Ht            4    1.817 s      
[1386] fht_bfly.v_fht_bfly._assert_693:precondition1          covered         Ht            4    1.817 s      
[1387] fht_bfly.v_fht_bfly._assert_694                        cex             Ht            5    1.984 s      
[1388] fht_bfly.v_fht_bfly._assert_694:precondition1          covered         Ht            5    1.984 s      
[1389] fht_bfly.v_fht_bfly._assert_695                        cex             Ht            4    1.822 s      
[1390] fht_bfly.v_fht_bfly._assert_695:precondition1          covered         Ht            4    1.822 s      
[1391] fht_bfly.v_fht_bfly._assert_696                        cex             Ht            4    1.827 s      
[1392] fht_bfly.v_fht_bfly._assert_696:precondition1          covered         Ht            4    1.827 s      
[1393] fht_bfly.v_fht_bfly._assert_697                        proven          PRE    Infinite    0.000 s      
[1394] fht_bfly.v_fht_bfly._assert_697:precondition1          unreachable     PRE    Infinite    0.000 s      
[1395] fht_bfly.v_fht_bfly._assert_698                        proven          PRE    Infinite    0.000 s      
[1396] fht_bfly.v_fht_bfly._assert_698:precondition1          unreachable     PRE    Infinite    0.000 s      
[1397] fht_bfly.v_fht_bfly._assert_699                        cex             Ht            5    2.687 s      
[1398] fht_bfly.v_fht_bfly._assert_699:precondition1          covered         Ht            5    2.687 s      
[1399] fht_bfly.v_fht_bfly._assert_700                        cex             Ht            4    1.832 s      
[1400] fht_bfly.v_fht_bfly._assert_700:precondition1          covered         Ht            4    1.832 s      
[1401] fht_bfly.v_fht_bfly._assert_701                        cex             Ht            4    1.838 s      
[1402] fht_bfly.v_fht_bfly._assert_701:precondition1          covered         Ht            4    1.838 s      
[1403] fht_bfly.v_fht_bfly._assert_702                        cex             Ht            5    2.695 s      
[1404] fht_bfly.v_fht_bfly._assert_702:precondition1          covered         Ht            5    2.695 s      
[1405] fht_bfly.v_fht_bfly._assert_703                        cex             Ht            5    2.049 s      
[1406] fht_bfly.v_fht_bfly._assert_703:precondition1          covered         Ht            5    2.049 s      
[1407] fht_bfly.v_fht_bfly._assert_704                        cex             Ht            5    1.976 s      
[1408] fht_bfly.v_fht_bfly._assert_704:precondition1          covered         Ht            5    1.976 s      
[1409] fht_bfly.v_fht_bfly._assert_705                        cex             Ht            5    2.703 s      
[1410] fht_bfly.v_fht_bfly._assert_705:precondition1          covered         Ht            5    2.703 s      
[1411] fht_bfly.v_fht_bfly._assert_706                        cex             Ht            5    2.710 s      
[1412] fht_bfly.v_fht_bfly._assert_706:precondition1          covered         Ht            5    2.710 s      
[1413] fht_bfly.v_fht_bfly._assert_707                        cex             Ht            5    2.703 s      
[1414] fht_bfly.v_fht_bfly._assert_707:precondition1          covered         Ht            5    2.703 s      
[1415] fht_bfly.v_fht_bfly._assert_708                        cex             Ht            4    1.844 s      
[1416] fht_bfly.v_fht_bfly._assert_708:precondition1          covered         Ht            4    1.844 s      
[1417] fht_bfly.v_fht_bfly._assert_709                        cex             Ht            5    2.717 s      
[1418] fht_bfly.v_fht_bfly._assert_709:precondition1          covered         Ht            5    2.717 s      
[1419] fht_bfly.v_fht_bfly._assert_710                        cex             Ht            5    1.976 s      
[1420] fht_bfly.v_fht_bfly._assert_710:precondition1          covered         Ht            5    1.976 s      
[1421] fht_bfly.v_fht_bfly._assert_711                        cex             Ht            4    1.596 s      
[1422] fht_bfly.v_fht_bfly._assert_711:precondition1          covered         Ht            4    1.596 s      
[1423] fht_bfly.v_fht_bfly._assert_712                        cex             Ht            4    1.849 s      
[1424] fht_bfly.v_fht_bfly._assert_712:precondition1          covered         Ht            4    1.849 s      
[1425] fht_bfly.v_fht_bfly._assert_713                        cex             Ht            5    2.710 s      
[1426] fht_bfly.v_fht_bfly._assert_713:precondition1          covered         Ht            5    2.710 s      
[1427] fht_bfly.v_fht_bfly._assert_714                        cex             Ht            4    1.607 s      
[1428] fht_bfly.v_fht_bfly._assert_714:precondition1          covered         Ht            4    1.607 s      
[1429] fht_bfly.v_fht_bfly._assert_715                        cex             Ht            4    1.854 s      
[1430] fht_bfly.v_fht_bfly._assert_715:precondition1          covered         Ht            4    1.854 s      
[1431] fht_bfly.v_fht_bfly._assert_716                        cex             Ht            5    2.187 s      
[1432] fht_bfly.v_fht_bfly._assert_716:precondition1          covered         Ht            5    2.187 s      
[1433] fht_bfly.v_fht_bfly._assert_717                        cex             Ht            5    2.049 s      
[1434] fht_bfly.v_fht_bfly._assert_717:precondition1          covered         Ht            5    2.049 s      
[1435] fht_bfly.v_fht_bfly._assert_718                        cex             Ht            4    1.650 s      
[1436] fht_bfly.v_fht_bfly._assert_718:precondition1          covered         Ht            4    1.650 s      
[1437] fht_bfly.v_fht_bfly._assert_719                        cex             Ht            5    2.723 s      
[1438] fht_bfly.v_fht_bfly._assert_719:precondition1          covered         Ht            5    2.723 s      
[1439] fht_bfly.v_fht_bfly._assert_720                        cex             Ht            5    2.127 s      
[1440] fht_bfly.v_fht_bfly._assert_720:precondition1          covered         Ht            5    2.127 s      
[1441] fht_bfly.v_fht_bfly._assert_721                        cex             Ht            5    2.723 s      
[1442] fht_bfly.v_fht_bfly._assert_721:precondition1          covered         Ht            5    2.723 s      
[1443] fht_bfly.v_fht_bfly._assert_722                        cex             Ht            5    2.187 s      
[1444] fht_bfly.v_fht_bfly._assert_722:precondition1          covered         Ht            5    2.187 s      
[1445] fht_bfly.v_fht_bfly._assert_723                        cex             Ht            5    2.730 s      
[1446] fht_bfly.v_fht_bfly._assert_723:precondition1          covered         Ht            5    2.730 s      
[1447] fht_bfly.v_fht_bfly._assert_724                        cex             Ht            5    2.687 s      
[1448] fht_bfly.v_fht_bfly._assert_724:precondition1          covered         Ht            5    2.687 s      
[1449] fht_bfly.v_fht_bfly._assert_725                        cex             Ht            5    2.723 s      
[1450] fht_bfly.v_fht_bfly._assert_725:precondition1          covered         Ht            5    2.723 s      
[1451] fht_bfly.v_fht_bfly._assert_726                        cex             Ht            5    2.723 s      
[1452] fht_bfly.v_fht_bfly._assert_726:precondition1          covered         Ht            5    2.723 s      
[1453] fht_bfly.v_fht_bfly._assert_727                        cex             Ht            5    2.723 s      
[1454] fht_bfly.v_fht_bfly._assert_727:precondition1          covered         Ht            5    2.723 s      
[1455] fht_bfly.v_fht_bfly._assert_728                        cex             Ht            5    2.723 s      
[1456] fht_bfly.v_fht_bfly._assert_728:precondition1          covered         Ht            5    2.723 s      
[1457] fht_bfly.v_fht_bfly._assert_729                        cex             Ht            5    2.723 s      
[1458] fht_bfly.v_fht_bfly._assert_729:precondition1          covered         Ht            5    2.723 s      
[1459] fht_bfly.v_fht_bfly._assert_730                        cex             Ht            5    2.181 s      
[1460] fht_bfly.v_fht_bfly._assert_730:precondition1          covered         Ht            5    2.181 s      
[1461] fht_bfly.v_fht_bfly._assert_731                        cex             Ht            5    2.739 s      
[1462] fht_bfly.v_fht_bfly._assert_731:precondition1          covered         Ht            5    2.739 s      
[1463] fht_bfly.v_fht_bfly._assert_732                        cex             Ht            3    1.248 s      
[1464] fht_bfly.v_fht_bfly._assert_732:precondition1          covered         Ht            3    1.248 s      
[1465] fht_bfly.v_fht_bfly._assert_733                        cex             Ht            5    2.049 s      
[1466] fht_bfly.v_fht_bfly._assert_733:precondition1          covered         Ht            5    2.049 s      
[1467] fht_bfly.v_fht_bfly._assert_734                        cex             Ht            5    2.739 s      
[1468] fht_bfly.v_fht_bfly._assert_734:precondition1          covered         Ht            5    2.739 s      
[1469] fht_bfly.v_fht_bfly._assert_735                        cex             Ht            5    2.739 s      
[1470] fht_bfly.v_fht_bfly._assert_735:precondition1          covered         Ht            5    2.739 s      
[1471] fht_bfly.v_fht_bfly._assert_736                        cex             Ht            3    1.339 s      
[1472] fht_bfly.v_fht_bfly._assert_736:precondition1          covered         Ht            3    1.339 s      
[1473] fht_bfly.v_fht_bfly._assert_737                        cex             Ht            3    1.162 s      
[1474] fht_bfly.v_fht_bfly._assert_737:precondition1          covered         Ht            3    1.162 s      
[1475] fht_bfly.v_fht_bfly._assert_738                        cex             Ht            5    2.544 s      
[1476] fht_bfly.v_fht_bfly._assert_738:precondition1          covered         Ht            5    2.544 s      
[1477] fht_bfly.v_fht_bfly._assert_739                        cex             Ht            3    1.344 s      
[1478] fht_bfly.v_fht_bfly._assert_739:precondition1          covered         Ht            3    1.344 s      
[1479] fht_bfly.v_fht_bfly._assert_740                        cex             Ht            3    1.349 s      
[1480] fht_bfly.v_fht_bfly._assert_740:precondition1          covered         Ht            3    1.349 s      
[1481] fht_bfly.v_fht_bfly._assert_741                        cex             Ht            3    1.354 s      
[1482] fht_bfly.v_fht_bfly._assert_741:precondition1          covered         Ht            3    1.354 s      
[1483] fht_bfly.v_fht_bfly._assert_742                        cex             Ht            5    2.739 s      
[1484] fht_bfly.v_fht_bfly._assert_742:precondition1          covered         Ht            5    2.739 s      
[1485] fht_bfly.v_fht_bfly._assert_743                        cex             Ht            5    2.745 s      
[1486] fht_bfly.v_fht_bfly._assert_743:precondition1          covered         Ht            5    2.745 s      
[1487] fht_bfly.v_fht_bfly._assert_744                        cex             Ht            4    1.861 s      
[1488] fht_bfly.v_fht_bfly._assert_744:precondition1          covered         Ht            4    1.861 s      
[1489] fht_bfly.v_fht_bfly._assert_745                        cex             L         3 - 6    0.026 s      
[1490] fht_bfly.v_fht_bfly._assert_745:precondition1          covered         L         3 - 6    0.026 s      
[1491] fht_bfly.v_fht_bfly._assert_746                        cex             Ht            4    1.782 s      
[1492] fht_bfly.v_fht_bfly._assert_746:precondition1          covered         Ht            4    1.782 s      
[1493] fht_bfly.v_fht_bfly._assert_747                        cex             Ht            5    2.221 s      
[1494] fht_bfly.v_fht_bfly._assert_747:precondition1          covered         Ht            5    2.221 s      
[1495] fht_bfly.v_fht_bfly._assert_748                        cex             Ht            4    1.519 s      
[1496] fht_bfly.v_fht_bfly._assert_748:precondition1          covered         Ht            4    1.519 s      
[1497] fht_bfly.v_fht_bfly._assert_749                        cex             Ht            4    1.866 s      
[1498] fht_bfly.v_fht_bfly._assert_749:precondition1          covered         Ht            4    1.866 s      
[1499] fht_bfly.v_fht_bfly._assert_750                        cex             Ht            4    1.866 s      
[1500] fht_bfly.v_fht_bfly._assert_750:precondition1          covered         Ht            4    1.866 s      
[1501] fht_bfly.v_fht_bfly._assert_751                        cex             Ht            4    1.872 s      
[1502] fht_bfly.v_fht_bfly._assert_751:precondition1          covered         Ht            4    1.872 s      
[1503] fht_bfly.v_fht_bfly._assert_752                        cex             Ht            5    2.753 s      
[1504] fht_bfly.v_fht_bfly._assert_752:precondition1          covered         Ht            5    1.998 s      
[1505] fht_bfly.v_fht_bfly._assert_753                        cex             Ht            5    2.758 s      
[1506] fht_bfly.v_fht_bfly._assert_753:precondition1          covered         Ht            5    2.758 s      
[1507] fht_bfly.v_fht_bfly._assert_754                        cex             Ht            4    1.866 s      
[1508] fht_bfly.v_fht_bfly._assert_754:precondition1          covered         Ht            4    1.866 s      
[1509] fht_bfly.v_fht_bfly._assert_755                        cex             Ht            4    1.877 s      
[1510] fht_bfly.v_fht_bfly._assert_755:precondition1          covered         Ht            4    1.877 s      
[1511] fht_bfly.v_fht_bfly._assert_756                        cex             Ht            5    2.194 s      
[1512] fht_bfly.v_fht_bfly._assert_756:precondition1          covered         Ht            5    2.194 s      
[1513] fht_bfly.v_fht_bfly._assert_757                        cex             Ht            5    2.194 s      
[1514] fht_bfly.v_fht_bfly._assert_757:precondition1          covered         Ht            5    2.194 s      
[1515] fht_bfly.v_fht_bfly._assert_758                        cex             AM            3    0.006 s      
[1516] fht_bfly.v_fht_bfly._assert_758:precondition1          covered         AM            3    0.006 s      
[1517] fht_bfly.v_fht_bfly._assert_759                        cex             Ht            4    1.782 s      
[1518] fht_bfly.v_fht_bfly._assert_759:precondition1          covered         Ht            4    1.782 s      
[1519] fht_bfly.v_fht_bfly._assert_760                        cex             Ht            4    1.763 s      
[1520] fht_bfly.v_fht_bfly._assert_760:precondition1          covered         Ht            4    1.763 s      
[1521] fht_bfly.v_fht_bfly._assert_761                        cex             Ht            4    1.882 s      
[1522] fht_bfly.v_fht_bfly._assert_761:precondition1          covered         Ht            4    1.882 s      
[1523] fht_bfly.v_fht_bfly._assert_762                        cex             Ht            4    1.888 s      
[1524] fht_bfly.v_fht_bfly._assert_762:precondition1          covered         Ht            4    1.888 s      
[1525] fht_bfly.v_fht_bfly._assert_763                        cex             Ht            5    3.023 s      
[1526] fht_bfly.v_fht_bfly._assert_763:precondition1          covered         Ht            5    3.023 s      
[1527] fht_bfly.v_fht_bfly._assert_764                        cex             Ht            5    2.169 s      
[1528] fht_bfly.v_fht_bfly._assert_764:precondition1          covered         Ht            5    2.169 s      
[1529] fht_bfly.v_fht_bfly._assert_765                        cex             Ht            5    2.169 s      
[1530] fht_bfly.v_fht_bfly._assert_765:precondition1          covered         Ht            5    2.169 s      
[1531] fht_bfly.v_fht_bfly._assert_766                        cex             Ht            5    2.151 s      
[1532] fht_bfly.v_fht_bfly._assert_766:precondition1          covered         Ht            5    2.151 s      
[1533] fht_bfly.v_fht_bfly._assert_767                        cex             Ht            5    3.030 s      
[1534] fht_bfly.v_fht_bfly._assert_767:precondition1          covered         Ht            5    3.030 s      
[1535] fht_bfly.v_fht_bfly._assert_768                        cex             Ht            5    3.036 s      
[1536] fht_bfly.v_fht_bfly._assert_768:precondition1          covered         Ht            5    3.036 s      
[1537] fht_bfly.v_fht_bfly._assert_769                        cex             Mpcustom4         2  0.239 s    
[1538] fht_bfly.v_fht_bfly._assert_769:precondition1          covered         Mpcustom4         2  0.239 s    
[1539] fht_bfly.v_fht_bfly._assert_770                        cex             Ht            4    1.782 s      
[1540] fht_bfly.v_fht_bfly._assert_770:precondition1          covered         Ht            4    1.782 s      
[1541] fht_bfly.v_fht_bfly._assert_771                        cex             Ht            4    1.893 s      
[1542] fht_bfly.v_fht_bfly._assert_771:precondition1          covered         Ht            4    1.893 s      
[1543] fht_bfly.v_fht_bfly._assert_772                        cex             Ht            5    3.041 s      
[1544] fht_bfly.v_fht_bfly._assert_772:precondition1          covered         Ht            5    3.041 s      
[1545] fht_bfly.v_fht_bfly._assert_773                        cex             AM            4    0.005 s      
[1546] fht_bfly.v_fht_bfly._assert_773:precondition1          covered         AM            4    0.005 s      
[1547] fht_bfly.v_fht_bfly._assert_774                        cex             Ht            5    2.687 s      
[1548] fht_bfly.v_fht_bfly._assert_774:precondition1          covered         Ht            5    2.687 s      
[1549] fht_bfly.v_fht_bfly._assert_775                        cex             Ht            5    2.444 s      
[1550] fht_bfly.v_fht_bfly._assert_775:precondition1          covered         Ht            5    2.444 s      
[1551] fht_bfly.v_fht_bfly._assert_776                        cex             Ht            4    1.899 s      
[1552] fht_bfly.v_fht_bfly._assert_776:precondition1          covered         Ht            4    1.899 s      
[1553] fht_bfly.v_fht_bfly._assert_777                        cex             Ht            5    2.194 s      
[1554] fht_bfly.v_fht_bfly._assert_777:precondition1          covered         Ht            5    2.194 s      
[1555] fht_bfly.v_fht_bfly._assert_778                        cex             Ht            4    1.904 s      
[1556] fht_bfly.v_fht_bfly._assert_778:precondition1          covered         Ht            4    1.904 s      
[1557] fht_bfly.v_fht_bfly._assert_779                        cex             Ht            4    1.909 s      
[1558] fht_bfly.v_fht_bfly._assert_779:precondition1          covered         Ht            4    1.909 s      
[1559] fht_bfly.v_fht_bfly._assert_780                        cex             Ht            5    3.047 s      
[1560] fht_bfly.v_fht_bfly._assert_780:precondition1          covered         Ht            5    3.047 s      
[1561] fht_bfly.v_fht_bfly._assert_781                        cex             Ht            5    3.062 s      
[1562] fht_bfly.v_fht_bfly._assert_781:precondition1          covered         Ht            5    2.605 s      
[1563] fht_bfly.v_fht_bfly._assert_782                        cex             Ht            4    1.915 s      
[1564] fht_bfly.v_fht_bfly._assert_782:precondition1          covered         Ht            4    1.915 s      
[1565] fht_bfly.v_fht_bfly._assert_783                        cex             Ht            5    3.023 s      
[1566] fht_bfly.v_fht_bfly._assert_783:precondition1          covered         Ht            5    3.023 s      
[1567] fht_bfly.v_fht_bfly._assert_784                        cex             Ht            5    3.067 s      
[1568] fht_bfly.v_fht_bfly._assert_784:precondition1          covered         Ht            5    3.067 s      
[1569] fht_bfly.v_fht_bfly._assert_785                        cex             Ht            5    3.077 s      
[1570] fht_bfly.v_fht_bfly._assert_785:precondition1          covered         Ht            5    3.077 s      
[1571] fht_bfly.v_fht_bfly._assert_786                        cex             Ht            5    3.023 s      
[1572] fht_bfly.v_fht_bfly._assert_786:precondition1          covered         Ht            5    3.023 s      
[1573] fht_bfly.v_fht_bfly._assert_787                        cex             Ht            5    3.047 s      
[1574] fht_bfly.v_fht_bfly._assert_787:precondition1          covered         Ht            5    3.047 s      
[1575] fht_bfly.v_fht_bfly._assert_788                        cex             Ht            4    1.920 s      
[1576] fht_bfly.v_fht_bfly._assert_788:precondition1          covered         Ht            4    1.920 s      
[1577] fht_bfly.v_fht_bfly._assert_789                        cex             N         3 - 4    0.004 s      
[1578] fht_bfly.v_fht_bfly._assert_789:precondition1          covered         N         3 - 4    0.004 s      
[1579] fht_bfly.v_fht_bfly._assert_790                        cex             Ht            5    3.084 s      
[1580] fht_bfly.v_fht_bfly._assert_790:precondition1          covered         Ht            5    3.084 s      
[1581] fht_bfly.v_fht_bfly._assert_791                        cex             Ht            4    1.926 s      
[1582] fht_bfly.v_fht_bfly._assert_791:precondition1          covered         Ht            4    1.926 s      
[1583] fht_bfly.v_fht_bfly._assert_792                        cex             Ht            5    3.047 s      
[1584] fht_bfly.v_fht_bfly._assert_792:precondition1          covered         Ht            5    3.047 s      
[1585] fht_bfly.v_fht_bfly._assert_793                        cex             Ht            5    2.235 s      
[1586] fht_bfly.v_fht_bfly._assert_793:precondition1          covered         Ht            5    2.235 s      
[1587] fht_bfly.v_fht_bfly._assert_794                        cex             Ht            5    3.023 s      
[1588] fht_bfly.v_fht_bfly._assert_794:precondition1          covered         Ht            5    3.023 s      
[1589] fht_bfly.v_fht_bfly._assert_795                        cex             Ht            5    3.041 s      
[1590] fht_bfly.v_fht_bfly._assert_795:precondition1          covered         Ht            5    3.041 s      
[1591] fht_bfly.v_fht_bfly._assert_796                        cex             Ht            5    3.023 s      
[1592] fht_bfly.v_fht_bfly._assert_796:precondition1          covered         Ht            5    3.023 s      
[1593] fht_bfly.v_fht_bfly._assert_797                        cex             Ht            5    3.090 s      
[1594] fht_bfly.v_fht_bfly._assert_797:precondition1          covered         Ht            5    3.090 s      
[1595] fht_bfly.v_fht_bfly._assert_798                        cex             Ht            5    3.041 s      
[1596] fht_bfly.v_fht_bfly._assert_798:precondition1          covered         Ht            5    3.041 s      
[1597] fht_bfly.v_fht_bfly._assert_799                        cex             Ht            5    3.041 s      
[1598] fht_bfly.v_fht_bfly._assert_799:precondition1          covered         Ht            5    3.041 s      
[1599] fht_bfly.v_fht_bfly._assert_800                        cex             Ht            5    3.116 s      
[1600] fht_bfly.v_fht_bfly._assert_800:precondition1          covered         Ht            5    3.116 s      
[1601] fht_bfly.v_fht_bfly._assert_801                        cex             Ht            5    3.122 s      
[1602] fht_bfly.v_fht_bfly._assert_801:precondition1          covered         Ht            5    3.122 s      
[1603] fht_bfly.v_fht_bfly._assert_802                        cex             Ht            5    2.120 s      
[1604] fht_bfly.v_fht_bfly._assert_802:precondition1          covered         Ht            5    2.120 s      
[1605] fht_bfly.v_fht_bfly._assert_803                        cex             Ht            5    3.062 s      
[1606] fht_bfly.v_fht_bfly._assert_803:precondition1          covered         Ht            5    2.605 s      
[1607] fht_bfly.v_fht_bfly._assert_804                        cex             L        5 - 15    2.305 s      
[1608] fht_bfly.v_fht_bfly._assert_804:precondition1          covered         L        5 - 15    2.305 s      
[1609] fht_bfly.v_fht_bfly._assert_805                        cex             Ht            5    2.687 s      
[1610] fht_bfly.v_fht_bfly._assert_805:precondition1          covered         Ht            5    2.687 s      
[1611] fht_bfly.v_fht_bfly._assert_806                        cex             Ht            5    3.067 s      
[1612] fht_bfly.v_fht_bfly._assert_806:precondition1          covered         Ht            5    3.067 s      
[1613] fht_bfly.v_fht_bfly._assert_807                        cex             Ht            5    2.687 s      
[1614] fht_bfly.v_fht_bfly._assert_807:precondition1          covered         Ht            5    2.687 s      
[1615] fht_bfly.v_fht_bfly._assert_808                        cex             Ht            5    3.128 s      
[1616] fht_bfly.v_fht_bfly._assert_808:precondition1          covered         Ht            5    3.128 s      
[1617] fht_bfly.v_fht_bfly._assert_809                        cex             Ht            5    3.133 s      
[1618] fht_bfly.v_fht_bfly._assert_809:precondition1          covered         Ht            5    3.133 s      
[1619] fht_bfly.v_fht_bfly._assert_810                        cex             Ht            5    3.138 s      
[1620] fht_bfly.v_fht_bfly._assert_810:precondition1          covered         Ht            5    3.138 s      
[1621] fht_bfly.v_fht_bfly._assert_811                        cex             Ht            5    2.687 s      
[1622] fht_bfly.v_fht_bfly._assert_811:precondition1          covered         Ht            5    2.687 s      
[1623] fht_bfly.v_fht_bfly._assert_812                        cex             Ht            5    3.067 s      
[1624] fht_bfly.v_fht_bfly._assert_812:precondition1          covered         Ht            5    3.067 s      
[1625] fht_bfly.v_fht_bfly._assert_813                        cex             Ht            5    3.145 s      
[1626] fht_bfly.v_fht_bfly._assert_813:precondition1          covered         Ht            5    3.145 s      
[1627] fht_bfly.v_fht_bfly._assert_814                        cex             Ht            3    1.364 s      
[1628] fht_bfly.v_fht_bfly._assert_814:precondition1          covered         Ht            3    1.364 s      
[1629] fht_bfly.v_fht_bfly._assert_815                        cex             N             3    0.004 s      
[1630] fht_bfly.v_fht_bfly._assert_815:precondition1          covered         N             3    0.004 s      
[1631] fht_bfly.v_fht_bfly._assert_816                        cex             N             3    0.004 s      
[1632] fht_bfly.v_fht_bfly._assert_816:precondition1          covered         N             3    0.004 s      
[1633] fht_bfly.v_fht_bfly._assert_817                        cex             Ht            5    3.150 s      
[1634] fht_bfly.v_fht_bfly._assert_817:precondition1          covered         Ht            5    3.150 s      
[1635] fht_bfly.v_fht_bfly._assert_818                        cex             Ht            5    3.090 s      
[1636] fht_bfly.v_fht_bfly._assert_818:precondition1          covered         Ht            5    3.090 s      
[1637] fht_bfly.v_fht_bfly._assert_819                        cex             Ht            5    2.687 s      
[1638] fht_bfly.v_fht_bfly._assert_819:precondition1          covered         Ht            5    2.687 s      
[1639] fht_bfly.v_fht_bfly._assert_820                        cex             Ht            5    2.687 s      
[1640] fht_bfly.v_fht_bfly._assert_820:precondition1          covered         Ht            5    2.687 s      
[1641] fht_bfly.v_fht_bfly._assert_821                        cex             Ht            5    3.090 s      
[1642] fht_bfly.v_fht_bfly._assert_821:precondition1          covered         Ht            5    3.090 s      
[1643] fht_bfly.v_fht_bfly._assert_822                        cex             Ht            5    3.023 s      
[1644] fht_bfly.v_fht_bfly._assert_822:precondition1          covered         Ht            5    3.023 s      
[1645] fht_bfly.v_fht_bfly._assert_823                        cex             Ht            5    2.064 s      
[1646] fht_bfly.v_fht_bfly._assert_823:precondition1          covered         Ht            5    2.064 s      
[1647] fht_bfly.v_fht_bfly._assert_824                        cex             Ht            5    3.090 s      
[1648] fht_bfly.v_fht_bfly._assert_824:precondition1          covered         Ht            5    3.090 s      
[1649] fht_bfly.v_fht_bfly._assert_825                        cex             Ht            5    3.023 s      
[1650] fht_bfly.v_fht_bfly._assert_825:precondition1          covered         Ht            5    3.023 s      
[1651] fht_bfly.v_fht_bfly._assert_826                        cex             Ht            5    3.155 s      
[1652] fht_bfly.v_fht_bfly._assert_826:precondition1          covered         Ht            5    3.155 s      
[1653] fht_bfly.v_fht_bfly._assert_827                        cex             Ht            5    3.160 s      
[1654] fht_bfly.v_fht_bfly._assert_827:precondition1          covered         Ht            5    3.160 s      
[1655] fht_bfly.v_fht_bfly._assert_828                        cex             Mpcustom4         2  0.233 s    
[1656] fht_bfly.v_fht_bfly._assert_828:precondition1          covered         Mpcustom4         2  0.233 s    
[1657] fht_bfly.v_fht_bfly._assert_829                        cex             Ht            5    3.023 s      
[1658] fht_bfly.v_fht_bfly._assert_829:precondition1          covered         Ht            5    3.023 s      
[1659] fht_bfly.v_fht_bfly._assert_830                        cex             Ht            5    3.165 s      
[1660] fht_bfly.v_fht_bfly._assert_830:precondition1          covered         Ht            5    3.165 s      
[1661] fht_bfly.v_fht_bfly._assert_831                        proven          PRE    Infinite    0.000 s      
[1662] fht_bfly.v_fht_bfly._assert_831:precondition1          unreachable     PRE    Infinite    0.000 s      
[1663] fht_bfly.v_fht_bfly._assert_832                        cex             Ht            5    2.753 s      
[1664] fht_bfly.v_fht_bfly._assert_832:precondition1          covered         Ht            5    1.998 s      
[1665] fht_bfly.v_fht_bfly._assert_833                        proven          PRE    Infinite    0.000 s      
[1666] fht_bfly.v_fht_bfly._assert_833:precondition1          unreachable     PRE    Infinite    0.000 s      
[1667] fht_bfly.v_fht_bfly._assert_834                        proven          PRE    Infinite    0.000 s      
[1668] fht_bfly.v_fht_bfly._assert_834:precondition1          unreachable     PRE    Infinite    0.000 s      
[1669] fht_bfly.v_fht_bfly._assert_835                        proven          PRE    Infinite    0.000 s      
[1670] fht_bfly.v_fht_bfly._assert_835:precondition1          unreachable     PRE    Infinite    0.000 s      
[1671] fht_bfly.v_fht_bfly._assert_836                        proven          PRE    Infinite    0.000 s      
[1672] fht_bfly.v_fht_bfly._assert_836:precondition1          unreachable     PRE    Infinite    0.000 s      
[1673] fht_bfly.v_fht_bfly._assert_837                        cex             Ht            5    3.116 s      
[1674] fht_bfly.v_fht_bfly._assert_837:precondition1          covered         Ht            5    3.116 s      
[1675] fht_bfly.v_fht_bfly._assert_838                        cex             Ht            5    3.172 s      
[1676] fht_bfly.v_fht_bfly._assert_838:precondition1          covered         Ht            5    3.172 s      
[1677] fht_bfly.v_fht_bfly._assert_839                        cex             Ht            5    3.178 s      
[1678] fht_bfly.v_fht_bfly._assert_839:precondition1          covered         Ht            5    3.178 s      
[1679] fht_bfly.v_fht_bfly._assert_840                        cex             Ht            5    2.120 s      
[1680] fht_bfly.v_fht_bfly._assert_840:precondition1          covered         Ht            5    2.120 s      
[1681] fht_bfly.v_fht_bfly._assert_841                        cex             Ht            5    3.183 s      
[1682] fht_bfly.v_fht_bfly._assert_841:precondition1          covered         Ht            5    3.183 s      
[1683] fht_bfly.v_fht_bfly._assert_842                        cex             Ht            5    3.190 s      
[1684] fht_bfly.v_fht_bfly._assert_842:precondition1          covered         Ht            5    3.190 s      
[1685] fht_bfly.v_fht_bfly._assert_843                        cex             Ht            5    3.198 s      
[1686] fht_bfly.v_fht_bfly._assert_843:precondition1          covered         Ht            5    3.198 s      
[1687] fht_bfly.v_fht_bfly._assert_844                        cex             Ht            5    3.204 s      
[1688] fht_bfly.v_fht_bfly._assert_844:precondition1          covered         Ht            5    3.204 s      
[1689] fht_bfly.v_fht_bfly._assert_845                        cex             Ht            5    3.210 s      
[1690] fht_bfly.v_fht_bfly._assert_845:precondition1          covered         Ht            5    3.210 s      
[1691] fht_bfly.v_fht_bfly._assert_846                        cex             Ht            5    3.183 s      
[1692] fht_bfly.v_fht_bfly._assert_846:precondition1          covered         Ht            5    3.183 s      
[1693] fht_bfly.v_fht_bfly._assert_847                        cex             Ht            5    3.216 s      
[1694] fht_bfly.v_fht_bfly._assert_847:precondition1          covered         Ht            5    3.216 s      
[1695] fht_bfly.v_fht_bfly._assert_848                        cex             Ht            5    3.216 s      
[1696] fht_bfly.v_fht_bfly._assert_848:precondition1          covered         Ht            5    3.216 s      
[1697] fht_bfly.v_fht_bfly._assert_849                        cex             Ht            5    3.222 s      
[1698] fht_bfly.v_fht_bfly._assert_849:precondition1          covered         Ht            5    3.222 s      
[1699] fht_bfly.v_fht_bfly._assert_850                        cex             Ht            5    2.624 s      
[1700] fht_bfly.v_fht_bfly._assert_850:precondition1          covered         Ht            5    2.624 s      
[1701] fht_bfly.v_fht_bfly._assert_851                        cex             Ht            5    3.183 s      
[1702] fht_bfly.v_fht_bfly._assert_851:precondition1          covered         Ht            5    3.183 s      
[1703] fht_bfly.v_fht_bfly._assert_852                        cex             Ht            5    2.064 s      
[1704] fht_bfly.v_fht_bfly._assert_852:precondition1          covered         Ht            5    2.064 s      
[1705] fht_bfly.v_fht_bfly._assert_853                        cex             Ht            5    3.228 s      
[1706] fht_bfly.v_fht_bfly._assert_853:precondition1          covered         Ht            5    3.228 s      
[1707] fht_bfly.v_fht_bfly._assert_854                        cex             Ht            5    3.234 s      
[1708] fht_bfly.v_fht_bfly._assert_854:precondition1          covered         Ht            5    3.234 s      
[1709] fht_bfly.v_fht_bfly._assert_855                        cex             Ht            5    3.234 s      
[1710] fht_bfly.v_fht_bfly._assert_855:precondition1          covered         Ht            5    3.234 s      
[1711] fht_bfly.v_fht_bfly._assert_856                        cex             Ht            5    3.198 s      
[1712] fht_bfly.v_fht_bfly._assert_856:precondition1          covered         Ht            5    3.198 s      
[1713] fht_bfly.v_fht_bfly._assert_857                        cex             Ht            5    3.239 s      
[1714] fht_bfly.v_fht_bfly._assert_857:precondition1          covered         Ht            5    3.239 s      
[1715] fht_bfly.v_fht_bfly._assert_858                        cex             Ht            5    3.128 s      
[1716] fht_bfly.v_fht_bfly._assert_858:precondition1          covered         Ht            5    3.128 s      
[1717] fht_bfly.v_fht_bfly._assert_859                        cex             Ht            3    1.376 s      
[1718] fht_bfly.v_fht_bfly._assert_859:precondition1          covered         Ht            3    1.376 s      
[1719] fht_bfly.v_fht_bfly._assert_860                        cex             Ht            5    3.023 s      
[1720] fht_bfly.v_fht_bfly._assert_860:precondition1          covered         Ht            5    3.023 s      
[1721] fht_bfly.v_fht_bfly._assert_861                        cex             Ht            5    3.244 s      
[1722] fht_bfly.v_fht_bfly._assert_861:precondition1          covered         Ht            5    3.244 s      
[1723] fht_bfly.v_fht_bfly._assert_862                        cex             Ht            5    3.067 s      
[1724] fht_bfly.v_fht_bfly._assert_862:precondition1          covered         Ht            5    3.067 s      
[1725] fht_bfly.v_fht_bfly._assert_863                        cex             Ht            5    3.041 s      
[1726] fht_bfly.v_fht_bfly._assert_863:precondition1          covered         Ht            5    3.041 s      
[1727] fht_bfly.v_fht_bfly._assert_864                        cex             Ht            3    1.382 s      
[1728] fht_bfly.v_fht_bfly._assert_864:precondition1          covered         Ht            3    1.382 s      
[1729] fht_bfly.v_fht_bfly._assert_865                        cex             N             3    0.004 s      
[1730] fht_bfly.v_fht_bfly._assert_865:precondition1          covered         N             3    0.004 s      
[1731] fht_bfly.v_fht_bfly._assert_866                        cex             Ht            5    3.067 s      
[1732] fht_bfly.v_fht_bfly._assert_866:precondition1          covered         Ht            5    3.067 s      
[1733] fht_bfly.v_fht_bfly._assert_867                        cex             Ht            5    3.067 s      
[1734] fht_bfly.v_fht_bfly._assert_867:precondition1          covered         Ht            5    3.067 s      
[1735] fht_bfly.v_fht_bfly._assert_868                        cex             Ht            3    0.737 s      
[1736] fht_bfly.v_fht_bfly._assert_868:precondition1          covered         Ht            3    0.737 s      
[1737] fht_bfly.v_fht_bfly._assert_869                        cex             Ht            3    1.387 s      
[1738] fht_bfly.v_fht_bfly._assert_869:precondition1          covered         Ht            3    1.387 s      
[1739] fht_bfly.v_fht_bfly._assert_870                        cex             Ht            3    1.392 s      
[1740] fht_bfly.v_fht_bfly._assert_870:precondition1          covered         Ht            3    1.392 s      
[1741] fht_bfly.v_fht_bfly._assert_871                        cex             Ht            3    0.747 s      
[1742] fht_bfly.v_fht_bfly._assert_871:precondition1          covered         Ht            3    0.747 s      
[1743] fht_bfly.v_fht_bfly._assert_872                        cex             Ht            3    1.397 s      
[1744] fht_bfly.v_fht_bfly._assert_872:precondition1          covered         Ht            3    1.397 s      
[1745] fht_bfly.v_fht_bfly._assert_873                        cex             Ht            5    3.228 s      
[1746] fht_bfly.v_fht_bfly._assert_873:precondition1          covered         Ht            5    3.228 s      
[1747] fht_bfly.v_fht_bfly._assert_874                        cex             Ht            4    1.915 s      
[1748] fht_bfly.v_fht_bfly._assert_874:precondition1          covered         Ht            4    1.915 s      
[1749] fht_bfly.v_fht_bfly._assert_875                        cex             Ht            5    3.250 s      
[1750] fht_bfly.v_fht_bfly._assert_875:precondition1          covered         Ht            5    3.250 s      
[1751] fht_bfly.v_fht_bfly._assert_876                        cex             Ht            3    1.404 s      
[1752] fht_bfly.v_fht_bfly._assert_876:precondition1          covered         Ht            3    1.404 s      
[1753] fht_bfly.v_fht_bfly._assert_877                        cex             Ht            3    1.409 s      
[1754] fht_bfly.v_fht_bfly._assert_877:precondition1          covered         Ht            3    1.409 s      
[1755] fht_bfly.v_fht_bfly._assert_878                        proven          PRE    Infinite    0.000 s      
[1756] fht_bfly.v_fht_bfly._assert_878:precondition1          unreachable     PRE    Infinite    0.000 s      
[1757] fht_bfly.v_fht_bfly._assert_879                        cex             Ht            3    0.737 s      
[1758] fht_bfly.v_fht_bfly._assert_879:precondition1          covered         Ht            3    0.737 s      
[1759] fht_bfly.v_fht_bfly._assert_880                        cex             Ht            4    1.936 s      
[1760] fht_bfly.v_fht_bfly._assert_880:precondition1          covered         Ht            4    1.936 s      
[1761] fht_bfly.v_fht_bfly._assert_881                        cex             Ht            5    3.228 s      
[1762] fht_bfly.v_fht_bfly._assert_881:precondition1          covered         Ht            5    3.228 s      
[1763] fht_bfly.v_fht_bfly._assert_882                        cex             Ht            5    2.687 s      
[1764] fht_bfly.v_fht_bfly._assert_882:precondition1          covered         Ht            5    2.687 s      
[1765] fht_bfly.v_fht_bfly._assert_883                        cex             Ht            5    2.687 s      
[1766] fht_bfly.v_fht_bfly._assert_883:precondition1          covered         Ht            5    2.687 s      
[1767] fht_bfly.v_fht_bfly._assert_884                        cex             Ht            5    2.624 s      
[1768] fht_bfly.v_fht_bfly._assert_884:precondition1          covered         Ht            5    2.624 s      
[1769] fht_bfly.v_fht_bfly._assert_885                        cex             Ht            4    1.942 s      
[1770] fht_bfly.v_fht_bfly._assert_885:precondition1          covered         Ht            4    1.942 s      
[1771] fht_bfly.v_fht_bfly._assert_886                        cex             Ht            3    1.415 s      
[1772] fht_bfly.v_fht_bfly._assert_886:precondition1          covered         Ht            3    1.415 s      
[1773] fht_bfly.v_fht_bfly._assert_887                        cex             Ht            4    1.948 s      
[1774] fht_bfly.v_fht_bfly._assert_887:precondition1          covered         Ht            4    1.948 s      
[1775] fht_bfly.v_fht_bfly._assert_888                        cex             Ht            3    0.737 s      
[1776] fht_bfly.v_fht_bfly._assert_888:precondition1          covered         Ht            3    0.737 s      
[1777] fht_bfly.v_fht_bfly._assert_889                        cex             Mpcustom4         2  0.233 s    
[1778] fht_bfly.v_fht_bfly._assert_889:precondition1          covered         Mpcustom4         2  0.233 s    
[1779] fht_bfly.v_fht_bfly._assert_890                        cex             Ht            4    1.953 s      
[1780] fht_bfly.v_fht_bfly._assert_890:precondition1          covered         Ht            4    1.953 s      
[1781] fht_bfly.v_fht_bfly._assert_891                        cex             Ht            5    3.067 s      
[1782] fht_bfly.v_fht_bfly._assert_891:precondition1          covered         Ht            5    3.067 s      
[1783] fht_bfly.v_fht_bfly._assert_892                        cex             Ht            4    1.915 s      
[1784] fht_bfly.v_fht_bfly._assert_892:precondition1          covered         Ht            4    1.915 s      
[1785] fht_bfly.v_fht_bfly._assert_893                        cex             Ht            5    3.256 s      
[1786] fht_bfly.v_fht_bfly._assert_893:precondition1          covered         Ht            5    3.256 s      
[1787] fht_bfly.v_fht_bfly._assert_894                        cex             N         3 - 4    0.004 s      
[1788] fht_bfly.v_fht_bfly._assert_894:precondition1          covered         N         3 - 4    0.004 s      
[1789] fht_bfly.v_fht_bfly._assert_895                        cex             Ht            3    1.421 s      
[1790] fht_bfly.v_fht_bfly._assert_895:precondition1          covered         Ht            3    1.421 s      
[1791] fht_bfly.v_fht_bfly._assert_896                        cex             Ht            3    1.426 s      
[1792] fht_bfly.v_fht_bfly._assert_896:precondition1          covered         Ht            3    1.426 s      
[1793] fht_bfly.v_fht_bfly._assert_897                        cex             Ht            3    1.431 s      
[1794] fht_bfly.v_fht_bfly._assert_897:precondition1          covered         Ht            3    1.431 s      
[1795] fht_bfly.v_fht_bfly._assert_898                        cex             Ht            3    0.737 s      
[1796] fht_bfly.v_fht_bfly._assert_898:precondition1          covered         Ht            3    0.737 s      
[1797] fht_bfly.v_fht_bfly._assert_899                        cex             Ht            3    1.437 s      
[1798] fht_bfly.v_fht_bfly._assert_899:precondition1          covered         Ht            3    1.437 s      
[1799] fht_bfly.v_fht_bfly._assert_900                        cex             Ht            3    1.442 s      
[1800] fht_bfly.v_fht_bfly._assert_900:precondition1          covered         Ht            3    1.442 s      
[1801] fht_bfly.v_fht_bfly._assert_901                        cex             Ht            3    1.448 s      
[1802] fht_bfly.v_fht_bfly._assert_901:precondition1          covered         Ht            3    1.448 s      
[1803] fht_bfly.v_fht_bfly._assert_902                        cex             Ht            3    1.397 s      
[1804] fht_bfly.v_fht_bfly._assert_902:precondition1          covered         Ht            3    1.397 s      
[1805] fht_bfly.v_fht_bfly._assert_903                        cex             Ht            5    3.256 s      
[1806] fht_bfly.v_fht_bfly._assert_903:precondition1          covered         Ht            5    3.256 s      
[1807] fht_bfly.v_fht_bfly._assert_904                        cex             Ht            5    3.276 s      
[1808] fht_bfly.v_fht_bfly._assert_904:precondition1          covered         Ht            5    3.276 s      
[1809] fht_bfly.v_fht_bfly._assert_905                        cex             Ht            4    1.948 s      
[1810] fht_bfly.v_fht_bfly._assert_905:precondition1          covered         Ht            4    1.948 s      
[1811] fht_bfly.v_fht_bfly._assert_906                        cex             Ht            5    3.276 s      
[1812] fht_bfly.v_fht_bfly._assert_906:precondition1          covered         Ht            5    3.276 s      
[1813] fht_bfly.v_fht_bfly._assert_907                        cex             Ht            5    2.624 s      
[1814] fht_bfly.v_fht_bfly._assert_907:precondition1          covered         Ht            5    2.624 s      
[1815] fht_bfly.v_fht_bfly._assert_908                        proven          PRE    Infinite    0.000 s      
[1816] fht_bfly.v_fht_bfly._assert_908:precondition1          unreachable     PRE    Infinite    0.000 s      
[1817] fht_bfly.v_fht_bfly._assert_909                        proven          PRE    Infinite    0.000 s      
[1818] fht_bfly.v_fht_bfly._assert_909:precondition1          unreachable     PRE    Infinite    0.000 s      
[1819] fht_bfly.v_fht_bfly._assert_910                        proven          PRE    Infinite    0.000 s      
[1820] fht_bfly.v_fht_bfly._assert_910:precondition1          unreachable     PRE    Infinite    0.000 s      
[1821] fht_bfly.v_fht_bfly._assert_911                        proven          PRE    Infinite    0.000 s      
[1822] fht_bfly.v_fht_bfly._assert_911:precondition1          unreachable     PRE    Infinite    0.000 s      
[1823] fht_bfly.v_fht_bfly._assert_912                        cex             Ht            4    1.959 s      
[1824] fht_bfly.v_fht_bfly._assert_912:precondition1          covered         Ht            4    1.959 s      
[1825] fht_bfly.v_fht_bfly._assert_913                        cex             Ht            5    3.276 s      
[1826] fht_bfly.v_fht_bfly._assert_913:precondition1          covered         Ht            5    3.276 s      
[1827] fht_bfly.v_fht_bfly._assert_914                        cex             Ht            3    1.421 s      
[1828] fht_bfly.v_fht_bfly._assert_914:precondition1          covered         Ht            3    1.421 s      
[1829] fht_bfly.v_fht_bfly._assert_915                        cex             Ht            3    1.454 s      
[1830] fht_bfly.v_fht_bfly._assert_915:precondition1          covered         Ht            3    1.454 s      
[1831] fht_bfly.v_fht_bfly._assert_916                        cex             Ht            3    1.459 s      
[1832] fht_bfly.v_fht_bfly._assert_916:precondition1          covered         Ht            3    1.459 s      
[1833] fht_bfly.v_fht_bfly._assert_917                        cex             Ht            3    1.465 s      
[1834] fht_bfly.v_fht_bfly._assert_917:precondition1          covered         Ht            3    1.465 s      
[1835] fht_bfly.v_fht_bfly._assert_918                        proven          PRE    Infinite    0.000 s      
[1836] fht_bfly.v_fht_bfly._assert_918:precondition1          unreachable     PRE    Infinite    0.000 s      
[1837] fht_bfly.v_fht_bfly._assert_919                        proven          PRE    Infinite    0.000 s      
[1838] fht_bfly.v_fht_bfly._assert_919:precondition1          unreachable     PRE    Infinite    0.000 s      
[1839] fht_bfly.v_fht_bfly._assert_920                        proven          PRE    Infinite    0.000 s      
[1840] fht_bfly.v_fht_bfly._assert_920:precondition1          unreachable     PRE    Infinite    0.000 s      
[1841] fht_bfly.v_fht_bfly._assert_921                        proven          PRE    Infinite    0.000 s      
[1842] fht_bfly.v_fht_bfly._assert_921:precondition1          unreachable     PRE    Infinite    0.000 s      
[1843] fht_bfly.v_fht_bfly._assert_922                        cex             Ht            5    3.282 s      
[1844] fht_bfly.v_fht_bfly._assert_922:precondition1          covered         Ht            5    3.282 s      
[1845] fht_bfly.v_fht_bfly._assert_923                        cex             Ht            5    3.298 s      
[1846] fht_bfly.v_fht_bfly._assert_923:precondition1          covered         Ht            5    3.298 s      
[1847] fht_bfly.v_fht_bfly._assert_924                        cex             Ht            3    1.470 s      
[1848] fht_bfly.v_fht_bfly._assert_924:precondition1          covered         Ht            3    1.470 s      
[1849] fht_bfly.v_fht_bfly._assert_925                        cex             Ht            5    3.303 s      
[1850] fht_bfly.v_fht_bfly._assert_925:precondition1          covered         Ht            5    3.303 s      
[1851] fht_bfly.v_fht_bfly._assert_926                        cex             Ht            3    1.476 s      
[1852] fht_bfly.v_fht_bfly._assert_926:precondition1          covered         Ht            3    1.476 s      
[1853] fht_bfly.v_fht_bfly._assert_927                        cex             Ht            5    3.303 s      
[1854] fht_bfly.v_fht_bfly._assert_927:precondition1          covered         Ht            5    3.303 s      
[1855] fht_bfly.v_fht_bfly._assert_928                        cex             Ht            5    3.303 s      
[1856] fht_bfly.v_fht_bfly._assert_928:precondition1          covered         Ht            5    3.303 s      
[1857] fht_bfly.v_fht_bfly._assert_929                        cex             Mpcustom4         2  0.227 s    
[1858] fht_bfly.v_fht_bfly._assert_929:precondition1          covered         Mpcustom4         2  0.227 s    
[1859] fht_bfly.v_fht_bfly._assert_930                        cex             Ht            5    3.310 s      
[1860] fht_bfly.v_fht_bfly._assert_930:precondition1          covered         Ht            5    3.310 s      
[1861] fht_bfly.v_fht_bfly._assert_931                        cex             Ht            5    3.276 s      
[1862] fht_bfly.v_fht_bfly._assert_931:precondition1          covered         Ht            5    3.276 s      
[1863] fht_bfly.v_fht_bfly._assert_932                        cex             Ht            3    1.482 s      
[1864] fht_bfly.v_fht_bfly._assert_932:precondition1          covered         Ht            3    1.482 s      
[1865] fht_bfly.v_fht_bfly._assert_933                        cex             N         3 - 4    0.004 s      
[1866] fht_bfly.v_fht_bfly._assert_933:precondition1          covered         N         3 - 4    0.004 s      
[1867] fht_bfly.v_fht_bfly._assert_934                        cex             Ht            3    1.488 s      
[1868] fht_bfly.v_fht_bfly._assert_934:precondition1          covered         Ht            3    1.488 s      
[1869] fht_bfly.v_fht_bfly._assert_935                        cex             Mpcustom4         2  0.212 s    
[1870] fht_bfly.v_fht_bfly._assert_935:precondition1          covered         Mpcustom4         2  0.212 s    
[1871] fht_bfly.v_fht_bfly._assert_936                        cex             Ht            3    1.494 s      
[1872] fht_bfly.v_fht_bfly._assert_936:precondition1          covered         Ht            3    1.494 s      
[1873] fht_bfly.v_fht_bfly._assert_937                        cex             Ht            3    1.488 s      
[1874] fht_bfly.v_fht_bfly._assert_937:precondition1          covered         Ht            3    1.488 s      
[1875] fht_bfly.v_fht_bfly._assert_938                        cex             Ht            4    1.942 s      
[1876] fht_bfly.v_fht_bfly._assert_938:precondition1          covered         Ht            4    1.942 s      
[1877] fht_bfly.v_fht_bfly._assert_939                        cex             Ht            4    1.942 s      
[1878] fht_bfly.v_fht_bfly._assert_939:precondition1          covered         Ht            4    1.942 s      
[1879] fht_bfly.v_fht_bfly._assert_940                        cex             Ht            3    1.482 s      
[1880] fht_bfly.v_fht_bfly._assert_940:precondition1          covered         Ht            3    1.482 s      
[1881] fht_bfly.v_fht_bfly._assert_941                        cex             Ht            3    1.482 s      
[1882] fht_bfly.v_fht_bfly._assert_941:precondition1          covered         Ht            3    1.482 s      
[1883] fht_bfly.v_fht_bfly._assert_942                        cex             Ht            5    3.323 s      
[1884] fht_bfly.v_fht_bfly._assert_942:precondition1          covered         Ht            5    3.323 s      
[1885] fht_bfly.v_fht_bfly._assert_943                        cex             Ht            5    3.303 s      
[1886] fht_bfly.v_fht_bfly._assert_943:precondition1          covered         Ht            5    3.303 s      
[1887] fht_bfly.v_fht_bfly._assert_944                        cex             Ht            5    3.323 s      
[1888] fht_bfly.v_fht_bfly._assert_944:precondition1          covered         Ht            5    3.323 s      
[1889] fht_bfly.v_fht_bfly._assert_945                        cex             Ht            5    3.329 s      
[1890] fht_bfly.v_fht_bfly._assert_945:precondition1          covered         Ht            5    3.329 s      
[1891] fht_bfly.v_fht_bfly._assert_946                        cex             Mpcustom4         2  0.222 s    
[1892] fht_bfly.v_fht_bfly._assert_946:precondition1          covered         Mpcustom4         2  0.222 s    
[1893] fht_bfly.v_fht_bfly._assert_947                        cex             Ht            4    1.965 s      
[1894] fht_bfly.v_fht_bfly._assert_947:precondition1          covered         Ht            4    1.965 s      
[1895] fht_bfly.v_fht_bfly._assert_948                        cex             Ht            3    1.482 s      
[1896] fht_bfly.v_fht_bfly._assert_948:precondition1          covered         Ht            3    1.482 s      
[1897] fht_bfly.v_fht_bfly._assert_949                        cex             Ht            5    3.335 s      
[1898] fht_bfly.v_fht_bfly._assert_949:precondition1          covered         Ht            5    2.296 s      
[1899] fht_bfly.v_fht_bfly._assert_950                        cex             Ht            3    1.500 s      
[1900] fht_bfly.v_fht_bfly._assert_950:precondition1          covered         Ht            3    1.500 s      
[1901] fht_bfly.v_fht_bfly._assert_951                        cex             Ht            4    1.782 s      
[1902] fht_bfly.v_fht_bfly._assert_951:precondition1          covered         Ht            4    1.782 s      
[1903] fht_bfly.v_fht_bfly._assert_952                        cex             Ht            4    1.965 s      
[1904] fht_bfly.v_fht_bfly._assert_952:precondition1          covered         Ht            4    1.965 s      
[1905] fht_bfly.v_fht_bfly._assert_953                        cex             Mpcustom4         2  0.217 s    
[1906] fht_bfly.v_fht_bfly._assert_953:precondition1          covered         Mpcustom4         2  0.217 s    
[1907] fht_bfly.v_fht_bfly._assert_954                        cex             Ht            5    3.340 s      
[1908] fht_bfly.v_fht_bfly._assert_954:precondition1          covered         Ht            5    3.340 s      
[1909] fht_bfly.v_fht_bfly._assert_955                        cex             Mpcustom4         2  0.212 s    
[1910] fht_bfly.v_fht_bfly._assert_955:precondition1          covered         Mpcustom4         2  0.212 s    
[1911] fht_bfly.v_fht_bfly._assert_956                        cex             Ht            3    1.506 s      
[1912] fht_bfly.v_fht_bfly._assert_956:precondition1          covered         Ht            3    1.506 s      
[1913] fht_bfly.v_fht_bfly._assert_957                        cex             Ht            3    1.506 s      
[1914] fht_bfly.v_fht_bfly._assert_957:precondition1          covered         Ht            3    1.506 s      
[1915] fht_bfly.v_fht_bfly._assert_958                        cex             Ht            3    1.506 s      
[1916] fht_bfly.v_fht_bfly._assert_958:precondition1          covered         Ht            3    1.506 s      
[1917] fht_bfly.v_fht_bfly._assert_959                        cex             Ht            3    1.482 s      
[1918] fht_bfly.v_fht_bfly._assert_959:precondition1          covered         Ht            3    1.482 s      
[1919] fht_bfly.v_fht_bfly._assert_960                        cex             Ht            3    1.482 s      
[1920] fht_bfly.v_fht_bfly._assert_960:precondition1          covered         Ht            3    1.482 s      
[1921] fht_bfly.v_fht_bfly._assert_961                        cex             Ht            3    1.512 s      
[1922] fht_bfly.v_fht_bfly._assert_961:precondition1          covered         Ht            3    1.512 s      
[1923] fht_bfly.v_fht_bfly._assert_962                        cex             Ht            5    3.323 s      
[1924] fht_bfly.v_fht_bfly._assert_962:precondition1          covered         Ht            5    3.323 s      
[1925] fht_bfly.v_fht_bfly._assert_963                        cex             Ht            4    1.936 s      
[1926] fht_bfly.v_fht_bfly._assert_963:precondition1          covered         Ht            4    1.936 s      
[1927] fht_bfly.v_fht_bfly._assert_964                        cex             Ht            4    1.936 s      
[1928] fht_bfly.v_fht_bfly._assert_964:precondition1          covered         Ht            4    1.936 s      
[1929] fht_bfly.v_fht_bfly._assert_965                        cex             Ht            4    1.936 s      
[1930] fht_bfly.v_fht_bfly._assert_965:precondition1          covered         Ht            4    1.936 s      
[1931] fht_bfly.v_fht_bfly._assert_966                        cex             Ht            3    1.482 s      
[1932] fht_bfly.v_fht_bfly._assert_966:precondition1          covered         Ht            3    1.482 s      
[1933] fht_bfly.v_fht_bfly._assert_967                        cex             Ht            4    1.942 s      
[1934] fht_bfly.v_fht_bfly._assert_967:precondition1          covered         Ht            4    1.942 s      
[1935] fht_bfly.v_fht_bfly._assert_968                        cex             N             3    0.004 s      
[1936] fht_bfly.v_fht_bfly._assert_968:precondition1          covered         N             3    0.004 s      
[1937] fht_bfly.v_fht_bfly._assert_969                        cex             Ht            5    3.345 s      
[1938] fht_bfly.v_fht_bfly._assert_969:precondition1          covered         Ht            5    3.345 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.549 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
