# RNBIP-2-Processor
3 stage pipelined processor implementation of a RISC based instruction set of RNBIP-1 (Single Bus Architecture). 


