verilog xil_defaultlib --include "../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/Block_huffman_encodi.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/Block_proc.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/canonize_tree.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/compute_bit_length.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/compute_bit_lengtjbC.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/compute_bit_lengtkbM.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/create_codeword.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/create_codeword_flbW.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/create_tree.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/create_tree_frequhbi.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/create_tree_frequibs.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w9_d2_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w9_d3_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w9_d5_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w9_d256_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w32_d256_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/fifo_w41_d256_A.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/filter.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_Aem.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_Aem_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_AXILiteS_s_axi.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_Bew.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_Bew_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_DeQ.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_DeQ_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_g8j.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_mb6.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_mb6_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_ncg.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_ncg_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_rcU.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_rcU_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_udo.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_wdI.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_wdI_memcore.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding_xdS.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/Loop_copy_sorted_pro.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/Loop_read_stream_pro.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/regslice_core.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/sort.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/sort_current_digifYi.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/sort_previous_sorbkb.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/sort_previous_sorcud.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/start_for_Block_hEe0.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/start_for_Block_pGfk.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/start_for_create_Ffa.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/start_for_filter_U0.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/truncate_tree.v" \
"../../../../vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/3031/hdl/verilog/huffman_encoding.v" \
"../../../bd/design_1/ip/design_1_huffman_encoding_0_1/sim/design_1_huffman_encoding_0_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
