DSCH 2.6c
VERSION 11/19/2021 11:02:45 PM
BB(-49,51,119,99)
SYM  #button1
BB(-49,51,-40,59)
TITLE -45 55  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-48,52,6,6,r)
VIS 1
PIN(-40,55,0.000,0.000)A
LIG(-41,55,-40,55)
LIG(-49,59,-49,51)
LIG(-41,59,-49,59)
LIG(-41,51,-41,59)
LIG(-49,51,-41,51)
LIG(-48,58,-48,52)
LIG(-42,58,-48,58)
LIG(-42,52,-42,58)
LIG(-48,52,-42,52)
FSYM
SYM  #button2
BB(-49,71,-40,79)
TITLE -45 75  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-48,72,6,6,r)
VIS 1
PIN(-40,75,0.000,0.000)B
LIG(-41,75,-40,75)
LIG(-49,79,-49,71)
LIG(-41,79,-49,79)
LIG(-41,71,-41,79)
LIG(-49,71,-41,71)
LIG(-48,78,-48,72)
LIG(-42,78,-48,78)
LIG(-42,72,-42,78)
LIG(-48,72,-42,72)
FSYM
SYM  #xor2
BB(15,55,50,75)
TITLE 32 65  #^
MODEL 602
PROP                                                                                                                                                                                                           
REC(-105,-15,0,0,)
VIS 0
PIN(15,60,0.000,0.000)a
PIN(15,70,0.000,0.000)b
PIN(50,65,0.090,0.070)out
LIG(23,72,19,75)
LIG(27,72,23,75)
LIG(43,65,50,65)
LIG(42,67,39,71)
LIG(43,65,42,67)
LIG(42,63,43,65)
LIG(39,59,42,63)
LIG(34,56,39,59)
LIG(39,71,34,74)
LIG(34,74,23,75)
LIG(23,55,34,56)
LIG(29,68,27,72)
LIG(23,55,27,58)
LIG(27,58,29,62)
LIG(29,62,30,65)
LIG(30,65,29,68)
LIG(19,55,23,58)
LIG(23,58,25,62)
LIG(25,62,26,65)
LIG(26,65,25,68)
LIG(25,68,23,72)
LIG(15,60,24,60)
LIG(15,70,24,70)
VLG  xor xor2(out,a,b);
FSYM
SYM  #button3
BB(-49,91,-40,99)
TITLE -45 95  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-48,92,6,6,r)
VIS 1
PIN(-40,95,0.000,0.000)C
LIG(-41,95,-40,95)
LIG(-49,99,-49,91)
LIG(-41,99,-49,99)
LIG(-41,91,-41,99)
LIG(-49,91,-41,91)
LIG(-48,98,-48,92)
LIG(-42,98,-48,98)
LIG(-42,92,-42,98)
LIG(-48,92,-42,92)
FSYM
SYM  #xor2
BB(70,70,105,90)
TITLE 87 80  #^
MODEL 602
PROP                                                                                                                                                                                                           
REC(-25,15,0,0,)
VIS 0
PIN(70,75,0.000,0.000)a
PIN(70,85,0.000,0.000)b
PIN(105,80,0.090,0.070)out
LIG(78,87,74,90)
LIG(82,87,78,90)
LIG(98,80,105,80)
LIG(97,82,94,86)
LIG(98,80,97,82)
LIG(97,78,98,80)
LIG(94,74,97,78)
LIG(89,71,94,74)
LIG(94,86,89,89)
LIG(89,89,78,90)
LIG(78,70,89,71)
LIG(84,83,82,87)
LIG(78,70,82,73)
LIG(82,73,84,77)
LIG(84,77,85,80)
LIG(85,80,84,83)
LIG(74,70,78,73)
LIG(78,73,80,77)
LIG(80,77,81,80)
LIG(81,80,80,83)
LIG(80,83,78,87)
LIG(70,75,79,75)
LIG(70,85,79,85)
VLG  xor xor2(out,a,b);
FSYM
SYM  #light1
BB(113,65,119,79)
TITLE 115 79  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(114,66,4,4,r)
VIS 1
PIN(115,80,0.000,0.000)P
LIG(118,71,118,66)
LIG(118,66,117,65)
LIG(114,66,114,71)
LIG(117,76,117,73)
LIG(116,76,119,76)
LIG(116,78,118,76)
LIG(117,78,119,76)
LIG(113,73,119,73)
LIG(115,73,115,80)
LIG(113,71,113,73)
LIG(119,71,113,71)
LIG(119,73,119,71)
LIG(115,65,114,66)
LIG(117,65,115,65)
FSYM
LIG(-40,55,-5,55)
LIG(15,60,-5,60)
LIG(-5,60,-5,55)
LIG(105,80,115,80)
LIG(15,70,-5,70)
LIG(-5,70,-5,75)
LIG(-40,75,-5,75)
LIG(-40,95,60,95)
LIG(70,75,60,75)
LIG(60,75,60,65)
LIG(60,65,50,65)
LIG(70,85,60,85)
LIG(60,85,60,95)
FFIG D:\Academic\2.1 Semester\Digital Logic Design(CSE-205)\Circuit Design\Odd_Parity_Generator.sch
