Analysis & Synthesis Status : Successful - Wed Aug 17 14:26:05 2016
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Standard Edition
Revision Name : DE1_SoC_SDRAM_Nios_Test
Top-level Entity Name : DE1_SoC_SDRAM_Nios_Test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 2643
Total pins : 241
Total virtual pins : 0
Total block memory bits : 1,089,408
Total DSP Blocks : 3
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
