{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758742539579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758742539579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 16:35:39 2025 " "Processing started: Wed Sep 24 16:35:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758742539579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742539579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742539579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758742539730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758742539730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "output_files/vga_driver.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/main.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoram.v 1 1 " "Found 1 design units, including 1 entities, in source file blocoram.v" { { "Info" "ISGN_ENTITY_NAME" "1 blocoram " "Found entity 1: blocoram" {  } { { "blocoram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file copy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 copy_controller " "Found entity 1: copy_controller" {  } { { "copy_controller.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/copy_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/zoom_copy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/zoom_copy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 zoom_copy_controller " "Found entity 1: zoom_copy_controller" {  } { { "output_files/zoom_copy_controller.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/zoom_copy_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vizinho_mais_prox.v 1 1 " "Found 1 design units, including 1 entities, in source file vizinho_mais_prox.v" { { "Info" "ISGN_ENTITY_NAME" "1 vizinho_mais_prox " "Found entity 1: vizinho_mais_prox" {  } { { "vizinho_mais_prox.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/vizinho_mais_prox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_algoritmos.v(177) " "Verilog HDL information at alu_algoritmos.v(177): always construct contains both blocking and non-blocking assignments" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758742543356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_algoritmos.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_algoritmos.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_algoritmos " "Found entity 1: alu_algoritmos" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543356 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "botoes_module.v(44) " "Verilog HDL Event Control warning at botoes_module.v(44): Event Control contains a complex event expression" {  } { { "output_files/botoes_module.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/botoes_module.v" 44 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1758742543356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/botoes_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/botoes_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 botoes_module " "Found entity 1: botoes_module" {  } { { "output_files/botoes_module.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/botoes_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758742543387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clkdivide " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clkdivide\"" {  } { { "output_files/main.v" "clkdivide" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:rom_inst " "Elaborating entity \"ram\" for hierarchy \"ram:rom_inst\"" {  } { { "output_files/main.v" "rom_inst" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../image.mif " "Parameter \"init_file\" = \"../image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543409 ""}  } { { "ram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742543409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjf1 " "Found entity 1: altsyncram_bjf1" {  } { { "db/altsyncram_bjf1.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bjf1 ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated " "Elaborating entity \"altsyncram_bjf1\" for hierarchy \"ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_bjf1.tdf" "rden_decode" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"ram:rom_inst\|altsyncram:altsyncram_component\|altsyncram_bjf1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_bjf1.tdf" "mux2" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoram blocoram:ram_inst " "Elaborating entity \"blocoram\" for hierarchy \"blocoram:ram_inst\"" {  } { { "output_files/main.v" "ram_inst" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blocoram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blocoram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "blocoram.v" "altsyncram_component" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blocoram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blocoram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "blocoram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blocoram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"blocoram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742543478 ""}  } { { "blocoram.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742543478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2u1 " "Found entity 1: altsyncram_g2u1" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2u1 blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated " "Elaborating entity \"altsyncram_g2u1\" for hierarchy \"blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_g2u1.tdf" "decode2" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_g2u1.tdf" "rden_decode_b" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742543606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742543606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3 " "Elaborating entity \"mux_jhb\" for hierarchy \"blocoram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3\"" {  } { { "db/altsyncram_g2u1.tdf" "mux3" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "botoes_module botoes_module:butoes " "Elaborating entity \"botoes_module\" for hierarchy \"botoes_module:butoes\"" {  } { { "output_files/main.v" "butoes" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_algoritmos alu_algoritmos:alu " "Elaborating entity \"alu_algoritmos\" for hierarchy \"alu_algoritmos:alu\"" {  } { { "output_files/main.v" "alu" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alu_algoritmos.v(157) " "Verilog HDL assignment warning at alu_algoritmos.v(157): truncated value with size 32 to match size of target (10)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu_algoritmos.v(158) " "Verilog HDL assignment warning at alu_algoritmos.v(158): truncated value with size 32 to match size of target (9)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(162) " "Verilog HDL assignment warning at alu_algoritmos.v(162): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(163) " "Verilog HDL assignment warning at alu_algoritmos.v(163): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(205) " "Verilog HDL assignment warning at alu_algoritmos.v(205): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(206) " "Verilog HDL assignment warning at alu_algoritmos.v(206): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(214) " "Verilog HDL assignment warning at alu_algoritmos.v(214): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543611 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(222) " "Verilog HDL assignment warning at alu_algoritmos.v(222): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(232) " "Verilog HDL assignment warning at alu_algoritmos.v(232): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu_algoritmos.v(188) " "Verilog HDL Case Statement information at alu_algoritmos.v(188): all case item expressions in this case statement are onehot" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(265) " "Verilog HDL assignment warning at alu_algoritmos.v(265): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(284) " "Verilog HDL assignment warning at alu_algoritmos.v(284): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(285) " "Verilog HDL assignment warning at alu_algoritmos.v(285): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(292) " "Verilog HDL assignment warning at alu_algoritmos.v(292): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(293) " "Verilog HDL assignment warning at alu_algoritmos.v(293): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(300) " "Verilog HDL assignment warning at alu_algoritmos.v(300): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543612 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(301) " "Verilog HDL assignment warning at alu_algoritmos.v(301): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(305) " "Verilog HDL assignment warning at alu_algoritmos.v(305): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(306) " "Verilog HDL assignment warning at alu_algoritmos.v(306): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(310) " "Verilog HDL assignment warning at alu_algoritmos.v(310): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(318) " "Verilog HDL assignment warning at alu_algoritmos.v(318): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(324) " "Verilog HDL assignment warning at alu_algoritmos.v(324): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(329) " "Verilog HDL assignment warning at alu_algoritmos.v(329): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(334) " "Verilog HDL assignment warning at alu_algoritmos.v(334): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(339) " "Verilog HDL assignment warning at alu_algoritmos.v(339): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(356) " "Verilog HDL assignment warning at alu_algoritmos.v(356): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_algoritmos.v(367) " "Verilog HDL assignment warning at alu_algoritmos.v(367): truncated value with size 32 to match size of target (2)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_algoritmos.v(371) " "Verilog HDL assignment warning at alu_algoritmos.v(371): truncated value with size 32 to match size of target (2)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 alu_algoritmos.v(382) " "Verilog HDL assignment warning at alu_algoritmos.v(382): truncated value with size 12 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543613 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 alu_algoritmos.v(384) " "Verilog HDL assignment warning at alu_algoritmos.v(384): truncated value with size 10 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543614 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(389) " "Verilog HDL assignment warning at alu_algoritmos.v(389): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543614 "|main|alu_algoritmos:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu_algoritmos.v(251) " "Verilog HDL Case Statement information at alu_algoritmos.v(251): all case item expressions in this case statement are onehot" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758742543614 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(433) " "Verilog HDL assignment warning at alu_algoritmos.v(433): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543614 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(457) " "Verilog HDL assignment warning at alu_algoritmos.v(457): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543614 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(480) " "Verilog HDL assignment warning at alu_algoritmos.v(480): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(486) " "Verilog HDL assignment warning at alu_algoritmos.v(486): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_algoritmos.v(492) " "Verilog HDL assignment warning at alu_algoritmos.v(492): truncated value with size 32 to match size of target (4)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(498) " "Verilog HDL assignment warning at alu_algoritmos.v(498): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(499) " "Verilog HDL assignment warning at alu_algoritmos.v(499): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(500) " "Verilog HDL assignment warning at alu_algoritmos.v(500): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(501) " "Verilog HDL assignment warning at alu_algoritmos.v(501): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(507) " "Verilog HDL assignment warning at alu_algoritmos.v(507): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_algoritmos.v(513) " "Verilog HDL assignment warning at alu_algoritmos.v(513): truncated value with size 32 to match size of target (4)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(518) " "Verilog HDL assignment warning at alu_algoritmos.v(518): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543615 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(522) " "Verilog HDL assignment warning at alu_algoritmos.v(522): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu_algoritmos.v(407) " "Verilog HDL Case Statement information at alu_algoritmos.v(407): all case item expressions in this case statement are onehot" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 407 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(557) " "Verilog HDL assignment warning at alu_algoritmos.v(557): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alu_algoritmos.v(576) " "Verilog HDL assignment warning at alu_algoritmos.v(576): truncated value with size 32 to match size of target (10)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu_algoritmos.v(577) " "Verilog HDL assignment warning at alu_algoritmos.v(577): truncated value with size 32 to match size of target (9)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(585) " "Verilog HDL assignment warning at alu_algoritmos.v(585): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543616 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alu_algoritmos.v(594) " "Verilog HDL assignment warning at alu_algoritmos.v(594): truncated value with size 32 to match size of target (10)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu_algoritmos.v(595) " "Verilog HDL assignment warning at alu_algoritmos.v(595): truncated value with size 32 to match size of target (9)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(603) " "Verilog HDL assignment warning at alu_algoritmos.v(603): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(612) " "Verilog HDL assignment warning at alu_algoritmos.v(612): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(613) " "Verilog HDL assignment warning at alu_algoritmos.v(613): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(617) " "Verilog HDL assignment warning at alu_algoritmos.v(617): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_algoritmos.v(624) " "Verilog HDL assignment warning at alu_algoritmos.v(624): truncated value with size 32 to match size of target (8)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_algoritmos.v(625) " "Verilog HDL assignment warning at alu_algoritmos.v(625): truncated value with size 32 to match size of target (7)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(629) " "Verilog HDL assignment warning at alu_algoritmos.v(629): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(637) " "Verilog HDL assignment warning at alu_algoritmos.v(637): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(650) " "Verilog HDL assignment warning at alu_algoritmos.v(650): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543617 "|main|alu_algoritmos:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu_algoritmos.v(543) " "Verilog HDL Case Statement information at alu_algoritmos.v(543): all case item expressions in this case statement are onehot" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 543 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(694) " "Verilog HDL assignment warning at alu_algoritmos.v(694): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(717) " "Verilog HDL assignment warning at alu_algoritmos.v(717): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(739) " "Verilog HDL assignment warning at alu_algoritmos.v(739): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(745) " "Verilog HDL assignment warning at alu_algoritmos.v(745): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_algoritmos.v(751) " "Verilog HDL assignment warning at alu_algoritmos.v(751): truncated value with size 32 to match size of target (4)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(757) " "Verilog HDL assignment warning at alu_algoritmos.v(757): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543618 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(758) " "Verilog HDL assignment warning at alu_algoritmos.v(758): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(759) " "Verilog HDL assignment warning at alu_algoritmos.v(759): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(760) " "Verilog HDL assignment warning at alu_algoritmos.v(760): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(766) " "Verilog HDL assignment warning at alu_algoritmos.v(766): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_algoritmos.v(772) " "Verilog HDL assignment warning at alu_algoritmos.v(772): truncated value with size 32 to match size of target (4)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu_algoritmos.v(777) " "Verilog HDL assignment warning at alu_algoritmos.v(777): truncated value with size 32 to match size of target (19)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alu_algoritmos.v(780) " "Verilog HDL assignment warning at alu_algoritmos.v(780): truncated value with size 32 to match size of target (15)" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu_algoritmos.v(669) " "Verilog HDL Case Statement information at alu_algoritmos.v(669): all case item expressions in this case statement are onehot" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 669 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758742543619 "|main|alu_algoritmos:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga_inst " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga_inst\"" {  } { { "output_files/main.v" "vga_inst" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742543671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu_algoritmos:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu_algoritmos:alu\|Div0\"" {  } { { "alu_algoritmos.v" "Div0" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742544372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu_algoritmos:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu_algoritmos:alu\|Mod0\"" {  } { { "alu_algoritmos.v" "Mod0" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742544372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu_algoritmos:alu\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu_algoritmos:alu\|Mod1\"" {  } { { "alu_algoritmos.v" "Mod1" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742544372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu_algoritmos:alu\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu_algoritmos:alu\|Div1\"" {  } { { "alu_algoritmos.v" "Div1" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742544372 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758742544372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_algoritmos:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu_algoritmos:alu\|lpm_divide:Div0\"" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742544392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_algoritmos:alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu_algoritmos:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544392 ""}  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742544392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_algoritmos:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu_algoritmos:alu\|lpm_divide:Mod0\"" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742544427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_algoritmos:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"alu_algoritmos:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544427 ""}  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742544427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_algoritmos:alu\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"alu_algoritmos:alu\|lpm_divide:Mod1\"" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742544450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_algoritmos:alu\|lpm_divide:Mod1 " "Instantiated megafunction \"alu_algoritmos:alu\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544451 ""}  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742544451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_algoritmos:alu\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"alu_algoritmos:alu\|lpm_divide:Div1\"" {  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742544482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_algoritmos:alu\|lpm_divide:Div1 " "Instantiated megafunction \"alu_algoritmos:alu\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758742544482 ""}  } { { "alu_algoritmos.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758742544482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758742544502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742544502 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758742544693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758742545481 "|main|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758742545481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758742545580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758742546472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/VGA.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742546576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758742546797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758742546797 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742546915 "|main|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742546915 "|main|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742546915 "|main|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "output_files/main.v" "" { Text "/home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758742546915 "|main|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758742546915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2173 " "Implemented 2173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758742546919 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758742546919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1800 " "Implemented 1800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758742546919 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758742546919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758742546919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758742546927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 16:35:46 2025 " "Processing ended: Wed Sep 24 16:35:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758742546927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758742546927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758742546927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758742546927 ""}
