# 5-stage-Multicycle-CPU
Designed and implemented a 5-stage multi-cycle CPU using Verilog.
