Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.arithmeticUnit
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.logicUnit
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.lab5_1
Compiling module xil_defaultlib.lab5_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_1_tb_behav
