{"sha": "cda0f51eb5754177e9890d15c46be51d5ab0c645", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2RhMGY1MWViNTc1NDE3N2U5ODkwZDE1YzQ2YmU1MWQ1YWIwYzY0NQ==", "commit": {"author": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1996-02-06T20:14:33Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1996-02-06T20:14:33Z"}, "message": "pa.md (various patterns): Avoid using \"general operand\" in define_insn patterns.\n\n\t* pa.md (various patterns): Avoid using \"general operand\" in\n\tdefine_insn patterns.\n\nFrom-SVN: r11176", "tree": {"sha": "f7d993143a97427478e8dec0b021353deb3cdddb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f7d993143a97427478e8dec0b021353deb3cdddb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cda0f51eb5754177e9890d15c46be51d5ab0c645", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cda0f51eb5754177e9890d15c46be51d5ab0c645", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cda0f51eb5754177e9890d15c46be51d5ab0c645", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cda0f51eb5754177e9890d15c46be51d5ab0c645/comments", "author": null, "committer": null, "parents": [{"sha": "77c7aaec021996c6384cca59c5c21daf14b0e09a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77c7aaec021996c6384cca59c5c21daf14b0e09a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77c7aaec021996c6384cca59c5c21daf14b0e09a"}], "stats": {"total": 16, "additions": 8, "deletions": 8}, "files": [{"sha": "2df8726007538384b438d09297ed8d59d13e7306", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cda0f51eb5754177e9890d15c46be51d5ab0c645/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cda0f51eb5754177e9890d15c46be51d5ab0c645/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=cda0f51eb5754177e9890d15c46be51d5ab0c645", "patch": "@@ -2090,7 +2090,7 @@\n ;; This must come before the movdf pattern, and it must be present\n ;; to handle obscure reloading cases.\n (define_insn \"\"\n-  [(set (match_operand:DF 0 \"general_operand\" \"=?r,f\")\n+  [(set (match_operand:DF 0 \"register_operand\" \"=?r,f\")\n \t(match_operand:DF 1 \"\" \"?F,m\"))]\n   \"GET_CODE (operands[1]) == CONST_DOUBLE\n    && operands[1] != CONST0_RTX (DFmode)\n@@ -2433,7 +2433,7 @@\n ;; This must come before the movsf pattern, and it must be present\n ;; to handle obscure reloading cases.\n (define_insn \"\"\n-  [(set (match_operand:SF 0 \"general_operand\" \"=?r,f\")\n+  [(set (match_operand:SF 0 \"register_operand\" \"=?r,f\")\n \t(match_operand:SF 1 \"\" \"?F,m\"))]\n   \"GET_CODE (operands[1]) == CONST_DOUBLE\n    && operands[1] != CONST0_RTX (SFmode)\n@@ -2729,15 +2729,15 @@\n ;; to be reloaded by putting the constant into memory.\n ;; It must come before the more general floatsisf2 pattern.\n (define_insn \"\"\n-  [(set (match_operand:SF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float:SF (match_operand:SI 1 \"const_int_operand\" \"m\")))]\n   \"! TARGET_SOFT_FLOAT\"\n   \"fldws %1,%0\\;fcnvxf,sgl,sgl %0,%0\"\n   [(set_attr \"type\" \"fpalu\")\n    (set_attr \"length\" \"8\")])\n \n (define_insn \"floatsisf2\"\n-  [(set (match_operand:SF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float:SF (match_operand:SI 1 \"register_operand\" \"f\")))]\n   \"! TARGET_SOFT_FLOAT\"\n   \"fcnvxf,sgl,sgl %1,%0\"\n@@ -2748,15 +2748,15 @@\n ;; to be reloaded by putting the constant into memory.\n ;; It must come before the more general floatsidf2 pattern.\n (define_insn \"\"\n-  [(set (match_operand:DF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(float:DF (match_operand:SI 1 \"const_int_operand\" \"m\")))]\n   \"! TARGET_SOFT_FLOAT\"\n   \"fldws %1,%0\\;fcnvxf,sgl,dbl %0,%0\"\n   [(set_attr \"type\" \"fpalu\")\n    (set_attr \"length\" \"8\")])\n \n (define_insn \"floatsidf2\"\n-  [(set (match_operand:DF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(float:DF (match_operand:SI 1 \"register_operand\" \"f\")))]\n   \"! TARGET_SOFT_FLOAT\"\n   \"fcnvxf,sgl,dbl %1,%0\"\n@@ -2784,15 +2784,15 @@\n   \"operands[2] = gen_reg_rtx (DImode);\")\n \n (define_insn \"floatdisf2\"\n-  [(set (match_operand:SF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float:SF (match_operand:DI 1 \"register_operand\" \"f\")))]\n   \"TARGET_SNAKE && ! TARGET_SOFT_FLOAT\"\n   \"fcnvxf,dbl,sgl %1,%0\"\n   [(set_attr \"type\" \"fpalu\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"floatdidf2\"\n-  [(set (match_operand:DF 0 \"general_operand\" \"=f\")\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(float:DF (match_operand:DI 1 \"register_operand\" \"f\")))]\n   \"TARGET_SNAKE && ! TARGET_SOFT_FLOAT\"\n   \"fcnvxf,dbl,dbl %1,%0\""}]}