 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 hard_fpu_arch_timing.xml	  syn2.v	  common	  success	  10047	  4.48	  0	  -1	  -1	 
