// Generated by CIRCT 42e53322a
module ct_rtu_expand_8(	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:2:3
  input  [2:0] x_num,	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:2:33
  output [7:0] x_num_expand	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:2:50
);

  wire _GEN;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:45:11
  wire _GEN_0;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:44:11
  wire _GEN_1;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:43:11
  wire _GEN_2;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:42:11
  wire _GEN_3;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:41:11
  wire _GEN_4;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:40:11
  wire _GEN_5;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:39:11
  wire _GEN_6;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:38:11
  assign _GEN_6 = x_num == 3'h0;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:15:14, :38:11
  assign _GEN_5 = x_num == 3'h1;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:14:14, :39:11
  assign _GEN_4 = x_num == 3'h2;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:13:14, :40:11
  assign _GEN_3 = x_num == 3'h3;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:12:14, :41:11
  assign _GEN_2 = x_num == 3'h4;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:11:15, :42:11
  assign _GEN_1 = x_num == 3'h5;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:10:15, :43:11
  assign _GEN_0 = x_num == 3'h6;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:9:15, :44:11
  assign _GEN = &x_num;	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:45:11
  assign x_num_expand =
    {_GEN, 7'h0}
    | {1'h0,
       {_GEN_0, 6'h0}
         | {1'h0,
            {_GEN_1, 5'h0}
              | {1'h0,
                 {_GEN_2, 4'h0}
                   | {1'h0,
                      {_GEN_3, 3'h0}
                        | {1'h0,
                           {_GEN_4, 2'h0} | {1'h0, {_GEN_5, 1'h0} | {1'h0, _GEN_6}}}}}}};	// /tmp/tmp.rhodVyYcaW/39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :15:14, :16:14, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:5
endmodule

