Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 19 02:50:27 2025
| Host         : Plup1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: display_handler_inst/clk_6p25m/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 211 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.884        0.000                      0                 2489        0.117        0.000                      0                 2489        4.500        0.000                       0                  1229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.884        0.000                      0                 2489        0.117        0.000                      0                 2489        4.500        0.000                       0                  1229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[27][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 1.624ns (20.637%)  route 6.245ns (79.363%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.699    12.326    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.450 r  oled_keypad_inst/expression_buffer[27][7]_i_1/O
                         net (fo=8, routed)           0.508    12.958    oled_keypad_inst/expression_buffer[27][7]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.445    14.786    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.842    oled_keypad_inst/expression_buffer_reg[27][1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[27][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 1.624ns (20.637%)  route 6.245ns (79.363%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.699    12.326    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.450 r  oled_keypad_inst/expression_buffer[27][7]_i_1/O
                         net (fo=8, routed)           0.508    12.958    oled_keypad_inst/expression_buffer[27][7]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.445    14.786    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.842    oled_keypad_inst/expression_buffer_reg[27][4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.624ns (20.924%)  route 6.137ns (79.076%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.496    12.850    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.446    14.787    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.807    oled_keypad_inst/expression_buffer_reg[19][1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.624ns (20.924%)  route 6.137ns (79.076%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.496    12.850    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.446    14.787    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.807    oled_keypad_inst/expression_buffer_reg[19][4]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.624ns (20.929%)  route 6.135ns (79.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.494    12.848    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.448    14.789    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.809    oled_keypad_inst/expression_buffer_reg[19][0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.624ns (20.929%)  route 6.135ns (79.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.494    12.848    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.448    14.789    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.809    oled_keypad_inst/expression_buffer_reg[19][2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.624ns (20.929%)  route 6.135ns (79.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.494    12.848    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.448    14.789    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.809    oled_keypad_inst/expression_buffer_reg[19][5]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.624ns (20.929%)  route 6.135ns (79.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.494    12.848    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.448    14.789    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.809    oled_keypad_inst/expression_buffer_reg[19][6]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.624ns (20.929%)  route 6.135ns (79.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.602    12.229    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.353 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.494    12.848    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.448    14.789    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.809    oled_keypad_inst/expression_buffer_reg[19][7]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 current_main_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[27][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 1.624ns (21.058%)  route 6.088ns (78.942%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y2          FDCE                                         r  current_main_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     5.544 f  current_main_mode_reg[1]/Q
                         net (fo=31, routed)          1.893     7.438    oled_keypad_inst/current_main_mode_OBUF[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  oled_keypad_inst/expression_length[4]_i_13/O
                         net (fo=2, routed)           0.458     8.020    oled_keypad_inst/expression_length[4]_i_13_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  oled_keypad_inst/expression_length[4]_i_4/O
                         net (fo=3, routed)           0.927     9.070    oled_keypad_inst/expression_length[4]_i_4_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.186 r  oled_keypad_inst/key_valid_i_1/O
                         net (fo=5, routed)           0.909    10.095    oled_keypad_inst/key_valid_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.354    10.449 r  oled_keypad_inst/expression_buffer[1][7]_i_5/O
                         net (fo=27, routed)          0.851    11.301    oled_keypad_inst/expression_buffer[1][7]_i_5_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.326    11.627 r  oled_keypad_inst/expression_buffer[3][7]_i_3/O
                         net (fo=4, routed)           0.699    12.326    oled_keypad_inst/expression_buffer[3][7]_i_3_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.450 r  oled_keypad_inst/expression_buffer[27][7]_i_1/O
                         net (fo=8, routed)           0.351    12.800    oled_keypad_inst/expression_buffer[27][7]_i_1_n_0
    SLICE_X51Y36         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.447    14.788    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[27][0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.808    oled_keypad_inst/expression_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_char_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.950%)  route 0.241ns (63.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.561     1.444    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  oled_keypad_inst/s2_char_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  oled_keypad_inst/s2_char_code_reg[1]/Q
                         net (fo=1, routed)           0.241     1.826    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.876     2.004    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.709    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_pixel_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.555     1.438    clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  vga_pixel_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga_pixel_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.119     1.698    display_handler_inst/vga_pixel_data_reg_reg[11][6]
    SLICE_X43Y21         FDCE                                         r  display_handler_inst/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.821     1.948    display_handler_inst/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  display_handler_inst/rgb_reg_reg[10]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.070     1.540    display_handler_inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_font_col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.563     1.446    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  oled_keypad_inst/s2_font_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  oled_keypad_inst/s2_font_col_reg[2]/Q
                         net (fo=1, routed)           0.100     1.687    oled_keypad_inst/s2_font_col_reg_n_0_[2]
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.960    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[2]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.063     1.525    oled_keypad_inst/font_col_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_font_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_col_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.563     1.446    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  oled_keypad_inst/s2_font_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  oled_keypad_inst/s2_font_col_reg[0]/Q
                         net (fo=1, routed)           0.099     1.686    oled_keypad_inst/s2_font_col_reg_n_0_[0]
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.960    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059     1.521    oled_keypad_inst/font_col_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s1_input_font_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/s2_font_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.563     1.446    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  oled_keypad_inst/s1_input_font_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  oled_keypad_inst/s1_input_font_col_reg[0]/Q
                         net (fo=1, routed)           0.086     1.673    oled_keypad_inst/s1_input_font_col[0]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.718 r  oled_keypad_inst/s2_font_col[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    oled_keypad_inst/s2_font_col[0]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  oled_keypad_inst/s2_font_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.960    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  oled_keypad_inst/s2_font_col_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.091     1.550    oled_keypad_inst/s2_font_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_font_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_col_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.563     1.446    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  oled_keypad_inst/s2_font_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  oled_keypad_inst/s2_font_col_reg[1]/Q
                         net (fo=1, routed)           0.099     1.686    oled_keypad_inst/s2_font_col_reg_n_0_[1]
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.960    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  oled_keypad_inst/font_col_reg_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052     1.514    oled_keypad_inst/font_col_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s1_in_cursor_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/s2_in_cursor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.560     1.443    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  oled_keypad_inst/s1_in_cursor_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  oled_keypad_inst/s1_in_cursor_pos_reg/Q
                         net (fo=1, routed)           0.118     1.702    oled_keypad_inst/s1_in_cursor_pos
    SLICE_X36Y36         FDRE                                         r  oled_keypad_inst/s2_in_cursor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.827     1.954    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  oled_keypad_inst/s2_in_cursor_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.072     1.529    oled_keypad_inst/s2_in_cursor_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 welcome_mode_module_inst/welcome_drawer_vga_inst/char_code_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.319%)  route 0.295ns (67.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.560     1.443    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X45Y13         FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/char_code_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  welcome_mode_module_inst/welcome_drawer_vga_inst/char_code_reg_reg[4]/Q
                         net (fo=2, routed)           0.295     1.879    welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y4          RAMB18E1                                     r  welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.873     2.001    welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.706    welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_char_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.219%)  route 0.297ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.562     1.445    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  oled_keypad_inst/s2_char_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  oled_keypad_inst/s2_char_code_reg[6]/Q
                         net (fo=1, routed)           0.297     1.883    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.876     2.004    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.709    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_char_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.561     1.444    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  oled_keypad_inst/s2_char_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  oled_keypad_inst/s2_char_code_reg[7]/Q
                         net (fo=1, routed)           0.301     1.886    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.876     2.004    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.709    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1    graph_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1    graph_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y15   ascii_converter_inst/ascii_char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   ascii_converter_inst/ascii_char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   ascii_converter_inst/ascii_char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   ascii_converter_inst/ascii_char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   ascii_converter_inst/ascii_char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13   ascii_converter_inst/char_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2    button_debouncer_array_inst/debouncer_inst_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2    button_debouncer_array_inst/debouncer_inst_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3    button_debouncer_array_inst/debouncer_inst_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3    button_debouncer_array_inst/debouncer_inst_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3    button_debouncer_array_inst/debouncer_inst_0/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y22   button_debouncer_array_inst/debouncer_inst_4/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27   button_debouncer_array_inst/debouncer_inst_4/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36   oled_keypad_inst/cursor_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37   oled_keypad_inst/cursor_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y2    shared_equation_buffer_reg[217]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y5    shared_equation_buffer_reg[218]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y3    shared_equation_buffer_reg[219]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y8    shared_equation_buffer_reg[223]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y11   shared_equation_buffer_reg[224]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y10   shared_equation_buffer_reg[225]/C



