 ** Message System Log
 ** Database: 
 ** Date:   Thu Apr 28 09:04:00 2011


****************
Macro Parameters
****************

Name                            : Ram2048x8_TPort
Family                          : ProASIC3E
Output Format                   : VERILOG
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active High
Reset                           : None
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 2048
Write Width                     : 8
Read Depth                      : 2048
Read Width                      : 8
RAM Type                        : Two Port
Clocks                          : Independent Read and Write Clocks
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : No
Optimized for                   : Speed
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 : WCLK
Portname RClock                 : RCLK
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  :
Portname Clock                  :
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : False

Cascade Configuration:
     Write Port configuration   : 2048x2
     Read Port configuration    : 2048x2
     Number of blocks depth wise: 1
     Number of blocks width wise: 4

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      2
    IO (W/ clocks)             Used:      0
    Differential IO            Used:      0
    PLL                        Used:      0
    RAM/FIFO                   Used:      4
    Low Static ICC             Used:      0
    FlashROM                   Used:      0
    User JTAG                  Used:      0

Wrote Verilog netlist to T:/Test
Working/KIK2-MSVisualStudio/VMS/100015532/Firmware/100015532TFW.Actel/smartge\
n\Ram2048x8_TPort\Ram2048x8_TPort.v.

 ** Log Ended:   Thu Apr 28 09:04:01 2011

