// Seed: 871240261
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  assign module_1.id_45 = 0;
  inout wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wand id_13,
    input wor void id_14,
    input supply0 id_15,
    output wand id_16,
    input wor id_17,
    input supply1 id_18,
    input wire id_19,
    input tri1 id_20,
    input uwire id_21,
    output supply1 id_22,
    output wor id_23,
    output tri id_24,
    output tri0 id_25,
    output uwire id_26,
    output wor id_27,
    inout uwire id_28,
    output wire id_29,
    inout tri id_30,
    input wand id_31,
    output tri0 id_32,
    output wand id_33,
    input tri1 id_34,
    input wand id_35,
    input tri0 id_36
    , id_44,
    input tri id_37,
    input tri0 id_38,
    output supply0 id_39,
    input tri id_40,
    input uwire id_41,
    input supply0 id_42
);
  logic id_45 = -1;
  module_0 modCall_1 (
      id_45,
      id_44,
      id_44
  );
endmodule : SymbolIdentifier
