

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        8 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_eqBxO0
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IKFruL"
Running: cat _ptx_IKFruL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mTeOhw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mTeOhw --output-file  /dev/null 2> _ptx_IKFruLinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IKFruL _ptx2_mTeOhw _ptx_IKFruLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:27:31 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 227808 (ipc=227.8) sim_rate=113904 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:27:32 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 468480 (ipc=312.3) sim_rate=156160 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 16:27:33 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,5,0) tid=(7,15,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,7,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 795084 (ipc=397.5) sim_rate=159016 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:27:35 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,2,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1016152 (ipc=338.7) sim_rate=169358 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:27:36 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,1,0) tid=(11,2,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,5,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1320912 (ipc=377.4) sim_rate=188701 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 16:27:37 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,2,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1643920 (ipc=411.0) sim_rate=182657 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:27:39 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=188478 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:27:40 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2047984 (ipc=409.6) sim_rate=186180 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:27:41 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,2,0) tid=(2,11,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,1,0) tid=(14,5,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,7,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2263024 (ipc=411.5) sim_rate=188585 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:27:42 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(3,1,0) tid=(10,11,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,7,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2466938 (ipc=411.2) sim_rate=189764 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:27:43 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,1,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2645640 (ipc=407.0) sim_rate=188974 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:27:44 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,4,0) tid=(11,12,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,3,0) tid=(13,11,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,5,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2850089 (ipc=407.2) sim_rate=190005 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 16:27:45 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3161905 (ipc=421.6) sim_rate=185994 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:27:47 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,7,0) tid=(1,10,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,1,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3473533 (ipc=434.2) sim_rate=192974 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:27:48 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(7,3,0) tid=(8,6,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,0,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3727952 (ipc=438.6) sim_rate=186397 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:27:50 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,5,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4028046 (ipc=447.6) sim_rate=191811 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:27:51 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,6,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4263096 (ipc=448.7) sim_rate=193777 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:27:52 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,1,0) tid=(8,9,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,1,0) tid=(5,15,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(4,5,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4486357 (ipc=448.6) sim_rate=195059 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 16:27:53 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,5,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4753039 (ipc=452.7) sim_rate=190121 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:27:55 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,2,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4977030 (ipc=452.5) sim_rate=191424 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:27:56 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,3,0) tid=(0,14,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5229790 (ipc=454.8) sim_rate=193695 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:27:57 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,2,0) tid=(12,12,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5440433 (ipc=453.4) sim_rate=194301 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 16:27:58 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,7,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5600603 (ipc=448.0) sim_rate=193124 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:27:59 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,2,0) tid=(9,11,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,4,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5834133 (ipc=448.8) sim_rate=194471 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:28:00 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,4,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13154,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13155,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13161,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13162,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13172,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13173,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13174,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(13175,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13177,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13183,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13183,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13195,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13197,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13198,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13216,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13224,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13227,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13237,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,2,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13268,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13474,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6045953 (ipc=447.8) sim_rate=188936 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:28:02 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13642,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,3,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13674,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13727,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13763,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13808,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,5,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13905,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13958,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13982,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6308189 (ipc=450.6) sim_rate=191157 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 16:28:03 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,5,0) tid=(14,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14048,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14058,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14069,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14085,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,5,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6519190 (ipc=449.6) sim_rate=186262 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:28:05 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,7,0) tid=(13,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6743208 (ipc=449.5) sim_rate=187311 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:28:06 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,4,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6937023 (ipc=447.5) sim_rate=187487 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:28:07 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15675,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15731,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15747,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15847,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15900,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,7,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15990,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7122661 (ipc=445.2) sim_rate=187438 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 16:28:08 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16010,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16013,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16064,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16069,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(6,5,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16397,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16413,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7272621 (ipc=440.8) sim_rate=186477 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:28:09 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,6,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7392566 (ipc=434.9) sim_rate=184814 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 16:28:10 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17167,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17170,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17176,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17238,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17267,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17317,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7473220 (ipc=427.0) sim_rate=182273 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:28:11 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17604,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17690,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,7,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18000,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18063,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18184,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18319,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,7,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7605426 (ipc=400.3) sim_rate=181081 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 16:28:12 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20745,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20778,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20784,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20803,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20804
gpu_sim_insn = 7699119
gpu_ipc =     370.0788
gpu_tot_sim_cycle = 20804
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     370.0788
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5807
gpu_stall_icnt2sh    = 7595
gpu_total_sim_rate=179049

========= Core RFC stats =========
	Total RFC Accesses     = 716463
	Total RFC Misses       = 403785
	Total RFC Read Misses  = 131921
	Total RFC Write Misses = 271864
	Total RFC Evictions    = 279295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5599
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 58, Miss_rate = 0.352, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 170, Miss = 59, Miss_rate = 0.347, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[4]: Access = 166, Miss = 56, Miss_rate = 0.337, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 164, Miss = 59, Miss_rate = 0.360, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 861
	L1D_total_cache_miss_rate = 0.3859
	L1D_total_cache_pending_hits = 1051
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 854
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181237
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5599
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 854
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57522	W0_Idle:50079	W0_Scoreboard:90935	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6832 {8:854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2128 {8:266,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116144 {136:854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36176 {136:266,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 332 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 20803 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	821 	319 	88 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38 	521 	251 	59 	0 	0 	0 	0 	0 	0 	172 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7208      4305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5300      3440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4024      4701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3008      6394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4015      6931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4146      5687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27420 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002185
n_activity=344 dram_eff=0.1744
bk0: 18a 27337i bk1: 12a 27390i bk2: 0a 27459i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27459i bk9: 0a 27460i bk10: 0a 27460i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27426 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002039
n_activity=261 dram_eff=0.2146
bk0: 16a 27388i bk1: 12a 27391i bk2: 0a 27457i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27459i bk9: 0a 27459i bk10: 0a 27461i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0010925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27428 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001748
n_activity=260 dram_eff=0.1846
bk0: 14a 27369i bk1: 10a 27392i bk2: 0a 27458i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27459i bk9: 0a 27461i bk10: 0a 27461i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00149308
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27432 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001748
n_activity=216 dram_eff=0.2222
bk0: 16a 27386i bk1: 8a 27429i bk2: 0a 27458i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27460i bk9: 0a 27460i bk10: 0a 27461i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000655499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27432 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001748
n_activity=209 dram_eff=0.2297
bk0: 16a 27386i bk1: 8a 27429i bk2: 0a 27458i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27460i bk9: 0a 27460i bk10: 0a 27461i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00105608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27460 n_nop=27434 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001602
n_activity=208 dram_eff=0.2115
bk0: 14a 27394i bk1: 8a 27429i bk2: 0a 27458i bk3: 0a 27459i bk4: 0a 27459i bk5: 0a 27459i bk6: 0a 27459i bk7: 0a 27459i bk8: 0a 27459i bk9: 0a 27461i bk10: 0a 27461i bk11: 0a 27461i bk12: 0a 27461i bk13: 0a 27461i bk14: 0a 27461i bk15: 0a 27461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000364166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 120, Miss = 7, Miss_rate = 0.058, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 94, Miss = 5, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 138, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 114, Miss = 7, Miss_rate = 0.061, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 1374
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5884
icnt_total_pkts_simt_to_mem=1723
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.798
	minimum = 6
	maximum = 212
Network latency average = 15.4771
	minimum = 6
	maximum = 212
Slowest packet = 1181
Flit latency average = 13.7705
	minimum = 6
	maximum = 212
Slowest flit = 2891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00489222
	minimum = 0.00370121 (at node 22)
	maximum = 0.00831571 (at node 15)
Accepted packet rate average = 0.00489222
	minimum = 0.00370121 (at node 22)
	maximum = 0.00831571 (at node 15)
Injected flit rate average = 0.0135426
	minimum = 0.00514324 (at node 0)
	maximum = 0.0335993 (at node 15)
Accepted flit rate average= 0.0135426
	minimum = 0.0049029 (at node 22)
	maximum = 0.0199962 (at node 3)
Injected packet length average = 2.7682
Accepted packet length average = 2.7682
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 179049 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20804)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20804)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20804)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20804)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,0,0) tid=(14,10,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,0,0) tid=(14,8,0)
GPGPU-Sim uArch: cycles simulated: 21304  inst.: 7902319 (ipc=406.4) sim_rate=179598 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:28:14 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,2,0) tid=(14,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 21804  inst.: 8154639 (ipc=455.5) sim_rate=181214 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:28:15 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,5,0) tid=(10,13,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,4,0) tid=(10,5,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,0,0) tid=(10,14,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 22304  inst.: 8502551 (ipc=535.6) sim_rate=180905 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 16:28:17 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,7,0) tid=(10,1,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,1,0) tid=(6,12,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,0,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 22804  inst.: 8895455 (ipc=598.2) sim_rate=181539 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 16:28:19 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,1,0) tid=(11,14,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,1,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 23304  inst.: 9257040 (ipc=623.2) sim_rate=181510 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:28:21 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(6,1,0) tid=(11,8,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 23804  inst.: 9528357 (ipc=609.7) sim_rate=183237 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 16:28:22 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,2,0) tid=(2,10,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,1,0) tid=(9,2,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(6,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,4,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 24304  inst.: 9849007 (ipc=614.3) sim_rate=182389 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 16:28:24 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,4,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 24804  inst.: 10167352 (ipc=617.1) sim_rate=184860 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 16:28:25 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,3,0) tid=(13,13,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,0,0) tid=(3,11,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 25304  inst.: 10484819 (ipc=619.0) sim_rate=183944 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:28:27 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,0,0) tid=(0,2,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,1,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 25804  inst.: 10703592 (ipc=600.9) sim_rate=184544 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 16:28:28 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,5,0) tid=(12,12,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 26304  inst.: 11003114 (ipc=600.7) sim_rate=183385 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 16:28:30 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 26804  inst.: 11230672 (ipc=588.6) sim_rate=184109 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:28:31 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,4,0) tid=(9,11,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,0,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 27304  inst.: 11469105 (ipc=580.0) sim_rate=184985 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:28:32 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,0,0) tid=(10,5,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,5,0) tid=(5,10,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,6,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 27804  inst.: 11691487 (ipc=570.3) sim_rate=185579 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 16:28:33 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,1,0) tid=(13,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 28304  inst.: 11908729 (ipc=561.3) sim_rate=186073 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 16:28:34 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,3,0) tid=(7,11,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 28804  inst.: 12190195 (ipc=561.4) sim_rate=184699 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 16:28:36 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,1,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8285,20804), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8286,20804)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8290,20804), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8291,20804)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,2,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8311,20804), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8312,20804)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8317,20804), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8318,20804)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8382,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8402,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8415,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8418,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8423,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8462,20804), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,3,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 29304  inst.: 12452633 (ipc=559.2) sim_rate=185860 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:28:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8501,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8508,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8543,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8593,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8649,20804), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,2,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 29804  inst.: 12724646 (ipc=558.4) sim_rate=184415 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 16:28:39 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,3,0) tid=(8,13,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,3,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 30304  inst.: 12956326 (ipc=553.4) sim_rate=185090 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:28:40 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,4,0) tid=(9,2,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9900,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9958,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9969,20804), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30804  inst.: 13207291 (ipc=550.8) sim_rate=183434 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 16:28:42 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10000,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10005,20804), 3 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,4,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10111,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10120,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10146,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10147,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10243,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10256,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10267,20804), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10272,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10317,20804), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10329,20804), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,4,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 31304  inst.: 13429562 (ipc=545.8) sim_rate=183966 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:28:43 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,4,0) tid=(8,10,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,4,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 31804  inst.: 13686656 (ipc=544.3) sim_rate=182488 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 16:28:45 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,4,0) tid=(0,2,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(6,4,0) tid=(7,11,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,7,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 32304  inst.: 13940409 (ipc=542.7) sim_rate=183426 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:28:46 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,5,0) tid=(5,13,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,7,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 32804  inst.: 14175017 (ipc=539.7) sim_rate=184091 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:28:47 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,7,0) tid=(8,8,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,4,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 33304  inst.: 14391237 (ipc=535.4) sim_rate=182167 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:28:49 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,4,0) tid=(8,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,4,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12916,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12939,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12993,20804), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33804  inst.: 14583232 (ipc=529.5) sim_rate=182290 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:28:50 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13012,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13066,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13177,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13270,20804), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,7,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13343,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13424,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13437,20804), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34304  inst.: 14754657 (ipc=522.6) sim_rate=182156 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:28:51 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13520,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13566,20804), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,6,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13607,20804), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13680,20804), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,7,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 34804  inst.: 14905389 (ipc=514.7) sim_rate=181773 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:28:52 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14170,20804), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,7,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 35304  inst.: 15059327 (ipc=507.6) sim_rate=181437 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:28:53 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,5,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14943,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14959,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14976,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35804  inst.: 15162937 (ipc=497.6) sim_rate=180511 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:28:54 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,6,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15062,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15093,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15120,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15125,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15329,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15347,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15385,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15423,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36304  inst.: 15232598 (ipc=486.0) sim_rate=179207 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:28:55 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15543,20804), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16087,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16285,20804), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16412,20804), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37304  inst.: 15314065 (ipc=461.5) sim_rate=178070 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:28:56 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18043,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18060,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18169,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18247,20804), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18248
gpu_sim_insn = 7699119
gpu_ipc =     421.9158
gpu_tot_sim_cycle = 39052
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     394.3009
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5808
gpu_stall_icnt2sh    = 7703
gpu_total_sim_rate=179049

========= Core RFC stats =========
	Total RFC Accesses     = 1430360
	Total RFC Misses       = 806243
	Total RFC Read Misses  = 264015
	Total RFC Write Misses = 542228
	Total RFC Evictions    = 559864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6506
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[1]: Access = 286, Miss = 74, Miss_rate = 0.259, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[2]: Access = 311, Miss = 76, Miss_rate = 0.244, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[3]: Access = 308, Miss = 76, Miss_rate = 0.247, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[4]: Access = 330, Miss = 79, Miss_rate = 0.239, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[5]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[6]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[7]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[8]: Access = 305, Miss = 74, Miss_rate = 0.243, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[9]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[10]: Access = 286, Miss = 74, Miss_rate = 0.259, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[11]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[12]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 306, Miss = 70, Miss_rate = 0.229, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[14]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 77, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1109
	L1D_total_cache_miss_rate = 0.2485
	L1D_total_cache_pending_hits = 1132
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1342, 1525, 1652, 1652, 1525, 1342, 1158, 1158, 1340, 1522, 1650, 1650, 1522, 1340, 1158, 1158, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1338, 1518, 1644, 1322, 1259, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101117	W0_Idle:66406	W0_Scoreboard:160313	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2856 {8:357,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48552 {136:357,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 275 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 39051 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1329 	377 	91 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	184 	614 	251 	59 	0 	0 	0 	0 	0 	0 	172 	187 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8283      5106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6555      4210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4859      5658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3636      7610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4612      8128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4930      6906    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51507 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001164
n_activity=344 dram_eff=0.1744
bk0: 18a 51424i bk1: 12a 51477i bk2: 0a 51546i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51546i bk9: 0a 51547i bk10: 0a 51547i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000775991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51513 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001086
n_activity=261 dram_eff=0.2146
bk0: 16a 51475i bk1: 12a 51478i bk2: 0a 51544i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51546i bk9: 0a 51546i bk10: 0a 51548i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000581993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51515 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009312
n_activity=260 dram_eff=0.1846
bk0: 14a 51456i bk1: 10a 51479i bk2: 0a 51545i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51546i bk9: 0a 51548i bk10: 0a 51548i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000795391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51519 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009312
n_activity=216 dram_eff=0.2222
bk0: 16a 51473i bk1: 8a 51516i bk2: 0a 51545i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51547i bk9: 0a 51547i bk10: 0a 51548i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000349196
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51519 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009312
n_activity=209 dram_eff=0.2297
bk0: 16a 51473i bk1: 8a 51516i bk2: 0a 51545i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51547i bk9: 0a 51547i bk10: 0a 51548i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000562593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51547 n_nop=51521 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008536
n_activity=208 dram_eff=0.2115
bk0: 14a 51481i bk1: 8a 51516i bk2: 0a 51545i bk3: 0a 51546i bk4: 0a 51546i bk5: 0a 51546i bk6: 0a 51546i bk7: 0a 51546i bk8: 0a 51546i bk9: 0a 51548i bk10: 0a 51548i bk11: 0a 51548i bk12: 0a 51548i bk13: 0a 51548i bk14: 0a 51548i bk15: 0a 51548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 261, Miss = 9, Miss_rate = 0.034, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 155, Miss = 6, Miss_rate = 0.039, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 180, Miss = 7, Miss_rate = 0.039, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 146, Miss = 5, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 152, Miss = 7, Miss_rate = 0.046, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 1943
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 289
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7773
icnt_total_pkts_simt_to_mem=2641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.27944
	minimum = 6
	maximum = 34
Network latency average = 8.68453
	minimum = 6
	maximum = 34
Slowest packet = 2754
Flit latency average = 7.55148
	minimum = 6
	maximum = 34
Slowest flit = 7613
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00230974
	minimum = 0.00175362 (at node 18)
	maximum = 0.00482245 (at node 15)
Accepted packet rate average = 0.00230974
	minimum = 0.00175362 (at node 18)
	maximum = 0.00482245 (at node 15)
Injected flit rate average = 0.00569723
	minimum = 0.00295923 (at node 1)
	maximum = 0.0166594 (at node 15)
Accepted flit rate average= 0.00569723
	minimum = 0.00306883 (at node 21)
	maximum = 0.00854888 (at node 4)
Injected packet length average = 2.46661
Accepted packet length average = 2.46661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 179049 (inst/sec)
gpgpu_simulation_rate = 454 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39052)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39052)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39052)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39052)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(6,0,0) tid=(13,13,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,6,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 39552  inst.: 15600894 (ipc=405.3) sim_rate=177282 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:28:58 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,0,0) tid=(13,1,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,4,0) tid=(13,5,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 40052  inst.: 15854362 (ipc=456.1) sim_rate=178138 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:28:59 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,7,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 40552  inst.: 16201562 (ipc=535.5) sim_rate=178039 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:29:01 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,5,0) tid=(13,2,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,1,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 41052  inst.: 16594174 (ipc=598.0) sim_rate=178431 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 16:29:03 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,0,0) tid=(8,5,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,3,0) tid=(1,10,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,0,0) tid=(6,14,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,1,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 41552  inst.: 16954986 (ipc=622.7) sim_rate=178473 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:29:05 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,3,0) tid=(9,14,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(4,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 42052  inst.: 17228499 (ipc=610.1) sim_rate=177613 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:29:07 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,4,0) tid=(14,13,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(3,4,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 42552  inst.: 17554098 (ipc=616.0) sim_rate=177314 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:29:09 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,4,0) tid=(13,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,1,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 43052  inst.: 17871136 (ipc=618.2) sim_rate=178711 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 16:29:10 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,2,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 43552  inst.: 18192796 (ipc=621.0) sim_rate=178360 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 16:29:12 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,1,0) tid=(11,10,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 44052  inst.: 18408117 (ipc=602.0) sim_rate=178719 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:29:13 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1,3,0) tid=(4,10,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,0,0) tid=(6,8,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 44552  inst.: 18700141 (ipc=600.3) sim_rate=178096 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:29:15 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,0,0) tid=(10,9,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(6,2,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 45052  inst.: 18935926 (ipc=589.6) sim_rate=176971 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:29:17 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 45552  inst.: 19169098 (ipc=580.1) sim_rate=177491 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:29:18 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,3,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 46052  inst.: 19400697 (ipc=571.8) sim_rate=177988 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:29:19 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(2,1,0) tid=(0,9,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 46552  inst.: 19625401 (ipc=563.6) sim_rate=176805 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:29:21 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(5,6,0) tid=(6,9,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 47052  inst.: 19909691 (ipc=563.9) sim_rate=176191 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 16:29:23 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,5,0) tid=(4,9,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(5,2,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8328,39052), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8329,39052)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8344,39052), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8345,39052)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,2,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8429,39052), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8430,39052)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8452,39052), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8453,39052)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8453,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8471,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8484,39052), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47552  inst.: 20178232 (ipc=562.4) sim_rate=175462 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:29:25 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8523,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8540,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8542,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8545,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8552,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8578,39052), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,7,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8620,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8670,39052), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(3,3,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 48052  inst.: 20424913 (ipc=558.5) sim_rate=174571 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:29:27 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(5,4,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 48552  inst.: 20671379 (ipc=555.1) sim_rate=175181 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:29:28 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,6,0) tid=(9,10,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9992,39052), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1,5,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 49052  inst.: 20914836 (ipc=551.7) sim_rate=174290 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:29:30 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10078,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10095,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10137,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10158,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10193,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10228,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10243,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10247,39052), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(3,4,0) tid=(13,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10259,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10284,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10303,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10333,39052), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10421,39052), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,4,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 49552  inst.: 21129266 (ipc=545.8) sim_rate=173190 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:29:32 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,6,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10902,39052), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 50052  inst.: 21389944 (ipc=544.7) sim_rate=172499 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:29:34 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(7,4,0) tid=(11,14,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(7,6,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 50552  inst.: 21649069 (ipc=543.6) sim_rate=173192 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 16:29:35 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,6,0) tid=(10,3,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,6,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 51052  inst.: 21876398 (ipc=539.8) sim_rate=173622 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:29:36 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,6,0) tid=(11,9,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,7,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 51552  inst.: 22084323 (ipc=534.9) sim_rate=172533 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:29:38 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(7,5,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12966,39052), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52052  inst.: 22290465 (ipc=530.2) sim_rate=172794 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:29:39 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13021,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13042,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13051,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13103,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13185,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13223,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13241,39052), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(2,6,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13268,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13311,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13359,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13478,39052), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 52552  inst.: 22449169 (ipc=522.3) sim_rate=172685 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:29:40 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13643,39052), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13703,39052), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,6,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13950,39052), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53052  inst.: 22597615 (ipc=514.2) sim_rate=172500 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:29:41 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(4,6,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 53552  inst.: 22753680 (ipc=507.3) sim_rate=172376 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:29:42 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(5,5,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14920,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14937,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,7,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 54052  inst.: 22861190 (ipc=497.5) sim_rate=171888 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:29:43 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15003,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15028,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15047,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15069,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15126,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15167,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15234,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15351,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15436,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54552  inst.: 22925497 (ipc=485.6) sim_rate=171085 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 16:29:44 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(6,7,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16001,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16384,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16440,39052), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16448,39052), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56052  inst.: 23047696 (ipc=450.0) sim_rate=170723 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:29:45 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,7,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18083,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18111,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18192,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18208,39052), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18209
gpu_sim_insn = 7699119
gpu_ipc =     422.8194
gpu_tot_sim_cycle = 57261
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     403.3698
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5809
gpu_stall_icnt2sh    = 7794
gpu_total_sim_rate=171091

========= Core RFC stats =========
	Total RFC Accesses     = 2144190
	Total RFC Misses       = 1208578
	Total RFC Read Misses  = 396099
	Total RFC Write Misses = 812479
	Total RFC Evictions    = 840366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7425
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 89, Miss_rate = 0.208, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[1]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[2]: Access = 455, Miss = 91, Miss_rate = 0.200, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[3]: Access = 454, Miss = 91, Miss_rate = 0.200, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[4]: Access = 468, Miss = 92, Miss_rate = 0.197, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 87, Miss_rate = 0.204, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 89, Miss_rate = 0.199, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[7]: Access = 470, Miss = 93, Miss_rate = 0.198, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[8]: Access = 467, Miss = 93, Miss_rate = 0.199, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[9]: Access = 459, Miss = 90, Miss_rate = 0.196, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[10]: Access = 454, Miss = 91, Miss_rate = 0.200, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[11]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[12]: Access = 426, Miss = 86, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 450, Miss = 89, Miss_rate = 0.198, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[14]: Access = 424, Miss = 86, Miss_rate = 0.203, Pending_hits = 83, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1347
	L1D_total_cache_miss_rate = 0.2013
	L1D_total_cache_pending_hits = 1234
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 553083
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7425
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1842, 2025, 2480, 2480, 2288, 2013, 1737, 1737, 2011, 2284, 2475, 2475, 2284, 2011, 1737, 1737, 2009, 2280, 2469, 2469, 2280, 2009, 1737, 1737, 2007, 2277, 2466, 2144, 2018, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1322
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144833	W0_Idle:82865	W0_Scoreboard:228700	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10576 {8:1322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3576 {8:447,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 179792 {136:1322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60792 {136:447,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 246 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 57260 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1321 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1834 	427 	94 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	314 	713 	251 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9357      5905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7765      4983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5607      6616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4273      8825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5207      9331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5648      8120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75542 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007938
n_activity=344 dram_eff=0.1744
bk0: 18a 75459i bk1: 12a 75512i bk2: 0a 75581i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75581i bk9: 0a 75582i bk10: 0a 75582i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000529227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75548 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007409
n_activity=261 dram_eff=0.2146
bk0: 16a 75510i bk1: 12a 75513i bk2: 0a 75579i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75581i bk9: 0a 75581i bk10: 0a 75583i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00039692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75550 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006351
n_activity=260 dram_eff=0.1846
bk0: 14a 75491i bk1: 10a 75514i bk2: 0a 75580i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75581i bk9: 0a 75583i bk10: 0a 75583i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000542457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75554 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006351
n_activity=216 dram_eff=0.2222
bk0: 16a 75508i bk1: 8a 75551i bk2: 0a 75580i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75582i bk9: 0a 75582i bk10: 0a 75583i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000238152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75554 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006351
n_activity=209 dram_eff=0.2297
bk0: 16a 75508i bk1: 8a 75551i bk2: 0a 75580i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75582i bk9: 0a 75582i bk10: 0a 75583i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000383689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75582 n_nop=75556 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005821
n_activity=208 dram_eff=0.2115
bk0: 14a 75516i bk1: 8a 75551i bk2: 0a 75580i bk3: 0a 75581i bk4: 0a 75581i bk5: 0a 75581i bk6: 0a 75581i bk7: 0a 75581i bk8: 0a 75581i bk9: 0a 75583i bk10: 0a 75583i bk11: 0a 75583i bk12: 0a 75583i bk13: 0a 75583i bk14: 0a 75583i bk15: 0a 75583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000132307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 9, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 203, Miss = 6, Miss_rate = 0.030, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 236, Miss = 7, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 199, Miss = 5, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 186, Miss = 7, Miss_rate = 0.038, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 2501
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0304
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 379
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9607
icnt_total_pkts_simt_to_mem=3548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31362
	minimum = 6
	maximum = 34
Network latency average = 8.70878
	minimum = 6
	maximum = 34
Slowest packet = 3899
Flit latency average = 7.61839
	minimum = 6
	maximum = 34
Slowest flit = 10427
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226994
	minimum = 0.00175737 (at node 4)
	maximum = 0.00466802 (at node 15)
Accepted packet rate average = 0.00226994
	minimum = 0.00175737 (at node 4)
	maximum = 0.00466802 (at node 15)
Injected flit rate average = 0.00557518
	minimum = 0.00296557 (at node 4)
	maximum = 0.0158713 (at node 15)
Accepted flit rate average= 0.00557518
	minimum = 0.0030754 (at node 21)
	maximum = 0.00812785 (at node 10)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 171091 (inst/sec)
gpgpu_simulation_rate = 424 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57261)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57261)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57261)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57261)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(6,0,0) tid=(12,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,1,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 57761  inst.: 23299789 (ipc=404.9) sim_rate=170071 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 16:29:47 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,2,0) tid=(12,8,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,1,0) tid=(12,9,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(4,1,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 58261  inst.: 23554481 (ipc=457.1) sim_rate=170684 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:29:48 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,1,0) tid=(8,3,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,4,0) tid=(12,5,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,5,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 58761  inst.: 23903713 (ipc=537.6) sim_rate=170740 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:29:50 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,1,0) tid=(8,13,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,2,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 59261  inst.: 24295277 (ipc=599.0) sim_rate=171093 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 16:29:52 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,1,0) tid=(11,11,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,0,0) tid=(13,2,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(7,1,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 59761  inst.: 24654426 (ipc=622.8) sim_rate=171211 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 16:29:54 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 60261  inst.: 24933299 (ipc=612.0) sim_rate=170776 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:29:56 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,0,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 60761  inst.: 25252475 (ipc=615.7) sim_rate=170624 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:29:58 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,0,0) tid=(5,13,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(6,4,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 61261  inst.: 25568450 (ipc=617.8) sim_rate=171600 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:29:59 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(4,1,0) tid=(12,1,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 61761  inst.: 25889423 (ipc=620.5) sim_rate=171453 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:30:01 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(3,5,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 62261  inst.: 26107065 (ipc=601.9) sim_rate=171757 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 16:30:02 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(1,0,0) tid=(11,12,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,2,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 62761  inst.: 26396152 (ipc=599.8) sim_rate=171403 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:30:04 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(6,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,2,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 63261  inst.: 26632660 (ipc=589.2) sim_rate=171823 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:30:05 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 63761  inst.: 26865003 (ipc=579.6) sim_rate=172211 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:30:06 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(5,0,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 64261  inst.: 27098919 (ipc=571.7) sim_rate=171512 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:30:08 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,3,0) tid=(5,8,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,3,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 64761  inst.: 27321783 (ipc=563.3) sim_rate=171835 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:30:09 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,6,0) tid=(3,12,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(6,4,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 65261  inst.: 27597659 (ipc=562.5) sim_rate=171414 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:30:11 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8347,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8347,57261), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8348,57261)
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8348,57261)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,5,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8389,57261), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8390,57261)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8401,57261), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8402,57261)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8416,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8421,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8422,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8439,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8481,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8487,57261), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65761  inst.: 27869892 (ipc=561.5) sim_rate=170980 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:30:13 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8529,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8567,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8580,57261), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,6,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8608,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8695,57261), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 66261  inst.: 28126022 (ipc=558.7) sim_rate=171500 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:30:14 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,3,0) tid=(4,8,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,2,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 66761  inst.: 28371026 (ipc=555.1) sim_rate=171945 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:30:15 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(4,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(5,4,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9993,57261), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 67261  inst.: 28605973 (ipc=550.9) sim_rate=171293 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:30:17 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10006,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10039,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10058,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10065,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10109,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10114,57261), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10153,57261), 3 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(3,7,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10258,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10265,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10337,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10392,57261), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(6,3,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 67761  inst.: 28824879 (ipc=545.5) sim_rate=171576 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 16:30:18 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10510,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10608,57261), 2 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,6,0) tid=(12,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10653,57261), 3 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,6,0) tid=(9,8,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(1,7,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 68261  inst.: 29089576 (ipc=544.7) sim_rate=171115 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:30:20 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,5,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 68761  inst.: 29342922 (ipc=543.1) sim_rate=171596 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:30:21 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(2,4,0) tid=(1,12,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(1,7,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 69261  inst.: 29575607 (ipc=539.9) sim_rate=171951 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:30:22 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(4,7,0) tid=(14,8,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(1,6,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 69761  inst.: 29785472 (ipc=535.0) sim_rate=171180 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:30:24 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(5,7,0) tid=(1,12,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(5,5,0) tid=(6,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12955,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12993,57261), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70261  inst.: 29985569 (ipc=529.9) sim_rate=171346 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 16:30:25 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13016,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13042,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13083,57261), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(2,6,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13202,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13222,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13272,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13330,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13359,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13440,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13475,57261), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13486,57261), 1 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(4,7,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 70761  inst.: 30146742 (ipc=522.2) sim_rate=171288 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:30:26 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13623,57261), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(5,7,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 71261  inst.: 30299020 (ipc=514.4) sim_rate=171180 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:30:27 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14026,57261), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(6,7,0) tid=(5,15,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,5,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 71761  inst.: 30450065 (ipc=507.1) sim_rate=171067 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 16:30:28 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,6,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14894,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14929,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14938,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14972,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72261  inst.: 30552451 (ipc=497.0) sim_rate=170684 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:30:29 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15100,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15103,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15122,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15152,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15173,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15372,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15398,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 73261  inst.: 30667343 (ipc=473.1) sim_rate=170374 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:30:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16207,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16328,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16344,57261), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16439,57261), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,7,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 74761  inst.: 30775140 (ipc=438.7) sim_rate=170028 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:30:31 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18088,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18149,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18188,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18395,57261), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18396
gpu_sim_insn = 7699119
gpu_ipc =     418.5214
gpu_tot_sim_cycle = 75657
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     407.0539
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5810
gpu_stall_icnt2sh    = 7951
gpu_total_sim_rate=170146

========= Core RFC stats =========
	Total RFC Accesses     = 2858146
	Total RFC Misses       = 1610985
	Total RFC Read Misses  = 528143
	Total RFC Write Misses = 1082842
	Total RFC Evictions    = 1120994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8332
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 570, Miss = 104, Miss_rate = 0.182, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[1]: Access = 572, Miss = 107, Miss_rate = 0.187, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[2]: Access = 601, Miss = 107, Miss_rate = 0.178, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[3]: Access = 598, Miss = 106, Miss_rate = 0.177, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[4]: Access = 636, Miss = 107, Miss_rate = 0.168, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[5]: Access = 564, Miss = 100, Miss_rate = 0.177, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[6]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[7]: Access = 612, Miss = 107, Miss_rate = 0.175, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[8]: Access = 609, Miss = 108, Miss_rate = 0.177, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[9]: Access = 625, Miss = 109, Miss_rate = 0.174, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[10]: Access = 617, Miss = 108, Miss_rate = 0.175, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 602, Miss = 107, Miss_rate = 0.178, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 568, Miss = 102, Miss_rate = 0.180, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[13]: Access = 594, Miss = 104, Miss_rate = 0.175, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[14]: Access = 568, Miss = 103, Miss_rate = 0.181, Pending_hits = 89, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1583
	L1D_total_cache_miss_rate = 0.1774
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 739012
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2342, 2525, 3305, 3305, 3050, 2684, 2316, 2316, 2680, 3043, 3297, 3297, 3043, 2680, 2316, 2316, 2678, 3039, 3291, 3291, 3039, 2678, 2316, 2316, 2676, 3036, 3288, 2966, 2777, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1551
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188249	W0_Idle:99548	W0_Scoreboard:297285	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12408 {8:1551,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4312 {8:539,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 210936 {136:1551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73304 {136:539,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 227 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 75656 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1789 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2338 	480 	97 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	449 	805 	253 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10448      6701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9024      5751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6347      7575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4908     10041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5804     10524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6362      9340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99824 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0006008
n_activity=344 dram_eff=0.1744
bk0: 18a 99741i bk1: 12a 99794i bk2: 0a 99863i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99863i bk9: 0a 99864i bk10: 0a 99864i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000400545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99830 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005608
n_activity=261 dram_eff=0.2146
bk0: 16a 99792i bk1: 12a 99795i bk2: 0a 99861i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99863i bk9: 0a 99863i bk10: 0a 99865i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000300409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99832 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004807
n_activity=260 dram_eff=0.1846
bk0: 14a 99773i bk1: 10a 99796i bk2: 0a 99862i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99863i bk9: 0a 99865i bk10: 0a 99865i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000410558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99836 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004807
n_activity=216 dram_eff=0.2222
bk0: 16a 99790i bk1: 8a 99833i bk2: 0a 99862i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99864i bk9: 0a 99864i bk10: 0a 99865i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99836 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004807
n_activity=209 dram_eff=0.2297
bk0: 16a 99790i bk1: 8a 99833i bk2: 0a 99862i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99864i bk9: 0a 99864i bk10: 0a 99865i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000290395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99864 n_nop=99838 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004406
n_activity=208 dram_eff=0.2115
bk0: 14a 99798i bk1: 8a 99833i bk2: 0a 99862i bk3: 0a 99863i bk4: 0a 99863i bk5: 0a 99863i bk6: 0a 99863i bk7: 0a 99863i bk8: 0a 99863i bk9: 0a 99865i bk10: 0a 99865i bk11: 0a 99865i bk12: 0a 99865i bk13: 0a 99865i bk14: 0a 99865i bk15: 0a 99865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100136

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 9, Miss_rate = 0.021, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 252, Miss = 6, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 354, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 251, Miss = 5, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 284, Miss = 8, Miss_rate = 0.028, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 220, Miss = 7, Miss_rate = 0.032, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 3061
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 471
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11451
icnt_total_pkts_simt_to_mem=4457
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24286
	minimum = 6
	maximum = 34
Network latency average = 8.65982
	minimum = 6
	maximum = 34
Slowest packet = 5005
Flit latency average = 7.50163
	minimum = 6
	maximum = 34
Slowest flit = 13158
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225492
	minimum = 0.00173951 (at node 5)
	maximum = 0.00472929 (at node 15)
Accepted packet rate average = 0.00225492
	minimum = 0.00173951 (at node 5)
	maximum = 0.00472929 (at node 15)
Injected flit rate average = 0.00554267
	minimum = 0.00288106 (at node 8)
	maximum = 0.0162535 (at node 15)
Accepted flit rate average= 0.00554267
	minimum = 0.00304414 (at node 21)
	maximum = 0.00804523 (at node 9)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 170146 (inst/sec)
gpgpu_simulation_rate = 417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75657)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75657)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75657)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75657)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3,7,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 76157  inst.: 30999132 (ipc=405.3) sim_rate=170324 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:30:32 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 76657  inst.: 31254284 (ipc=457.8) sim_rate=169860 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 16:30:34 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,1,0) tid=(15,14,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,5,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 77157  inst.: 31600024 (ipc=535.7) sim_rate=169892 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:30:36 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(5,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(6,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(7,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 77657  inst.: 31991664 (ipc=597.6) sim_rate=170168 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:30:38 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,1,0) tid=(14,5,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,3,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 78157  inst.: 32353558 (ipc=622.8) sim_rate=170281 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:30:40 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,3,0) tid=(10,14,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(4,2,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 78657  inst.: 32628484 (ipc=610.7) sim_rate=170829 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:30:41 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,1,0) tid=(12,4,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(1,4,0) tid=(9,13,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 79157  inst.: 32952323 (ipc=616.0) sim_rate=170737 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:30:43 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(5,1,0) tid=(13,10,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,4,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 79657  inst.: 33271418 (ipc=618.7) sim_rate=170622 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 16:30:45 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(4,1,0) tid=(9,3,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,3,0) tid=(5,14,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(5,2,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 80157  inst.: 33589312 (ipc=620.6) sim_rate=170504 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:30:47 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(2,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 80657  inst.: 33807830 (ipc=602.3) sim_rate=170746 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:30:48 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,0,0) tid=(1,13,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,5,0) tid=(12,13,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,1,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 81157  inst.: 34105329 (ipc=601.6) sim_rate=170526 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 16:30:50 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,2,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 81657  inst.: 34333862 (ipc=589.6) sim_rate=169969 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 16:30:52 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,3,0) tid=(4,15,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,6,0) tid=(9,14,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,2,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 82157  inst.: 34572237 (ipc=580.9) sim_rate=170306 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:30:53 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(3,3,0) tid=(14,12,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,2,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 82657  inst.: 34800062 (ipc=571.9) sim_rate=169756 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:30:55 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(4,3,0) tid=(6,10,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,1,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 83157  inst.: 35026224 (ipc=564.0) sim_rate=170030 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 16:30:56 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,2,0) tid=(2,14,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(6,6,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 83657  inst.: 35296270 (ipc=562.5) sim_rate=169693 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:30:58 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,2,0) tid=(8,1,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,2,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8238,75657), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8239,75657)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8351,75657), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8352,75657)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8362,75657), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8363,75657)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,6,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8380,75657), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8381,75657)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8436,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8450,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8458,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8462,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8480,75657), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84157  inst.: 35561494 (ipc=560.6) sim_rate=169340 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:31:00 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8519,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8539,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8556,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8556,75657), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,6,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8701,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8734,75657), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,2,0) tid=(10,14,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 84657  inst.: 35818828 (ipc=558.0) sim_rate=168956 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:31:02 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,4,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 85157  inst.: 36059654 (ipc=554.0) sim_rate=168503 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:31:04 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(4,4,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 85657  inst.: 36307216 (ipc=551.1) sim_rate=168870 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:31:05 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10013,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10023,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10100,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10111,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10115,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10147,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10154,75657), 3 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(1,4,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10186,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10192,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10209,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10210,75657), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10226,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10238,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10293,75657), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,5,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10477,75657), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 86157  inst.: 36530900 (ipc=546.1) sim_rate=168345 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:31:07 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,5,0) tid=(10,2,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,7,0) tid=(4,15,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,6,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 86657  inst.: 36790410 (ipc=544.9) sim_rate=167992 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:31:09 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,6,0) tid=(6,10,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,4,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 87157  inst.: 37043275 (ipc=543.2) sim_rate=168378 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:31:10 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(2,6,0) tid=(14,12,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(5,6,0) tid=(2,9,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,5,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 87657  inst.: 37274146 (ipc=539.8) sim_rate=167901 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:31:12 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(7,7,0) tid=(10,5,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,5,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 88157  inst.: 37479251 (ipc=534.6) sim_rate=168068 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 16:31:13 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(1,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(4,5,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12958,75657), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88657  inst.: 37688736 (ipc=530.2) sim_rate=167505 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:31:15 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13003,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13043,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13079,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13081,75657), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,7,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13166,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13204,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13204,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13213,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13317,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13319,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13380,75657), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13394,75657), 2 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(6,3,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 89157  inst.: 37851558 (ipc=522.6) sim_rate=167484 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:31:16 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(7,6,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13781,75657), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 89657  inst.: 37994282 (ipc=514.1) sim_rate=167375 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:31:17 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,6,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14279,75657), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,6,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 90157  inst.: 38147112 (ipc=506.9) sim_rate=167311 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:31:18 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14905,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14916,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14925,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14954,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90657  inst.: 38248273 (ipc=496.8) sim_rate=167023 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 16:31:19 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15029,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15058,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15107,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15121,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15178,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15342,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15464,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91157  inst.: 38314679 (ipc=485.0) sim_rate=166585 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:31:20 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(4,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16118,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16268,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16338,75657), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16409,75657), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92157  inst.: 38401262 (ipc=460.9) sim_rate=166239 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:31:21 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(13,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18129,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18178,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18207,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 94157  inst.: 38495595 (ipc=416.2) sim_rate=165929 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:31:22 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18548,75657), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18549
gpu_sim_insn = 7699119
gpu_ipc =     415.0692
gpu_tot_sim_cycle = 94206
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     408.6321
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5811
gpu_stall_icnt2sh    = 8070
gpu_total_sim_rate=165929

========= Core RFC stats =========
	Total RFC Accesses     = 3572122
	Total RFC Misses       = 2013384
	Total RFC Read Misses  = 660138
	Total RFC Write Misses = 1353246
	Total RFC Evictions    = 1401642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9247
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 714, Miss = 120, Miss_rate = 0.168, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 716, Miss = 123, Miss_rate = 0.172, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 743, Miss = 123, Miss_rate = 0.166, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[3]: Access = 738, Miss = 123, Miss_rate = 0.167, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[4]: Access = 802, Miss = 124, Miss_rate = 0.155, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[5]: Access = 708, Miss = 116, Miss_rate = 0.164, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 734, Miss = 119, Miss_rate = 0.162, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[7]: Access = 750, Miss = 121, Miss_rate = 0.161, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[8]: Access = 749, Miss = 123, Miss_rate = 0.164, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[9]: Access = 767, Miss = 125, Miss_rate = 0.163, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[10]: Access = 759, Miss = 124, Miss_rate = 0.163, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 126, Miss_rate = 0.164, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 735, Miss = 120, Miss_rate = 0.163, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[13]: Access = 762, Miss = 123, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[14]: Access = 710, Miss = 118, Miss_rate = 0.166, Pending_hits = 95, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.1639
	L1D_total_cache_pending_hits = 1440
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924933
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 2842, 3025, 4127, 4127, 3809, 3353, 2895, 2895, 3349, 3802, 4119, 4119, 3802, 3349, 2895, 2895, 3347, 3798, 4113, 4113, 3798, 3347, 2895, 2895, 3346, 3796, 4111, 3789, 3537, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1789
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231735	W0_Idle:116195	W0_Scoreboard:366012	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14312 {8:1789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5024 {8:628,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243304 {136:1789,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85408 {136:628,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 214 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 94205 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2266 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2849 	532 	100 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	594 	898 	253 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11525      7503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10292      6521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7174      8540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5528     11263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6403     11729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7129     10553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124308 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004825
n_activity=344 dram_eff=0.1744
bk0: 18a 124225i bk1: 12a 124278i bk2: 0a 124347i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124347i bk9: 0a 124348i bk10: 0a 124348i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000321678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124314 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004503
n_activity=261 dram_eff=0.2146
bk0: 16a 124276i bk1: 12a 124279i bk2: 0a 124345i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124347i bk9: 0a 124347i bk10: 0a 124349i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124316 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=260 dram_eff=0.1846
bk0: 14a 124257i bk1: 10a 124280i bk2: 0a 124346i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124347i bk9: 0a 124349i bk10: 0a 124349i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00032972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124320 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=216 dram_eff=0.2222
bk0: 16a 124274i bk1: 8a 124317i bk2: 0a 124346i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124348i bk9: 0a 124348i bk10: 0a 124349i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124320 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=209 dram_eff=0.2297
bk0: 16a 124274i bk1: 8a 124317i bk2: 0a 124346i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124348i bk9: 0a 124348i bk10: 0a 124349i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124348 n_nop=124322 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003538
n_activity=208 dram_eff=0.2115
bk0: 14a 124282i bk1: 8a 124317i bk2: 0a 124346i bk3: 0a 124347i bk4: 0a 124347i bk5: 0a 124347i bk6: 0a 124347i bk7: 0a 124347i bk8: 0a 124347i bk9: 0a 124349i bk10: 0a 124349i bk11: 0a 124349i bk12: 0a 124349i bk13: 0a 124349i bk14: 0a 124349i bk15: 0a 124349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.04195e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 519, Miss = 9, Miss_rate = 0.017, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 300, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 422, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 350, Miss = 7, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 304, Miss = 5, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 333, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 257, Miss = 7, Miss_rate = 0.027, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 3627
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0210
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13325
icnt_total_pkts_simt_to_mem=5372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.16784
	minimum = 6
	maximum = 34
Network latency average = 8.59452
	minimum = 6
	maximum = 34
Slowest packet = 6126
Flit latency average = 7.4317
	minimum = 6
	maximum = 34
Slowest flit = 15912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226028
	minimum = 0.00172516 (at node 18)
	maximum = 0.00463637 (at node 15)
Accepted packet rate average = 0.00226028
	minimum = 0.00172516 (at node 18)
	maximum = 0.00463637 (at node 15)
Injected flit rate average = 0.00556883
	minimum = 0.00291121 (at node 8)
	maximum = 0.0158499 (at node 15)
Accepted flit rate average= 0.00556883
	minimum = 0.00301903 (at node 21)
	maximum = 0.00824842 (at node 13)
Injected packet length average = 2.46378
Accepted packet length average = 2.46378
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 52 sec (232 sec)
gpgpu_simulation_rate = 165929 (inst/sec)
gpgpu_simulation_rate = 406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94206)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94206)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94206)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94206)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(7,4,0) tid=(10,4,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,2,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 94706  inst.: 38698027 (ipc=404.9) sim_rate=166085 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:31:23 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(2,5,0) tid=(10,14,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,4,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 95206  inst.: 38949043 (ipc=453.4) sim_rate=166448 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:31:24 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,1,0) tid=(6,10,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(2,4,0) tid=(14,12,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(3,6,0) tid=(6,8,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 95706  inst.: 39302967 (ipc=538.2) sim_rate=165835 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 16:31:27 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,0,0) tid=(10,14,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(1,1,0) tid=(10,1,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(1,2,0) tid=(6,14,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 96206  inst.: 39692835 (ipc=598.6) sim_rate=166078 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:31:29 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(4,2,0) tid=(14,13,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(3,0,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 96706  inst.: 40050570 (ipc=622.0) sim_rate=166184 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:31:31 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(1,3,0) tid=(13,9,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,2,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 97206  inst.: 40329768 (ipc=611.4) sim_rate=166651 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:31:32 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(4,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(3,4,0) tid=(11,12,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(3,4,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 97706  inst.: 40648621 (ipc=615.2) sim_rate=166592 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:31:34 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,1,0) tid=(9,8,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(4,3,0) tid=(11,2,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 98206  inst.: 40966947 (ipc=617.8) sim_rate=166532 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:31:36 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(7,6,0) tid=(7,11,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(5,3,0) tid=(12,11,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 98706  inst.: 41286010 (ipc=620.1) sim_rate=166475 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:31:38 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,1,0) tid=(3,9,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(3,3,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 99206  inst.: 41503242 (ipc=601.5) sim_rate=166679 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:31:39 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,2,0) tid=(9,11,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 99706  inst.: 41797592 (ipc=600.4) sim_rate=166524 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:31:41 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(7,2,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 100206  inst.: 42030110 (ipc=589.1) sim_rate=166786 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:31:42 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,0,0) tid=(4,9,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,1,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 100706  inst.: 42264625 (ipc=579.9) sim_rate=166396 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:31:44 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 101206  inst.: 42492906 (ipc=571.0) sim_rate=166638 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:31:45 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,0,0) tid=(14,9,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,3,0) tid=(9,6,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(6,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 101706  inst.: 42715855 (ipc=562.7) sim_rate=166858 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:31:46 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,4,0) tid=(3,14,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 102206  inst.: 42989420 (ipc=561.7) sim_rate=166625 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:31:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8135,94206), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8136,94206)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,1,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8207,94206), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8208,94206)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8274,94206), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8275,94206)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8293,94206), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8294,94206)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8336,94206), 3 CTAs running
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(4,5,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8351,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8415,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8445,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8446,94206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102706  inst.: 43260379 (ipc=560.6) sim_rate=166386 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 16:31:50 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8531,94206), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(6,7,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8570,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8588,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8594,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8671,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8693,94206), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(3,6,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 103206  inst.: 43522286 (ipc=558.5) sim_rate=166115 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:31:52 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(3,3,0) tid=(13,13,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(5,2,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 103706  inst.: 43763052 (ipc=554.5) sim_rate=165769 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 16:31:54 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,4,0) tid=(10,11,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,4,0) tid=(9,12,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(7,4,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9940,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9953,94206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 104206  inst.: 44006823 (ipc=551.1) sim_rate=165439 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:31:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10026,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10074,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10117,94206), 3 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,5,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10119,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10157,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10199,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10270,94206), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10282,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10289,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10295,94206), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,7,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10349,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10381,94206), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104706  inst.: 44224026 (ipc=545.6) sim_rate=165015 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:31:58 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10531,94206), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,5,0) tid=(8,9,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(3,6,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 105206  inst.: 44487845 (ipc=544.8) sim_rate=165382 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 16:31:59 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(3,6,0) tid=(5,15,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(4,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,4,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 105706  inst.: 44742379 (ipc=543.2) sim_rate=165101 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 16:32:01 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(7,3,0) tid=(10,13,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 106206  inst.: 44969478 (ipc=539.5) sim_rate=164723 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 16:32:03 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,6,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 106706  inst.: 45192466 (ipc=535.7) sim_rate=164936 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:32:04 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,7,0) tid=(4,4,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,5,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12851,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12959,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12993,94206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107206  inst.: 45378596 (ipc=529.5) sim_rate=164415 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 16:32:06 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13022,94206), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(7,4,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13077,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13205,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13218,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13305,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13343,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13362,94206), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,6,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13444,94206), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13452,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13475,94206), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107706  inst.: 45550134 (ipc=522.6) sim_rate=164440 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 16:32:07 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,6,0) tid=(6,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13755,94206), 2 CTAs running
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(1,7,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 108206  inst.: 45706464 (ipc=515.1) sim_rate=164411 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 16:32:08 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14131,94206), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,7,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 108706  inst.: 45861440 (ipc=508.0) sim_rate=164377 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 16:32:09 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,7,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14964,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109206  inst.: 45968835 (ipc=498.2) sim_rate=163590 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 16:32:11 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15013,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15055,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15075,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15114,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15181,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15268,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15350,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15354,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15371,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15443,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15765,94206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110206  inst.: 46084893 (ipc=474.3) sim_rate=163421 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 16:32:12 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16012,94206), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16106,94206), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(7,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16345,94206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111706  inst.: 46182066 (ipc=439.2) sim_rate=163187 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:32:13 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17975,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18029,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18038,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18082,94206), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18083
gpu_sim_insn = 7699119
gpu_ipc =     425.7656
gpu_tot_sim_cycle = 112289
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     411.3912
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5812
gpu_stall_icnt2sh    = 8246
gpu_total_sim_rate=163232

========= Core RFC stats =========
	Total RFC Accesses     = 4285893
	Total RFC Misses       = 2415715
	Total RFC Read Misses  = 792217
	Total RFC Write Misses = 1623498
	Total RFC Evictions    = 1682085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10164
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 860, Miss = 137, Miss_rate = 0.159, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 854, Miss = 138, Miss_rate = 0.162, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 907, Miss = 142, Miss_rate = 0.157, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[3]: Access = 880, Miss = 138, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 944, Miss = 141, Miss_rate = 0.149, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[5]: Access = 850, Miss = 134, Miss_rate = 0.158, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 897, Miss = 134, Miss_rate = 0.149, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[7]: Access = 896, Miss = 137, Miss_rate = 0.153, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 915, Miss = 136, Miss_rate = 0.149, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 911, Miss = 139, Miss_rate = 0.153, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 903, Miss = 139, Miss_rate = 0.154, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[11]: Access = 932, Miss = 142, Miss_rate = 0.152, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 875, Miss = 138, Miss_rate = 0.158, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[13]: Access = 908, Miss = 140, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2071
	L1D_total_cache_miss_rate = 0.1547
	L1D_total_cache_pending_hits = 1525
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2023
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10164
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3000, 3511, 3784, 4949, 4949, 4568, 4022, 3474, 3474, 4019, 4562, 4942, 4942, 4562, 4019, 3474, 3474, 4018, 4561, 4940, 4940, 4561, 4018, 3474, 3474, 4017, 4559, 4939, 4617, 4300, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2023
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:274875	W0_Idle:132646	W0_Scoreboard:435783	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16184 {8:2023,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275128 {136:2023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97920 {136:720,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 205 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 112288 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2739 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3352 	591 	103 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	722 	1003 	254 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12611      8302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11581      7292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7953      9504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6170     12486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7003     12952    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7858     11772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148177 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004048
n_activity=344 dram_eff=0.1744
bk0: 18a 148094i bk1: 12a 148147i bk2: 0a 148216i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148216i bk9: 0a 148217i bk10: 0a 148217i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148183 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003778
n_activity=261 dram_eff=0.2146
bk0: 16a 148145i bk1: 12a 148148i bk2: 0a 148214i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148216i bk9: 0a 148216i bk10: 0a 148218i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000202406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148185 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003238
n_activity=260 dram_eff=0.1846
bk0: 14a 148126i bk1: 10a 148149i bk2: 0a 148215i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148216i bk9: 0a 148218i bk10: 0a 148218i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148189 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003238
n_activity=216 dram_eff=0.2222
bk0: 16a 148143i bk1: 8a 148186i bk2: 0a 148215i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148217i bk9: 0a 148217i bk10: 0a 148218i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148189 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003238
n_activity=209 dram_eff=0.2297
bk0: 16a 148143i bk1: 8a 148186i bk2: 0a 148215i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148217i bk9: 0a 148217i bk10: 0a 148218i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000195659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148217 n_nop=148191 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002969
n_activity=208 dram_eff=0.2115
bk0: 14a 148151i bk1: 8a 148186i bk2: 0a 148215i bk3: 0a 148216i bk4: 0a 148216i bk5: 0a 148216i bk6: 0a 148216i bk7: 0a 148216i bk8: 0a 148216i bk9: 0a 148218i bk10: 0a 148218i bk11: 0a 148218i bk12: 0a 148218i bk13: 0a 148218i bk14: 0a 148218i bk15: 0a 148218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.74686e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 606, Miss = 9, Miss_rate = 0.015, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 348, Miss = 6, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 490, Miss = 8, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 407, Miss = 7, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 358, Miss = 5, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 382, Miss = 8, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 4192
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 652
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15194
icnt_total_pkts_simt_to_mem=6286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.44513
	minimum = 6
	maximum = 36
Network latency average = 8.82478
	minimum = 6
	maximum = 34
Slowest packet = 7258
Flit latency average = 7.7553
	minimum = 6
	maximum = 34
Slowest flit = 18701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231443
	minimum = 0.00176962 (at node 18)
	maximum = 0.00481115 (at node 15)
Accepted packet rate average = 0.00231443
	minimum = 0.00176962 (at node 18)
	maximum = 0.00481115 (at node 15)
Injected flit rate average = 0.00570005
	minimum = 0.00304153 (at node 4)
	maximum = 0.0165349 (at node 15)
Accepted flit rate average= 0.00570005
	minimum = 0.00309683 (at node 21)
	maximum = 0.00818448 (at node 11)
Injected packet length average = 2.46283
Accepted packet length average = 2.46283
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 43 sec (283 sec)
gpgpu_simulation_rate = 163232 (inst/sec)
gpgpu_simulation_rate = 396 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112289)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112289)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112289)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112289)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(4,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(7,3,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 112789  inst.: 46397626 (ipc=405.8) sim_rate=163371 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 16:32:14 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 113289  inst.: 46644526 (ipc=449.8) sim_rate=163092 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 16:32:16 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(2,3,0) tid=(9,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,4,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 113789  inst.: 46967006 (ipc=514.9) sim_rate=163648 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 16:32:17 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,1,0) tid=(13,6,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(4,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(0,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 114289  inst.: 47341974 (ipc=573.6) sim_rate=163248 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 16:32:20 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(3,2,0) tid=(13,4,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 114789  inst.: 47700741 (ipc=602.4) sim_rate=163358 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 16:32:22 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(7,4,0) tid=(8,5,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(7,4,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 115289  inst.: 48005223 (ipc=603.5) sim_rate=163840 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 16:32:23 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(2,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,0,0) tid=(8,3,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 115789  inst.: 48328723 (ipc=609.7) sim_rate=163826 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 16:32:25 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(6,4,0) tid=(5,15,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(7,4,0) tid=(12,9,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(7,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 116289  inst.: 48618376 (ipc=605.9) sim_rate=163698 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 16:32:27 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(4,0,0) tid=(12,15,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,3,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4186,112289), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(4187,112289)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4246,112289), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4247,112289)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4289,112289), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4290,112289)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4302,112289), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(4303,112289)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4338,112289), 3 CTAs running
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,0,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 116789  inst.: 48926817 (ipc=607.1) sim_rate=163634 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 16:32:29 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(5,7,0) tid=(8,8,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(5,4,0) tid=(10,3,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 117289  inst.: 49196278 (ipc=600.3) sim_rate=163987 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 16:32:30 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(5,4,0) tid=(12,7,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(2,3,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5201,112289), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(4,7,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5367,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5457,112289), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117789  inst.: 49507490 (ipc=602.3) sim_rate=163932 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 16:32:32 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(2,6,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5680,112289), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,5,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5819,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5849,112289), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,2,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 118289  inst.: 49785824 (ipc=598.5) sim_rate=163769 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 16:32:34 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6012,112289), 3 CTAs running
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,3,0) tid=(2,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6328,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6347,112289), 2 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,3,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6424,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6440,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6445,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6451,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6464,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6477,112289), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118789  inst.: 50094719 (ipc=600.0) sim_rate=163708 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 16:32:36 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6646,112289), 3 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(6,4,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6801,112289), 2 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6981,112289), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119289  inst.: 50381744 (ipc=598.1) sim_rate=163577 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 16:32:38 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(4,2,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7044,112289), 1 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(2,4,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7191,112289), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7277,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7281,112289), 2 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,4,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7424,112289), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119789  inst.: 50681267 (ipc=598.2) sim_rate=163487 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 16:32:40 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(2,7,0) tid=(2,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7638,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7638,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7641,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7664,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7706,112289), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(7,7,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7750,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7751,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7764,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7785,112289), 2 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,7,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 120289  inst.: 50925436 (ipc=591.3) sim_rate=163222 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 16:32:42 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8102,112289), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,5,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8145,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8166,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8194,112289), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8194,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8196,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8218,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8271,112289), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(0,6,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8359,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8426,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8447,112289), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120789  inst.: 51165628 (ipc=584.8) sim_rate=162947 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 16:32:44 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8567,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8734,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(6,7,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8898,112289), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121289  inst.: 51357076 (ipc=573.6) sim_rate=163038 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 16:32:45 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9114,112289), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9339,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9343,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(5,7,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9403,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9443,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9491,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121789  inst.: 51507784 (ipc=559.3) sim_rate=162999 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 16:32:46 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9504,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9520,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9523,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9651,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9676,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10028,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10372,112289), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10373
gpu_sim_insn = 5361506
gpu_ipc =     516.8713
gpu_tot_sim_cycle = 122662
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     420.3112
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5813
gpu_stall_icnt2sh    = 8315
gpu_total_sim_rate=162637

========= Core RFC stats =========
	Total RFC Accesses     = 4708391
	Total RFC Misses       = 2656946
	Total RFC Read Misses  = 873283
	Total RFC Write Misses = 1783663
	Total RFC Evictions    = 1849425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11028
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 902, Miss = 144, Miss_rate = 0.160, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 934, Miss = 152, Miss_rate = 0.163, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 992, Miss = 157, Miss_rate = 0.158, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[3]: Access = 964, Miss = 155, Miss_rate = 0.161, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1013, Miss = 157, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[5]: Access = 874, Miss = 138, Miss_rate = 0.158, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 897, Miss = 134, Miss_rate = 0.149, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[7]: Access = 924, Miss = 144, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 990, Miss = 152, Miss_rate = 0.154, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 156, Miss_rate = 0.157, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 983, Miss = 154, Miss_rate = 0.157, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1006, Miss = 159, Miss_rate = 0.158, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 919, Miss = 147, Miss_rate = 0.160, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[13]: Access = 916, Miss = 142, Miss_rate = 0.155, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2227
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 1528
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11028
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3441, 4044, 4382, 5547, 5547, 5166, 4555, 3915, 3851, 4396, 4939, 5319, 5319, 4939, 4396, 3851, 3851, 4395, 4923, 5302, 5302, 4923, 4380, 3836, 3836, 4379, 4921, 5301, 4979, 4662, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302931	W0_Idle:142913	W0_Scoreboard:466245	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6360 {8:795,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108120 {136:795,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 201 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 120074 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3011 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3600 	673 	120 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	816 	1048 	261 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13228      8772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12292      7740    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8410     10069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6562     13228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7334     13660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8311     12549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161869 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003706
n_activity=344 dram_eff=0.1744
bk0: 18a 161786i bk1: 12a 161839i bk2: 0a 161908i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161909i bk10: 0a 161909i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161875 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003459
n_activity=261 dram_eff=0.2146
bk0: 16a 161837i bk1: 12a 161840i bk2: 0a 161906i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161908i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161877 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=260 dram_eff=0.1846
bk0: 14a 161818i bk1: 10a 161841i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000253229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161881 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=216 dram_eff=0.2222
bk0: 16a 161835i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161881 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=209 dram_eff=0.2297
bk0: 16a 161835i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161883 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002718
n_activity=208 dram_eff=0.2115
bk0: 14a 161843i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.17631e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 380, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 443, Miss = 7, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 392, Miss = 5, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 4539
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 727
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16425
icnt_total_pkts_simt_to_mem=6909
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6326
	minimum = 6
	maximum = 40
Network latency average = 9.62824
	minimum = 6
	maximum = 36
Slowest packet = 8503
Flit latency average = 8.38511
	minimum = 6
	maximum = 34
Slowest flit = 21491
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247794
	minimum = 0.000289212 (at node 6)
	maximum = 0.00520582 (at node 15)
Accepted packet rate average = 0.00247794
	minimum = 0.000289212 (at node 6)
	maximum = 0.00520582 (at node 15)
Injected flit rate average = 0.00661975
	minimum = 0.000289212 (at node 6)
	maximum = 0.019088 (at node 15)
Accepted flit rate average= 0.00661975
	minimum = 0.00144606 (at node 6)
	maximum = 0.0115685 (at node 9)
Injected packet length average = 2.67147
Accepted packet length average = 2.67147
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 17 sec (317 sec)
gpgpu_simulation_rate = 162637 (inst/sec)
gpgpu_simulation_rate = 386 (cycle/sec)
timer: 821279305680
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 122662
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     420.3112
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5813
gpu_stall_icnt2sh    = 8315
gpu_total_sim_rate=162637

========= Core RFC stats =========
	Total RFC Accesses     = 4708391
	Total RFC Misses       = 2656946
	Total RFC Read Misses  = 873283
	Total RFC Write Misses = 1783663
	Total RFC Evictions    = 1849425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11028
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 902, Miss = 144, Miss_rate = 0.160, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 934, Miss = 152, Miss_rate = 0.163, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 992, Miss = 157, Miss_rate = 0.158, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[3]: Access = 964, Miss = 155, Miss_rate = 0.161, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1013, Miss = 157, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[5]: Access = 874, Miss = 138, Miss_rate = 0.158, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 897, Miss = 134, Miss_rate = 0.149, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[7]: Access = 924, Miss = 144, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 990, Miss = 152, Miss_rate = 0.154, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 156, Miss_rate = 0.157, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 983, Miss = 154, Miss_rate = 0.157, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1006, Miss = 159, Miss_rate = 0.158, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 919, Miss = 147, Miss_rate = 0.160, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[13]: Access = 916, Miss = 142, Miss_rate = 0.155, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2227
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 1528
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11028
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3441, 4044, 4382, 5547, 5547, 5166, 4555, 3915, 3851, 4396, 4939, 5319, 5319, 4939, 4396, 3851, 3851, 4395, 4923, 5302, 5302, 4923, 4380, 3836, 3836, 4379, 4921, 5301, 4979, 4662, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302931	W0_Idle:142913	W0_Scoreboard:466245	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6360 {8:795,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108120 {136:795,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 201 
max_icnt2mem_latency = 584 
max_icnt2sh_latency = 120074 
mrq_lat_table:58 	9 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3011 	595 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3600 	673 	120 	79 	48 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	816 	1048 	261 	59 	0 	0 	0 	0 	0 	0 	172 	187 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1318      4560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1291      6972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1628     12846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4200         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13228      8772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12292      7740    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8410     10069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6562     13228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7334     13660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8311     12549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        896       542         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        569       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        556       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        365       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        600       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161869 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003706
n_activity=344 dram_eff=0.1744
bk0: 18a 161786i bk1: 12a 161839i bk2: 0a 161908i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161909i bk10: 0a 161909i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161875 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003459
n_activity=261 dram_eff=0.2146
bk0: 16a 161837i bk1: 12a 161840i bk2: 0a 161906i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161908i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161877 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=260 dram_eff=0.1846
bk0: 14a 161818i bk1: 10a 161841i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000253229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161881 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=216 dram_eff=0.2222
bk0: 16a 161835i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161881 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002965
n_activity=209 dram_eff=0.2297
bk0: 16a 161835i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161909i bk9: 0a 161909i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161909 n_nop=161883 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002718
n_activity=208 dram_eff=0.2115
bk0: 14a 161843i bk1: 8a 161878i bk2: 0a 161907i bk3: 0a 161908i bk4: 0a 161908i bk5: 0a 161908i bk6: 0a 161908i bk7: 0a 161908i bk8: 0a 161908i bk9: 0a 161910i bk10: 0a 161910i bk11: 0a 161910i bk12: 0a 161910i bk13: 0a 161910i bk14: 0a 161910i bk15: 0a 161910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.17631e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 665
L2_cache_bank[1]: Access = 380, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 403
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 447
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 17, Reservation_fails = 317
L2_cache_bank[4]: Access = 443, Miss = 7, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[5]: Access = 392, Miss = 5, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 309
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 335
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 436
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 300
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 569
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 177
L2_total_cache_accesses = 4539
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 727
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1634
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16425
icnt_total_pkts_simt_to_mem=6909
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
