// Seed: 3774784599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  output id_13;
  input id_12;
  input id_11;
  output id_10;
  output id_9;
  inout id_8;
  output id_7;
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_1 = id_1;
  logic id_14;
endmodule
tri1 [id_4 : 1] id_14[1 'b0 : 1  &&  id_4];
