# ğŸ® DCT 2D Demo trÃªn Cyclone IV FPGA

## ğŸ¯ TÃ³m táº¯t nhanh

ÄÃ¢y lÃ  phiÃªn báº£n **Ä‘Æ¡n giáº£n hÃ³a** cá»§a DCT 2D core Ä‘á»ƒ cháº¡y trÃªn **Cyclone IV FPGA board** cá»§a báº¡n. 

### KhÃ¡c biá»‡t so vá»›i full design:

| Feature | Full Design (Xilinx) | Cyclone IV Demo |
|---------|---------------------|-----------------|
| **Algorithm** | 2D DCT (Row + Column) | 1D DCT only (row) |
| **Resource** | 22 DSP, 2-4 BRAM | 8 multipliers, 0 BRAM |
| **Interface** | AXI4-Stream | Simple I/O |
| **Input** | 64 pixels streaming | Pre-loaded patterns |
| **Output** | 64 coefficients | Display 1 coefficient |
| **Display** | External system | 7-segment onboard |

### Táº¡i sao Ä‘Æ¡n giáº£n hÃ³a?

Cyclone IV **EP4CE6** cÃ³ tÃ i nguyÃªn háº¡n cháº¿:
- âœ… Logic Elements: 6,272 (Ä‘á»§ cho demo)
- âŒ Memory: chá»‰ 276 Kbits (khÃ´ng Ä‘á»§ cho full 2D)
- âœ… Multipliers: 30 (Ä‘á»§ cho 1D DCT)

---

## ğŸ“ Files cho Hardware

```
hardware/
â”œâ”€â”€ cyclone4_top.v           # Top module cho Cyclone IV
â”‚                             # - Simplified 1D DCT
â”‚                             # - 7-segment display driver
â”‚                             # - Button/switch interface
â”‚
â”œâ”€â”€ cyclone4.qsf             # Pin assignments (Quartus)
â”‚                             # - Clock, reset, switches
â”‚                             # - 7-segment, LEDs
â”‚                             # - USB Blaster settings
â”‚
â”œâ”€â”€ cyclone4.sdc             # Timing constraints
â”‚                             # - 50 MHz clock
â”‚                             # - I/O delays
â”‚
â”œâ”€â”€ HARDWARE_GUIDE.md        # HÆ°á»›ng dáº«n chi tiáº¿t
â”‚                             # - CÃ i Quartus
â”‚                             # - Compile & program
â”‚                             # - Testing procedures
â”‚
â””â”€â”€ README_HARDWARE.md       # File nÃ y
```

---

## ğŸš€ Quick Start (5 phÃºt)

### 1. CÃ i Ä‘áº·t Quartus II

```
Download: Intel Quartus Prime Lite (FREE)
Link: https://www.intel.com/quartus
Version: 13.0 hoáº·c má»›i hÆ¡n
Size: ~5 GB
```

### 2. Táº¡o project

```bash
# Trong Quartus:
File â†’ New Project Wizard
  Project: dct2d_cyclone4
  Device: EP4CE6E22C8
  Files: Add cyclone4_top.v, cyclone4.qsf, cyclone4.sdc
```

### 3. Compile

```bash
Processing â†’ Start Compilation (Ctrl+L)
# Hoáº·c command line:
quartus_sh --flow compile dct2d_cyclone4
```

### 4. Program

```bash
Tools â†’ Programmer
  Hardware: USB-Blaster
  File: cyclone4_top.sof
  âœ“ Program/Configure
  â†’ Start
```

### 5. Test!

```
1. Äáº·t SW[1:0] = 01 (checkerboard pattern)
2. Nháº¥n KEY[0] (compute)
3. Xem 7-segment displays hiá»ƒn thá»‹ DCT coefficient
4. LED[3] sÃ¡ng = hoÃ n thÃ nh!
```

---

## ğŸ® Sá»­ dá»¥ng Demo

### Inputs

**DIP Switches:**
- `SW[1:0]`: Chá»n pattern (00=DC, 01=checker, 10=gradient, 11=impulse)
- `SW[3:2]`: Chá»n coefficient hiá»ƒn thá»‹ (0, 2, 4, hoáº·c 6)

**Push Buttons:**
- `KEY[0]`: Báº¯t Ä‘áº§u tÃ­nh DCT
- `KEY[1]`: Reset vá» IDLE

### Outputs

**7-Segment:** Hiá»ƒn thá»‹ giÃ¡ trá»‹ DCT coefficient (hex, 16-bit signed)

**LEDs:** Tráº¡ng thÃ¡i
- `LED[0]`: IDLE
- `LED[1]`: LOADING
- `LED[2]`: COMPUTING  
- `LED[3]`: DISPLAY

---

## ğŸ“Š Káº¿t quáº£ mong Ä‘á»£i

### Test Pattern: Checkerboard
```
Input:  Cá» vua 8Ã—8 (alternating 0/255)
Output: DC coefficient ~ FF80 (-128 in hex)
        AC coefficients: High values (high frequency)
```

### Test Pattern: DC (all 128)
```
Input:  Táº¥t cáº£ pixels = 128
Output: All coefficients = 0000 (no frequency content)
```

### Test Pattern: Impulse
```
Input:  Chá»‰ 1 pixel = 255, cÃ²n láº¡i = 0
Output: DC coefficient ~ 7F00 (positive large)
```

---

## ğŸ”§ Customization

### Thay Ä‘á»•i test patterns

Edit `cyclone4_top.v`:
```verilog
// Line ~60
2'b00: begin  // Your custom pattern
    for (i = 0; i < 64; i = i + 1)
        test_pattern[i] = // Your values here
end
```

### ThÃªm coefficients

Äá»ƒ hiá»ƒn thá»‹ táº¥t cáº£ 8 coefficients, thÃªm counter:
```verilog
reg [2:0] coef_display_idx;
// Increment every 1 second to scan through
```

### Port sang board khÃ¡c

Chá»‰nh sá»­a `.qsf`:
1. Äá»•i device name
2. Update pin numbers theo schematic board má»›i
3. Adjust clock frequency

---

## âš ï¸ Limitations

1. **Chá»‰ 1D DCT**: Demo nÃ y chá»‰ tÃ­nh DCT cho 1 hÃ ng (8 pixels)
   - Full 2D cáº§n: 2Ã— DCT + transpose buffer
   - Cáº§n board lá»›n hÆ¡n (Cyclone IV E22 hoáº·c Cyclone V)

2. **Pre-loaded patterns**: KhÃ´ng cÃ³ input streaming
   - Patterns hard-coded trong ROM
   - Äá»ƒ streaming cáº§n thÃªm UART/VGA interface

3. **Limited display**: Chá»‰ hiá»ƒn thá»‹ 1 coefficient
   - 7-segment khÃ´ng Ä‘á»§ cho 64 coefficients
   - DÃ¹ng UART hoáº·c VGA cho full output

---

## ğŸš€ NÃ¢ng cáº¥p lÃªn Full 2D

Náº¿u báº¡n muá»‘n full 2D DCT:

### Option 1: Board lá»›n hÆ¡n
```
Cyclone IV E22: 22,320 LE (gáº¥p 3.5Ã—)
Cyclone V:      ~50,000 LE
DE10-Lite:      CÃ³ SDRAM, VGA
```

### Option 2: Optimize design
```
- Time-multiplex: dÃ¹ng chung 1 DCT cho row/col
- External memory: SRAM/SDRAM cho transpose
- Reduce precision: 8-bit coefficients
```

### Option 3: Káº¿t há»£p vá»›i soft processor
```
- Nios II processor: Ä‘iá»u khiá»ƒn
- DCT core: accelerator
- Memory: shared SDRAM
```

---

## ğŸ“š Äá»c thÃªm

- **HARDWARE_GUIDE.md**: HÆ°á»›ng dáº«n chi tiáº¿t tá»«ng bÆ°á»›c
- **cyclone4_top.v**: Code cÃ³ comment Ä‘áº§y Ä‘á»§
- **../README.md**: Full design documentation

---

## âœ… Checklist

TrÆ°á»›c khi báº¯t Ä‘áº§u:
- [ ] CÃ³ board Cyclone IV
- [ ] CÃ³ cÃ¡p USB (cho USB Blaster)
- [ ] Download Quartus II
- [ ] Install USB Blaster driver

Deployment:
- [ ] Project created
- [ ] Files added
- [ ] Compilation OK (no errors)
- [ ] Timing met (no violations)
- [ ] Programming successful
- [ ] Board responding

Testing:
- [ ] LEDs working
- [ ] 7-segment displaying
- [ ] Switches controlling pattern
- [ ] Button triggering compute
- [ ] Results matching expectations

---

## ğŸ†˜ Help

**Lá»—i compile?** â†’ Xem HARDWARE_GUIDE.md pháº§n Troubleshooting

**KhÃ´ng program Ä‘Æ°á»£c?** â†’ Kiá»ƒm tra USB Blaster driver

**Káº¿t quáº£ sai?** â†’ Verify vá»›i Python golden model

**Muá»‘n full 2D?** â†’ Cáº§n board lá»›n hÆ¡n hoáº·c optimize

---

**Good luck vá»›i FPGA cá»§a báº¡n! ğŸ‰**

