Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Saleem, K., Touba, N.A.","Using symbolic canceling to improve diagnosis from compacted response",2017,"Proceedings - International Test Conference",,, 7805823,"","",,,10.1109/TEST.2016.7805823,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013981927&doi=10.1109%2fTEST.2016.7805823&partnerID=40&md5=457d3cd521b4c0c35e2661f843ca2da1",Conference Paper,Scopus,2-s2.0-85013981927
"Kang, J.-H., Touba, N.A., Yang, J.-S.","Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a59,"","",,1,10.1145/2897937.2898078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977161035&doi=10.1145%2f2897937.2898078&partnerID=40&md5=d8c84cefcdf3c7406b1526866805e648",Conference Paper,Scopus,2-s2.0-84977161035
"Yang, J.-S., Chung, J., Touba, N.A.","Enhancing Superset X-Canceling Method with Relaxed Constraints on Fault Observation",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","2", 7163571,"298","308",,,10.1109/TCAD.2015.2459035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962469620&doi=10.1109%2fTCAD.2015.2459035&partnerID=40&md5=d2b1b582d7da4ed8cee3ced3e5dae986",Article,Scopus,2-s2.0-84962469620
"Rab, M.T., Bawa, A.A., Touba, N.A.","Using asymmetric layer repair capability to reduce the cost of yield enhancement in 3D stacked memories",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","07-10-October-2012",, 7332100,"195","200",,1,10.1109/VLSI-SoC.2012.7332100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958949667&doi=10.1109%2fVLSI-SoC.2012.7332100&partnerID=40&md5=bfddcba3b2e5a44f0015cc70947e98e1",Conference Paper,Scopus,2-s2.0-84958949667
"Bawa, A.A., Touba, N.A.","Improving X-tolerant combinational output compaction via input rotation",2015,"Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFTS 2015",,, 7315156,"167","170",,,10.1109/DFT.2015.7315156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962907311&doi=10.1109%2fDFT.2015.7315156&partnerID=40&md5=4b7d98565ac6312437c6c0584e862f44",Conference Paper,Scopus,2-s2.0-84962907311
"Saleem, K., Muthyala, S.S., Touba, N.A.","Compacting output responses containing unknowns using an embedded processor",2015,"Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFTS 2015",,, 7315154,"155","160",,,10.1109/DFT.2015.7315154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962791698&doi=10.1109%2fDFT.2015.7315154&partnerID=40&md5=e06dc18d62c694e880b94d1a86162b1e",Conference Paper,Scopus,2-s2.0-84962791698
"Muthyala, S.S., Touba, N.A.","Improving test compression with scan feedforward techniques",2015,"Proceedings - International Test Conference","2015-February",, 7035358,"","",,3,10.1109/TEST.2014.7035358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954287163&doi=10.1109%2fTEST.2014.7035358&partnerID=40&md5=da8b9ba3537741b5742e3fbd0bddb3e8",Conference Paper,Scopus,2-s2.0-84954287163
"Muthyala, S.S., Touba, N.A.","Reducing test time for 3D-ICs by improved utilization of test elevators",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","2015-January","January", 7004157,"","",,,10.1109/VLSI-SoC.2014.7004157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936849961&doi=10.1109%2fVLSI-SoC.2014.7004157&partnerID=40&md5=49e80a4b81e0df4e181bb98b3095c58d",Conference Paper,Scopus,2-s2.0-84936849961
"Muthyala, S.S., Touba, N.A.","Efficient utilization of test elevators to reduce test time in 3D-ICs",2015,"IFIP Advances in Information and Communication Technology","464",,,"21","38",,,10.1007/978-3-319-25279-7_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945925982&doi=10.1007%2f978-3-319-25279-7_2&partnerID=40&md5=f3c9ebcdd99080072f09747a2a6f5e95",Conference Paper,Scopus,2-s2.0-84945925982
"Lee, Y.-W., Touba, N.A.","Improving logic obfuscation via logic cone analysis",2015,"2015 16th Latin-American Test Symposium, LATS 2015",,, 7102410,"","",,8,10.1109/LATW.2015.7102410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933564164&doi=10.1109%2fLATW.2015.7102410&partnerID=40&md5=2e9bf610c086ff3094feb7ec11fc58a8",Conference Paper,Scopus,2-s2.0-84933564164
"Yang, J.-S., Touba, N.A.","Test point insertion with control point by greater use of existing functional flip-flops",2014,"ETRI Journal","36","6",,"942","952",,,10.4218/etrij.14.0113.1121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913603570&doi=10.4218%2fetrij.14.0113.1121&partnerID=40&md5=10b6832d5e1f4b49c799858710e66ed3",Article,Scopus,2-s2.0-84913603570
"Saleem, K., Touba, N.A.","Efficient algorithm for test vector decompression using an embedded processor",2014,"AUTOTESTCON (Proceedings)",,, 6935172,"360","364",,1,10.1109/AUTEST.2014.6935172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913539959&doi=10.1109%2fAUTEST.2014.6935172&partnerID=40&md5=cae573c54f239804d23847df218c5d04",Conference Paper,Scopus,2-s2.0-84913539959
"Yang, J.-S., Lee, J., Touba, N.A.","Utilizing ATE vector repeat with linear decompressor for test vector compression",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","8", 6856294,"1219","1230",,3,10.1109/TCAD.2014.2314307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904693293&doi=10.1109%2fTCAD.2014.2314307&partnerID=40&md5=4add852ff5d183c52985a650511e2bbe",Article,Scopus,2-s2.0-84904693293
"Rab, M.T., Bawa, A.A., Touba, N.A.","Reducing cost of yield enhancement in 3-D Stacked memories via asymmetric layer repair capability",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","9", 6601703,"2017","2024",,,10.1109/TVLSI.2013.2280593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906877791&doi=10.1109%2fTVLSI.2013.2280593&partnerID=40&md5=a6b2aa1f2452ceb19ea4a55568a55177",Article,Scopus,2-s2.0-84906877791
"Lee, Y.-W., Touba, N.A.","Unified 3D test architecture for variable test data bandwidth across pre-bond, partial stack, and post-bond test",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653604,"184","189",,2,10.1109/DFT.2013.6653604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891318621&doi=10.1109%2fDFT.2013.6653604&partnerID=40&md5=2712f6d69853da0dd0ccd7e100a4d0ed",Conference Paper,Scopus,2-s2.0-84891318621
"Bawa, A.A., Rab, M.T., Touba, N.A.","Efficient compression of x-masking control data via dynamic channel allocation",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653594,"125","130",,,10.1109/DFT.2013.6653594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891342448&doi=10.1109%2fDFT.2013.6653594&partnerID=40&md5=2b5e93d4deb3ee8502bb2cddcffd19f1",Conference Paper,Scopus,2-s2.0-84891342448
"Reviriego, P., Liu, S., Maestro, J.A., Lee, S., Touba, N.A., Datta, R.","Implementing triple adjacent Error Correction in double error correction Orthogonal Latin Squares Codes",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653601,"167","171",,5,10.1109/DFT.2013.6653601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891315844&doi=10.1109%2fDFT.2013.6653601&partnerID=40&md5=c2b18be1a92ad7605ddbe65ef48771eb",Conference Paper,Scopus,2-s2.0-84891315844
"Muthyala, S.S., Touba, N.A.","SOC test compression scheme using sequential linear decompressors with retained free variables",2013,"Proceedings of the IEEE VLSI Test Symposium",,, 6548884,"","",,7,10.1109/VTS.2013.6548884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881276655&doi=10.1109%2fVTS.2013.6548884&partnerID=40&md5=8a933f126935d218db195d4aebc7ecf5",Conference Paper,Scopus,2-s2.0-84881276655
"Yang, J.-S., Touba, N.A.","Improved trace buffer observation via selective data capture using 2-D compaction for post-silicon debug",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","2", 6142141,"320","328",,10,10.1109/TVLSI.2012.2183399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872871741&doi=10.1109%2fTVLSI.2012.2183399&partnerID=40&md5=800a62fca8060a31ac64e9e81069f4d4",Article,Scopus,2-s2.0-84872871741
"Muthyala, S.S., Touba, N.A.","Improving test compression by retaining non-pivot free variables in sequential linear decompressors",2012,"Proceedings - International Test Conference",,, 6401557,"","",,4,10.1109/TEST.2012.6401557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873200035&doi=10.1109%2fTEST.2012.6401557&partnerID=40&md5=63c6244388b419b629cdc2ff6d512d40",Conference Paper,Scopus,2-s2.0-84873200035
"Rab, M.T., Bawa, A., Touba, N.A.","Implementing defect tolerance in 3D-ICs by exploiting degrees of freedom in assembly",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378220,"178","181",,,10.1109/DFT.2012.6378220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872299370&doi=10.1109%2fDFT.2012.6378220&partnerID=40&md5=5277f5c81345c9b3f1df2bd3e7796b82",Conference Paper,Scopus,2-s2.0-84872299370
"Rab, M.T., Bawa, A.A., Touba, N.A.","Using asymmetric layer repair capability to reduce the cost of yield enhancement in 3D stacked memories",2012,"20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings",,, 6379029,"195","200",,1,10.1109/VLSI-SoC.2012.6379029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872171348&doi=10.1109%2fVLSI-SoC.2012.6379029&partnerID=40&md5=954a2d613a461070a8bb1af87beab947",Conference Paper,Scopus,2-s2.0-84872171348
"Bawa, A.A., Rab, M.T., Touba, N.A.","Using partial masking in X-chains to increase output compaction for an X-canceling MISR",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378193,"19","24",,4,10.1109/DFT.2012.6378193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872298096&doi=10.1109%2fDFT.2012.6378193&partnerID=40&md5=b3fccd806257b9aefff2b7db6ffcddf8",Conference Paper,Scopus,2-s2.0-84872298096
"Yang, J.-S., Touba, N.A., Nadeau-Dostie, B.","Test point insertion with control points driven by existing functional flip-flops",2012,"IEEE Transactions on Computers","61","10", 6035679,"1473","1483",,5,10.1109/TC.2011.189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865684274&doi=10.1109%2fTC.2011.189&partnerID=40&md5=d68ac315cc692883644d579c8bae376e",Article,Scopus,2-s2.0-84865684274
"Yang, J.-S., Touba, N.A.","X-Canceling MISR architectures for output response compaction with unknown values",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","9", 6269976,"1417","1427",,9,10.1109/TCAD.2012.2193579,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865346697&doi=10.1109%2fTCAD.2012.2193579&partnerID=40&md5=860284d328345d79295a7582a2ccb975",Article,Scopus,2-s2.0-84865346697
"Chung, J., Touba, N.A.","Exploiting X-correlation in output compression via superset X-canceling",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231100,"182","187",,4,10.1109/VTS.2012.6231100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865035741&doi=10.1109%2fVTS.2012.6231100&partnerID=40&md5=15f7df15669486dddb4d300e53b3c322",Conference Paper,Scopus,2-s2.0-84865035741
"Yang, J.-S., Touba, N.A.","Efficient trace signal selection for silicon debug by error transmission analysis",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","3", 6152784,"442","446",,9,10.1109/TCAD.2011.2171184,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863164508&doi=10.1109%2fTCAD.2011.2171184&partnerID=40&md5=f2a12a64841bcc76860534b26d5063eb",Article,Scopus,2-s2.0-84863164508
"Datta, R., Touba, N.A.","X-stacking - A method for reducing control data for output compaction",2011,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6104460,"332","338",,2,10.1109/DFT.2011.64,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855783881&doi=10.1109%2fDFT.2011.64&partnerID=40&md5=6553441d45c3e9d5e9e0dd151e9fcf6a",Conference Paper,Scopus,2-s2.0-84855783881
"Datta, R., Touba, N.A.","Generating burst-error correcting codes from Orthogonal Latin Square codes - A graph theoretic approach",2011,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6104464,"367","373",,9,10.1109/DFT.2011.3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855818422&doi=10.1109%2fDFT.2011.3&partnerID=40&md5=036ca7d88153e0a620da7b9d5e31d915",Conference Paper,Scopus,2-s2.0-84855818422
"Datta, R., Touba, N.A.","Designing a fast and adaptive error correction scheme for increasing the lifetime of phase change memories",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783773,"134","139",,7,10.1109/VTS.2011.5783773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959659795&doi=10.1109%2fVTS.2011.5783773&partnerID=40&md5=6101bb7b9370bdaa1b9501a4a0778b33",Conference Paper,Scopus,2-s2.0-79959659795
"Datta, R., Touba, N.A.","Post-manufacturing ECC customization based on Orthogonal Latin Square codes and its application to ultra-low power caches",2010,"Proceedings - International Test Conference",,, 5699221,"","",,4,10.1109/TEST.2010.5699221,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951662150&doi=10.1109%2fTEST.2010.5699221&partnerID=40&md5=91d2eff9486daade141004f60b478810",Conference Paper,Scopus,2-s2.0-79951662150
"Wu, S., Wang, L.-T., Yu, L., Furukawa, H., Wen, X., Jone, W.-B., Touba, N.A., Zhao, F., Liu, J., Chao, H.-J., Li, F., Jiang, Z.","Logic BIST architecture using staggered launch-on-shift for testing designs containing asynchronous clock domains",2010,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5634930,"358","366",,6,10.1109/DFT.2010.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952022139&doi=10.1109%2fDFT.2010.50&partnerID=40&md5=54ff590adbebc1f14f7eb69c81b35cc8",Conference Paper,Scopus,2-s2.0-79952022139
"Lee, J., Touba, N.A.","Correlation-based rectangular encoding",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","10", 5256142,"1483","1492",,1,10.1109/TVLSI.2009.2025882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957565530&doi=10.1109%2fTVLSI.2009.2025882&partnerID=40&md5=aa803a7ea1082a663b2ace46d7480f1b",Article,Scopus,2-s2.0-77957565530
"Wang, L.-T., Touba, N.A., Jiang, Z., Wu, S., Huang, J.-L., Li, J.C.-M.","CSER: BISER-based concurrent soft-error resilience",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469588,"153","158",,2,10.1109/VTS.2010.5469588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953905110&doi=10.1109%2fVTS.2010.5469588&partnerID=40&md5=acf73a5769aa7fd2ef183befe9d6837f",Conference Paper,Scopus,2-s2.0-77953905110
"Yang, J.-S., Touba, N.A., Yang, S.-Y., Mak, T.M.","An industrial case study for x-canceling MISR",2009,"Proceedings - International Test Conference",,, 5355687,"","",,7,10.1109/TEST.2009.5355687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549101319&doi=10.1109%2fTEST.2009.5355687&partnerID=40&md5=9d212b81e5fcda43b49ce97e8dcb4ef1",Conference Paper,Scopus,2-s2.0-76549101319
"Yang, J.-S., Benoit, N.-D., Touba, N.A.","Test point insertion using functional flip-flops to drive control points",2009,"Proceedings - International Test Conference",,, 5355688,"","",,7,10.1109/TEST.2009.5355688,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549106101&doi=10.1109%2fTEST.2009.5355688&partnerID=40&md5=3bd9f37dc8f333afed241522e0025276",Conference Paper,Scopus,2-s2.0-76549106101
"Chen, X., Touba, N.A.","Fundamentals of CMOS Design",2009,"Electronic Design Automation",,,,"39","95",,,10.1016/B978-0-12-374364-0.50009-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882811786&doi=10.1016%2fB978-0-12-374364-0.50009-6&partnerID=40&md5=00749c7fe71195911bd3e4de2449dbd8",Book Chapter,Scopus,2-s2.0-84882811786
"Rab, M.T., Bawa, A.A., Touba, N.A.","Improving memory repair by selective row partitioning",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372254,"211","219",,6,10.1109/DFT.2009.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649299627&doi=10.1109%2fDFT.2009.20&partnerID=40&md5=7b6df40e13b76985b0b76103aa4872bc",Conference Paper,Scopus,2-s2.0-77649299627
"Yang, J.-S., Nadeau-Dostie, B., Touba, N.A.","Reducing test point area for BIST through greater use of functional flip-flops to drive control points",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372276,"20","28",,4,10.1109/DFT.2009.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649312287&doi=10.1109%2fDFT.2009.33&partnerID=40&md5=74cadec9214630fc93a7a6a2e8e358ca",Conference Paper,Scopus,2-s2.0-77649312287
"Datta, R., Touba, N.A.","Exploiting unused spare columns to improve memory ECC",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116608,"47","52",,18,10.1109/VTS.2009.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350350032&doi=10.1109%2fVTS.2009.52&partnerID=40&md5=98271fb5149988cb8d22ed5548a59387",Conference Paper,Scopus,2-s2.0-70350350032
"Yang, J.-S., Touba, N.A.","Automated selection of signals to observe for efficient silicon debug",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116613,"79","84",,36,10.1109/VTS.2009.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350374210&doi=10.1109%2fVTS.2009.51&partnerID=40&md5=a50d23b697dd6f44c134bdd3c17f8977",Conference Paper,Scopus,2-s2.0-70350374210
"Touba, N.A.","Fault-Tolerant Design",2008,"System-on-Chip Test Architectures",,,,"123","170",,,10.1016/B978-012373973-5.50008-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882527829&doi=10.1016%2fB978-012373973-5.50008-5&partnerID=40&md5=3700cd95773d252bc4d4f4657d232985",Book Chapter,Scopus,2-s2.0-84882527829
"Young, D., Touba, N.A.","Proceedings - International Test Conference: Welcome Message",2008,"Proceedings - International Test Conference",,, 4700532,"","",,,10.1109/TEST.2008.4700532,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249153043&doi=10.1109%2fTEST.2008.4700532&partnerID=40&md5=ad78f36d58466c346128d5eaf8e40323",Editorial,Scopus,2-s2.0-67249153043
"Yang, J.-S., Touba, N.A.","Enhancing silicon debug via periodic monitoring",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641165,"125","133",,9,10.1109/DFT.2008.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649980064&doi=10.1109%2fDFT.2008.57&partnerID=40&md5=a5e967dfd705782d1b27bc7fd8dfaa89",Conference Paper,Scopus,2-s2.0-67649980064
"Wang, L.T., Stroud, C.E., Touba, N.A.","Introduction",2008,"System-on-Chip Test Architectures",,,,"1","40",,1,10.1016/B978-012373973-5.50006-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63949083821&doi=10.1016%2fB978-012373973-5.50006-1&partnerID=40&md5=3150416c57809a08a3c959e9e4248088",Editorial,Scopus,2-s2.0-63949083821
"Girard, P., Wen, X., Touba, N.A.","Low-Power Testing",2008,"System-on-Chip Test Architectures",,,,"307","350",,1,10.1016/B978-012373973-5.50012-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882484278&doi=10.1016%2fB978-012373973-5.50012-7&partnerID=40&md5=ab8aa080fd3aab9cffa32553b60820b7",Book Chapter,Scopus,2-s2.0-84882484278
"Yang, J.-S., Touba, N.A.","Expanding trace buffer observation window for in-system silicon debug through selective capture",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511748,"345","351",,30,10.1109/VTS.2008.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449121174&doi=10.1109%2fVTS.2008.41&partnerID=40&md5=89423f420899a0b904a69646044a23cc",Conference Paper,Scopus,2-s2.0-51449121174
"Garg, R., Putman, R., Touba, N.A.","Increasing output compaction in presence of unknowns using an X-canceling MISR with deterministic observation",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511693,"35","42",,16,10.1109/VTS.2008.42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449106320&doi=10.1109%2fVTS.2008.42&partnerID=40&md5=ffce66912fa09adf594c60f039fc8ff4",Conference Paper,Scopus,2-s2.0-51449106320
"Touba, N.A.","X-canceling MISR - An X-tolerant methodology for compacting output responses with unknowns using a MISR",2008,"Proceedings - International Test Conference",,, 4437576,"","",,1,10.1109/TEST.2007.4437576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749155275&doi=10.1109%2fTEST.2007.4437576&partnerID=40&md5=4fd7ea998bcf81e145498d92c0592252",Conference Paper,Scopus,2-s2.0-39749155275
"Davidson, S., Touba, N.A.","Guest editors' introduction: Progress in test compression",2008,"IEEE Design and Test of Computers","25","2",,"112","113",,2,10.1109/MDT.2008.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42649104791&doi=10.1109%2fMDT.2008.38&partnerID=40&md5=66c1ac290bb25e0262fc5d5b044fa06c",Editorial,Scopus,2-s2.0-42649104791
"Touba, N.A.","ITC 2008 Highlights",2008,"IEEE Design and Test of Computers","25","5",,"398","399",,,10.1109/MDT.2008.144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008056635&doi=10.1109%2fMDT.2008.144&partnerID=40&md5=6fa1f54b0adb2691e94abd847a46a606",Article,Scopus,2-s2.0-85008056635
"Wang, L.-T., Stroud, C.E., Touba, N.A.","System-on-Chip Test Architectures",2008,"System-on-Chip Test Architectures",,,,"","",856,46,10.1016/B978-0-12-373973-5.X5001-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014235137&doi=10.1016%2fB978-0-12-373973-5.X5001-3&partnerID=40&md5=b04d18b2396f88a21dedd3e235ba0721",Book,Scopus,2-s2.0-85014235137
"Dutta, A., Touba, N.A.","Using limited dependence sequential expansion for decompressing test vectors",2007,"Proceedings - International Test Conference",,, 4079340,"","",,1,10.1109/TEST.2006.297662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749136149&doi=10.1109%2fTEST.2006.297662&partnerID=40&md5=395dd1d68c4e39972564f7c04e3233cb",Conference Paper,Scopus,2-s2.0-39749136149
"Dutta, A., Touba, N.A.","Reliable network-on-chip using a low cost unequal error protection code",2007,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4358367,"3","11",,31,10.1109/DFT.2007.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72849125108&doi=10.1109%2fDFT.2007.20&partnerID=40&md5=1970f8662eb1dbb4f132aa0572de75ba",Conference Paper,Scopus,2-s2.0-72849125108
"Lee, J., Touba, N.A.","Reducing shift cycles and test power using linear feedforward network",2007,"AUTOTESTCON (Proceedings)",,, 4062377,"253","259",,,10.1109/AUTEST.2006.283646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43549119366&doi=10.1109%2fAUTEST.2006.283646&partnerID=40&md5=e323a38b249b0d01cd1e417b33175a07",Conference Paper,Scopus,2-s2.0-43549119366
"Dutta, A., Touba, N.A.","Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209937,"349","354",,75,10.1109/VTS.2007.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549069366&doi=10.1109%2fVTS.2007.40&partnerID=40&md5=0984350df6a9e167856c38dae7698cc8",Conference Paper,Scopus,2-s2.0-37549069366
"Putman, R., Touba, N.A.","Using multiple expansion ratios and dependency analysis to improve test compression",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209915,"211","216",,4,10.1109/VTS.2007.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549072278&doi=10.1109%2fVTS.2007.87&partnerID=40&md5=96533b853322777ea43c6374793ab6b6",Conference Paper,Scopus,2-s2.0-37549072278
"Lee, J., Touba, N.A.","LFSR-reseeding scheme achieving low-power dissipation during test",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"396","401",,66,10.1109/TCAD.2006.882509,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846570916&doi=10.1109%2fTCAD.2006.882509&partnerID=40&md5=6fe0efc5990cf1a102835e63e76485a4",Conference Paper,Scopus,2-s2.0-33846570916
"Balakrishnan, K.J., Touba, N.A.","Relationship between entropy and test data compression",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"386","395",,39,10.1109/TCAD.2006.882600,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846638734&doi=10.1109%2fTCAD.2006.882600&partnerID=40&md5=50380fff47a9dc68c9590978562ef21b",Conference Paper,Scopus,2-s2.0-33846638734
"Dutta, A., Touba, N.A.","Synthesis of efficient linear test pattern generators",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030931,"206","214",,,10.1109/DFT.2006.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749090194&doi=10.1109%2fDFT.2006.61&partnerID=40&md5=2b0f3a0e5e6cdcecb7d611a4f7777787",Conference Paper,Scopus,2-s2.0-38749090194
"Lee, J., Touba, N.A.","Efficiently utilizing ATE vector repeat for compression by scan vector decomposition",2006,"Proceedings of the Asian Test Symposium","2006",, 4030774,"237","242",,2,10.1109/ATS.2006.261026,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947628712&doi=10.1109%2fATS.2006.261026&partnerID=40&md5=942d86881295933e5dd3c68c806f3904",Conference Paper,Scopus,2-s2.0-33947628712
"Park, N., Ito, H., Salsano, A., Touba, N.","Message from the symposium chairs",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030909,"xi","xii",,,10.1109/DFT.2006.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749122486&doi=10.1109%2fDFT.2006.43&partnerID=40&md5=7c2e3c7b979719942fcaed87f79f0864",Editorial,Scopus,2-s2.0-38749122486
"Li, X., Lee, K.-J., Touba, N.A.","Test compression",2006,"VLSI Test Principles and Architectures",,,,"341","396",,,10.1016/B978-012370597-6/50010-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882519672&doi=10.1016%2fB978-012370597-6%2f50010-X&partnerID=40&md5=eef8b4613105581a1a989b937c585f15",Book Chapter,Scopus,2-s2.0-84882519672
"Dutta, A., Touba, N.A.","Iterative OPDD based signal probability calculation",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617565,"72","77",,2,10.1109/VTS.2006.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751105297&doi=10.1109%2fVTS.2006.43&partnerID=40&md5=86e8d79a68f361e25ee36e11ed078bee",Conference Paper,Scopus,2-s2.0-33751105297
"Lee, J., Touba, N.A.","Combining linear and non-linear test vector compression using correlation-based rectangular encoding",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617598,"252","257",,11,10.1109/VTS.2006.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748486328&doi=10.1109%2fVTS.2006.25&partnerID=40&md5=61aafd5b7dc08c3d982c862864ed6966",Conference Paper,Scopus,2-s2.0-33748486328
"Balakrishnan, K.J., Touba, N.A.","Improving linear test data compression",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","11",,"1227","1237",,26,10.1109/TVLSI.2006.886417,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845547667&doi=10.1109%2fTVLSI.2006.886417&partnerID=40&md5=e292a4173532b36b3a264ac57fc4cd85",Article,Scopus,2-s2.0-33845547667
"Touba, N.A.","Survey of test vector compression techniques",2006,"IEEE Design and Test of Computers","23","4",,"294","303",,318,10.1109/MDT.2006.105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748510387&doi=10.1109%2fMDT.2006.105&partnerID=40&md5=92a79e8df0f6743292b3cc10f9297eea",Article,Scopus,2-s2.0-33748510387
"MacDonald, E., Touba, N.A.","Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","6", 1661599,"587","594",,2,10.1109/TVLSI.2006.878209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746899344&doi=10.1109%2fTVLSI.2006.878209&partnerID=40&md5=3e6b999dbd836dfab6aa6d6b5666b537",Article,Scopus,2-s2.0-33746899344
"Lee, J., Touba, N.A.","Low power BIST based on scan partitioning",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"33","41",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444495425&partnerID=40&md5=b3532b81156674d86af4bd13c1e8706a",Conference Paper,Scopus,2-s2.0-28444495425
"Ward, S.I., Schattauer, C., Touba, N.A.","Using statistical transformations to improve compression for linear decompressors",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"42","50",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444489616&partnerID=40&md5=cb6a6d88f1bb271514a5ae253a5b10c3",Conference Paper,Scopus,2-s2.0-28444489616
"Touba, N.A.","Methods for improving test compression",2005,"Proceedings - International Test Conference","2005",, 1584115,"1292","1293",,1,10.1109/TEST.2005.1584115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847134424&doi=10.1109%2fTEST.2005.1584115&partnerID=40&md5=cdf88e0ec5a08c103e5d6fdcde6780c3",Conference Paper,Scopus,2-s2.0-33847134424
"Dutta, A., Touba, N.A.","Synthesis of non-intrusive concurrent error detection using an even error detecting function",2005,"Proceedings - International Test Conference","2005",, 1584072,"1059","1066",,3,10.1109/TEST.2005.1584072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847154526&doi=10.1109%2fTEST.2005.1584072&partnerID=40&md5=62a2f6c5d1989b63badc51cf767bc9da",Conference Paper,Scopus,2-s2.0-33847154526
"Kalyanam, V.K., Touba, N.A.","HTPG: Hybrid test pattern generation for reducing test storage",2005,"AUTOTESTCON (Proceedings)","2005",, 1609232,"759","765",,2,10.1109/AUTEST.2005.1609232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847734719&doi=10.1109%2fAUTEST.2005.1609232&partnerID=40&md5=7466167bf8a1f912537bbd774aea1319",Conference Paper,Scopus,2-s2.0-33847734719
"Balakrishnan, K.J., Touba, N.A.","Reconfigurable linear decompressors using symbolic gaussian elimination",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395746,"1130","1135",,8,10.1109/DATE.2005.255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646932635&doi=10.1109%2fDATE.2005.255&partnerID=40&md5=ed2b3a61000baa7e78f0ad0b8052f2cf",Conference Paper,Scopus,2-s2.0-33646932635
"Balakrishnan, K.J., Touba, N.A., Patil, S.","Compressing functional tests for microprocessors",2005,"Proceedings of the Asian Test Symposium","2005",, 1575467,"428","433",,7,10.1109/ATS.2005.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846920670&doi=10.1109%2fATS.2005.38&partnerID=40&md5=a9dfbb7d8b1fdb92021b4444f542578f",Conference Paper,Scopus,2-s2.0-33846920670
"Ghosh, S., Basu, S., Touba, N.A.","Synthesis of low power CED circuits based on parity codes",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443443,"315","320",,14,10.1109/VTS.2005.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846112787&doi=10.1109%2fVTS.2005.80&partnerID=40&md5=be87c42f0168afd9239ced9bf1cdc08a",Conference Paper,Scopus,2-s2.0-33846112787
"Dutta, A., Rodrigues, T., Touba, N.A.","Low cost test vector compression/decompression scheme for circuits with a reconfigurable serial multiplier",2005,"Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI",,,,"200","205",,3,10.1109/ISVLSI.2005.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26844578809&doi=10.1109%2fISVLSI.2005.49&partnerID=40&md5=8f69522f59683ff19ab6d4f836a8b9f9",Conference Paper,Scopus,2-s2.0-26844578809
"Balakrishnan, K.J., Touba, N.A.","Improving encoding efficiency for linear decompressors using scan inversion",2004,"Proceedings - International Test Conference",,,,"936","944",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144409147&partnerID=40&md5=f4c648b6b10d9b33bf5ebda1ff64d9e8",Conference Paper,Scopus,2-s2.0-18144409147
"Balakrishnan, K.J., Touba, N.A.","Relating entropy theory to test data compression",2004,"Proceedings - Ninth IEEE European Test Symposium, ETS 2004",,,,"94","99",,26,10.1109/ETSYM.2004.1347615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844419791&doi=10.1109%2fETSYM.2004.1347615&partnerID=40&md5=bbf3534f87fdce2cc7a018e6367e652d",Conference Paper,Scopus,2-s2.0-15844419791
"Lee, J., Touba, N.A.","Low power test data compression based on LFSR reseeding",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"180","185",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644397592&partnerID=40&md5=263b011a846a3dadcf8dc6766ebf4282",Conference Paper,Scopus,2-s2.0-17644397592
"Jas, A., Krishna, C.V., Touba, N.A.","Weighted pseudorandom hybrid BIST",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","12",,"1277","1283",,24,10.1109/TVLSI.2004.837985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12344274474&doi=10.1109%2fTVLSI.2004.837985&partnerID=40&md5=e4f1398d03f9893ae4b2b8a3ab722c65",Article,Scopus,2-s2.0-12344274474
"Ghosh, S., Basu, S., Touba, N.A.","Reducing power consumption in memory ECC checkers",2004,"Proceedings - International Test Conference",,,,"1322","1331",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144428378&partnerID=40&md5=4ecf18a350d50f552e74fe306b8bf7a0",Conference Paper,Scopus,2-s2.0-18144428378
"Mohanram, K., Touba, N.A.","Lowering power consumption in concurrent checkers via input ordering",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","11",,"1234","1243",,7,10.1109/TVLSI.2004.836318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9244246786&doi=10.1109%2fTVLSI.2004.836318&partnerID=40&md5=5b188c313adb91f941d93f791ae0aefb",Article,Scopus,2-s2.0-9244246786
"Krishna, C.V., Jas, A., Touba, N.A.","Achieving high encoding efficiency with partial dynamic LFSR reseeding",2004,"ACM Transactions on Design Automation of Electronic Systems","9","4",,"500","516",,26,10.1145/1027084.1027089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30744475962&doi=10.1145%2f1027084.1027089&partnerID=40&md5=3534bf11a87dcd9f937aecac795c5995",Review,Scopus,2-s2.0-30744475962
"Krishna, C.V., Touba, N.A.","3-stage variable length continuous-flow scan vector decompression scheme",2004,"Proceedings of the IEEE VLSI Test Symposium",,,,"79","86",,22,10.1109/VTEST.2004.1299229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142689875&doi=10.1109%2fVTEST.2004.1299229&partnerID=40&md5=5a97287547365210c93afe85caeacb38",Conference Paper,Scopus,2-s2.0-3142689875
"Jas, A., Pouya, B., Touba, N.A.","Test data compression technique for embedded cores using virtual scan chains",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","7",,"775","780",,13,10.1109/TVLSI.2004.830911,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142655735&doi=10.1109%2fTVLSI.2004.830911&partnerID=40&md5=d2abb3657883c590f6c32f09acb65e00",Conference Paper,Scopus,2-s2.0-3142655735
"Ghosh, S., MacDonald, E., Basu, S., Touba, N.A.","Low-power weighted pseudo-random BIST using special scan cells",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"86","91",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942630764&partnerID=40&md5=e1d6f2b6ce81b6843d647fa10d031b2c",Conference Paper,Scopus,2-s2.0-2942630764
"Balakrishnan, K., Touba, N.A.","Matrix-based software test data decompression for systems-on-a-chip",2004,"Journal of Systems Architecture","50","5",,"247","256",,6,10.1016/j.sysarc.2003.08.007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342632004&doi=10.1016%2fj.sysarc.2003.08.007&partnerID=40&md5=7037a65182692da96dc955d04fe4bfaf",Article,Scopus,2-s2.0-2342632004
"Krishna, C.V., Touba, N.A.","Adjustable Width Linear Combinational Scan Vector Decompression",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"863","866",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346778706&partnerID=40&md5=6087116dbf27d1faa6fd3c328f95b45b",Conference Paper,Scopus,2-s2.0-0346778706
"Mohanram, K., Touba, N.A.","Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits",2003,"IEEE International Test Conference (TC)",,,,"893","901",,172,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142184763&partnerID=40&md5=320c48dcfe3be7a452ad55739a959538",Conference Paper,Scopus,2-s2.0-0142184763
"Li, L., Chakrabarty, K., Touba, N.A.","Test Data Compression Using Dictionaries with Selective Entries and Fixed-Length Indices",2003,"ACM Transactions on Design Automation of Electronic Systems","8","4",,"470","490",,80,10.1145/944027.944032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142031627&doi=10.1145%2f944027.944032&partnerID=40&md5=b8051aae276991604c4ffc721ea01a4b",Article,Scopus,2-s2.0-0142031627
"Jas, A., Ghosh-Dastidar, J., Ng, M.-E., Touba, N.A.","An efficient test vector compression scheme using selective huffman coding",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","6",,"797","806",,223,10.1109/TCAD.2003.811452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037704218&doi=10.1109%2fTCAD.2003.811452&partnerID=40&md5=2907f746e2a2231acfb2a3111a6a9546",Conference Paper,Scopus,2-s2.0-0037704218
"Krishna, C.V., Touba, N.A.","Hybrid BIST using an incrementally guided LFSR",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250115,"217","223",,15,10.1109/TSM.2005.1250115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971331424&doi=10.1109%2fTSM.2005.1250115&partnerID=40&md5=1799f6e7f762133959abfd25c1e75c74",Conference Paper,Scopus,2-s2.0-84971331424
"Mohanram, K., Touba, N.A.","Partial error masking to reduce soft error failure rate in logic circuits",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250141,"433","440",,66,10.1109/TSM.2005.1250141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964994951&doi=10.1109%2fTSM.2005.1250141&partnerID=40&md5=f248174e70c3a6e31a437aa942c9a07e",Conference Paper,Scopus,2-s2.0-84964994951
"Balakrishnan, K.J., Touba, N.A.","Deterministic test vector decompression in software using linear operations [SOC testing]",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197655,"225","231",,11,10.1109/VTEST.2003.1197655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844480820&doi=10.1109%2fVTEST.2003.1197655&partnerID=40&md5=28f5e9fd543f6cc2911d0be84920f177",Conference Paper,Scopus,2-s2.0-25844480820
"Balakrishnan, K.J., Touba, N.A.","Scan-based BIST diagnosis using an embedded processor",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250114,"209","215",,2,10.1109/TSM.2005.1250114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971350150&doi=10.1109%2fTSM.2005.1250114&partnerID=40&md5=af4b9dced2c48956d92e766000a884ae",Conference Paper,Scopus,2-s2.0-84971350150
"Mohanram, K., Touba, N.A.","Eliminating non-determinism during test of high-speed source synchronous differential buses",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197642,"121","127",,9,10.1109/VTEST.2003.1197642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449114550&doi=10.1109%2fVTEST.2003.1197642&partnerID=40&md5=7c7b80e0c2a6d2afee3b8830e510b5c6",Conference Paper,Scopus,2-s2.0-51449114550
"Mohanram, K., Sogomonyan, E.S., Gössel, M., Touba, N.A.","Synthesis of low-cost parity-based partially self-checking circuits",2003,"Proceedings - 9th IEEE International On-Line Testing Symposium, IOLTS 2003",,, 1214364,"35","40",,25,10.1109/OLT.2003.1214364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142747413&doi=10.1109%2fOLT.2003.1214364&partnerID=40&md5=db9b86e1aef4673e7603affafd4193f1",Conference Paper,Scopus,2-s2.0-3142747413
"Ghosh, S., Basu, S., Touba, N.A.","Joint minimization of power and area in scan testing by scan cell reordering",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183485,"246","249",,26,10.1109/ISVLSI.2003.1183485,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942044586&doi=10.1109%2fISVLSI.2003.1183485&partnerID=40&md5=755561a80facb0a17cd488acc7428031",Conference Paper,Scopus,2-s2.0-84942044586
"Touba, N.A.","Circular BIST with state skipping",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","5",,"668","672",,15,10.1109/TVLSI.2002.801564,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036818847&doi=10.1109%2fTVLSI.2002.801564&partnerID=40&md5=89cf3820ad4e89c357bbfbb14ee29d79",Article,Scopus,2-s2.0-0036818847
"Jas, A., Touba, N.A.","Deterministic test vector compression/decompression for systems-on-a-chip using an embedded processor",2002,"Journal of Electronic Testing: Theory and Applications (JETTA)","18","4-5",,"503","514",,20,10.1023/A:1016505926570,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036693147&doi=10.1023%2fA%3a1016505926570&partnerID=40&md5=7dc73953ecfd592af9532330e631e12b",Article,Scopus,2-s2.0-0036693147
"Mohanram, K., Touba, N.A.","Input ordering in concurrent checkers to reduce power consumption",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173505,"87","95",,5,10.1109/DFTVS.2002.1173505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9244233205&doi=10.1109%2fDFTVS.2002.1173505&partnerID=40&md5=f63eddaac99107ffeda5561ce4595ce1",Conference Paper,Scopus,2-s2.0-9244233205
"Sankaralingam, R., Touba, N.A.","Reducing test power during test using programmable scan chain disable",2002,"Proceedings - 1st IEEE International Workshop on Electronic Design, Test and Applications, DELTA 2002",,, 994606,"159","163",,11,10.1109/DELTA.2002.994606,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887471573&doi=10.1109%2fDELTA.2002.994606&partnerID=40&md5=1072552999897c56d01edc0854746ceb",Conference Paper,Scopus,2-s2.0-84887471573
"Balakrishnan, K.J., Touba, N.A.","Matrix-based test vector decompression using an embedded processor",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173512,"159","165",,11,10.1109/DFTVS.2002.1173512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-45849101779&doi=10.1109%2fDFTVS.2002.1173512&partnerID=40&md5=3809f7921cb094f32ce2b74ad44301e3",Conference Paper,Scopus,2-s2.0-45849101779
"MacDonald, E., Touba, N.A.","Very low voltage testing of SOI integrated circuits",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011106,"25","30",,4,10.1109/VTS.2002.1011106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948443928&doi=10.1109%2fVTS.2002.1011106&partnerID=40&md5=1925ce9832a7dea945c3939086bb6dc0",Conference Paper,Scopus,2-s2.0-84948443928
"Sankaralingam, R., Touba, N.A.","Controlling peak power during scan testing",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011127,"153","159",,92,10.1109/VTS.2002.1011127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948428694&doi=10.1109%2fVTS.2002.1011127&partnerID=40&md5=5de983084696e41e95dcfc1e7e7a9cdf",Conference Paper,Scopus,2-s2.0-84948428694
"Sankaralingam, R., Touba, N.A.","Inserting test points to control peak power during scan testing",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 1173510,"138","146",,55,10.1109/DFTVS.2002.1173510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948953596&doi=10.1109%2fDFTVS.2002.1173510&partnerID=40&md5=21e8236819202ef0bf41be1f6d6fa585",Article,Scopus,2-s2.0-84948953596
"Krishna, C.V., Touba, N.A.","Reducing test data volume using LFSR reseeding with seed compression",2002,"IEEE International Test Conference (TC)",,,,"321","330",,119,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036446482&partnerID=40&md5=fd1cade57fedb519aacc3ba8a1154297",Conference Paper,Scopus,2-s2.0-0036446482
"Mohanram, K., Krishna, C.V., Touba, N.A.","A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I/577","I/580",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036292460&partnerID=40&md5=966aa1d7e57dd10a26e0e6466f971575",Conference Paper,Scopus,2-s2.0-0036292460
"Krishna, C.V., Jas, A., Touba, N.A.","Test vector encoding using partial LFSR reseeding",2001,"IEEE International Test Conference (TC)",,,,"885","893",,175,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035684018&partnerID=40&md5=6cea7909d88c3da816df458d901303ca",Conference Paper,Scopus,2-s2.0-0035684018
"Touba, N.A., McCluskey, E.J.","Bit-fixing in pseudorandom sequences for scan BIST",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","4",,"545","555",,69,10.1109/43.918212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035309368&doi=10.1109%2f43.918212&partnerID=40&md5=7adcdf612da96b6704dbdd93b9e8e5cc",Article,Scopus,2-s2.0-0035309368
"Ghosh-Dastidar, J., Touba, N.A.","Improving diagnostic resolution of delay faults in FPGAs by exploiting reconfigurability",2001,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"215","220",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035197598&partnerID=40&md5=1b74b1e4a07471bda1a4796638a68ce9",Conference Paper,Scopus,2-s2.0-0035197598
"Sankaralingam, R., Pouya, B., Touba, N.A.","Reducing power dissipation during test using scan chain disable",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"319","324",,122,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034995123&partnerID=40&md5=32ba91c5d221895da086dc9f6c070538",Conference Paper,Scopus,2-s2.0-0034995123
"Jas, A., Krishna, C.V., Touba, N.A.","Hybrid BIST based on weighted pseudo-random testing: A new test resource partitioning scheme",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"2","8",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035003537&partnerID=40&md5=fea9e887bed64a4285b1a03c7e0d796d",Conference Paper,Scopus,2-s2.0-0035003537
"Das, Debaleena, Touba, Nur A.","Reducing test data volume using external/LBIST hybrid test patterns",2000,"IEEE International Test Conference (TC)",,,,"115","122",,87,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034478799&partnerID=40&md5=21a7f8e79785489cb7bd13b56791a3f7",Conference Paper,Scopus,2-s2.0-0034478799
"MacDonald, Eric, Touba, Nur A.","Testing domino circuits in SOI technology",2000,"Proceedings of the Asian Test Symposium",,,,"441","446",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034513668&partnerID=40&md5=aaa2de01a7b783a53f7f9478c383746c",Conference Paper,Scopus,2-s2.0-0034513668
"Ng, Mom Eng, Touba, Nur A.","Test vector compression via statistical coding and dynamic compaction",2000,"AUTOTESTCON (Proceedings)",,,,"348","354",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034481066&partnerID=40&md5=594d083c67c304134f11d8eaa7694e2a",Conference Paper,Scopus,2-s2.0-0034481066
"Ghosh-Dastidar, Jayabrata, Touba, Nur A.","Diagnosing resistive bridges using adaptive techniques",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"79","82",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033682262&partnerID=40&md5=cf04fb3cbc5352159dc521a7249529f5",Conference Paper,Scopus,2-s2.0-0033682262
"Ghosh-Dastidar, Jayabrata, Touba, Nur A.","Rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"79","85",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033733155&partnerID=40&md5=1b1f2d62e1a9004ddf9454085c834d88",Article,Scopus,2-s2.0-0033733155
"Jas, Abhijit, Pouya, Bahram, Touba, Nur A.","Virtual scan chains: a means for reducing scan length in cores",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"73","78",,81,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033740888&partnerID=40&md5=2f07cb7158f7bb8be6c4f49aad86a563",Article,Scopus,2-s2.0-0033740888
"Sankaralingam, Ranganathan, Oruganti, Rama Rao, Touba, Nur A.","Static compaction techniques to control scan vector power dissipation",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"35","40",,268,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033751823&partnerID=40&md5=eea73c7506dd1bb2798caf20595c5dee",Article,Scopus,2-s2.0-0033751823
"Das, D., Touba, N.A., Seuring, M., Gössel, M.","Low cost concurrent error detection based on module weight-based codes",2000,"Proceedings - 6th IEEE International On-Line Testing Workshop",,, 856633,"171","176",,13,10.1109/OLT.2000.856633,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0012238829&doi=10.1109%2fOLT.2000.856633&partnerID=40&md5=6f109a33347ed2b68a0e95bd9832398c",Conference Paper,Scopus,2-s2.0-0012238829
"Jas, Abhijit, Touba, Nur A.","Using an embedded processor for efficient deterministic testing of systems-on-a-chip",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"418","423",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033297638&partnerID=40&md5=b2f1be9923182bf13dbbd180ce1a98e7",Article,Scopus,2-s2.0-0033297638
"Das, D., Touba, N.A.","Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes",1999,"Journal of Electronic Testing: Theory and Applications (JETTA)","15","1",,"145","155",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033322583&partnerID=40&md5=965ae71bf1368103b8cbebb6b4e91436",Article,Scopus,2-s2.0-0033322583
"MacDonald, Eric, Touba, Nur A.","Delay testing of SOI circuits: challenges with the history effect",1999,"IEEE International Test Conference (TC)",,,,"269","275",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033316672&partnerID=40&md5=0a4ef39ae4c0fabdf95843b00f8d8ce8",Conference Paper,Scopus,2-s2.0-0033316672
"Jas, Abhijit, Mohanram, Kartik, Touba, Nur A.","Embedded core DFT scheme to obtain highly compressed test sets",1999,"Proceedings of the Asian Test Symposium",,,,"275","280",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033341654&partnerID=40&md5=62b369a78933264b03fb4ce8ad58bad6",Article,Scopus,2-s2.0-0033341654
"Ghosh-Dastidar, Jayabrata, Das, Debaleena, Touba, Nur A.","Fault diagnosis in scan-based BIST using both time and space information",1999,"IEEE International Test Conference (TC)",,,,"95","102",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033336301&partnerID=40&md5=6ccae636a11d3076d56328f549849183",Conference Paper,Scopus,2-s2.0-0033336301
"Das, Debaleena, Touba, Nur A.","Low cost approach for detecting, locating, and avoiding interconnect faults in FPGA-based reconfigurable systems",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"266","269",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032715091&partnerID=40&md5=ca54098e609f01d2bf8939573b079038",Conference Paper,Scopus,2-s2.0-0032715091
"Ghosh-Dastidar, Jayabrata, Touba, Nur A.","Adaptive techniques for improving delay fault diagnosis",1999,"Proceedings of the IEEE VLSI Test Symposium",,,,"168","172",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032655688&partnerID=40&md5=a32250c6373e6067945d3cdef5b3da77",Article,Scopus,2-s2.0-0032655688
"Das, Debaleena, Touba, Nur A.","Weight-based codes and their application to concurrent error detection of multilevel circuits",1999,"Proceedings of the IEEE VLSI Test Symposium",,,,"370","376",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032639195&partnerID=40&md5=9d3deb0366a17d4d0dca70d74e5043e9",Article,Scopus,2-s2.0-0032639195
"Touba, N.A., McCluskey, E.J.","RP-SYN: synthesis of random pattern testable circuits with test point insertion",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","8",,"1202","1213",,5,10.1109/43.775638,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032643370&doi=10.1109%2f43.775638&partnerID=40&md5=aa327828cff7924fca248269238593d8",Article,Scopus,2-s2.0-0032643370
"Jaini, Praveen K., Touba, Nur A.","Observing test response of embedded cores through surrounding logic",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","119 - I-123",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032715431&partnerID=40&md5=ea57d8d25e8b382120e8257ad60b6aff",Article,Scopus,2-s2.0-0032715431
"Jas, Abhijit, Ghosh-Dastidar, Jayabrata, Touba, Nur A.","Scan vector compression/decompression using statistical coding",1999,"Proceedings of the IEEE VLSI Test Symposium",,,,"114","120",,204,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032682922&partnerID=40&md5=16c873d41085c299cb022fd00ed5cf3c",Article,Scopus,2-s2.0-0032682922
"Quddus, Wasim, Jas, Abhijit, Touba, Nur A.","Configuration self-test in FPGA-based reconfigurable systems",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","97 - I-100",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141977485&partnerID=40&md5=62b73ddd391d3b705fac3b61bb932637",Article,Scopus,2-s2.0-0141977485
"Das, D., Touba, N.A.","Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes",1998,"Proceedings of the IEEE VLSI Test Symposium",,,,"309","315",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032319933&partnerID=40&md5=0854929ef30b55013385984cefc10d20",Conference Paper,Scopus,2-s2.0-0032319933
"Pouya, B., Touba, N.A.","Synthesis of zero-aliasing elementary-tree space compactors",1998,"Proceedings of the IEEE VLSI Test Symposium",,,,"70","77",,53,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032310133&partnerID=40&md5=9d50da86ae258071fce9114a1ad1a304",Conference Paper,Scopus,2-s2.0-0032310133
"Jas, Abhijit, Touba, Nur A.","Test vector decompression via cyclical scan chains and its application to testing core-based designs",1998,"IEEE International Test Conference (TC)",,,,"458","464",,232,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032318126&partnerID=40&md5=857ae0fc1be71b1f7b52090b29d184a4",Conference Paper,Scopus,2-s2.0-0032318126
"Zhao, Zhe, Pouya, Bahram, Touba, Nur A.","BETSY: Synthesizing circuits for a specified BIST environment",1998,"IEEE International Test Conference (TC)",,,,"144","153",,10,10.1109/TEST.1998.743147,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032319675&doi=10.1109%2fTEST.1998.743147&partnerID=40&md5=190f7c39823c33a2084e0af7b021f736",Conference Paper,Scopus,2-s2.0-0032319675
"Karkala, Madhavi, Touba, Nur A., Wunderlich, Hans-Joachim","Special ATPG to correlate test patterns for low-overhead mixed-mode BIST",1998,"Proceedings of the Asian Test Symposium",,,,"492","499",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032299170&partnerID=40&md5=146c9b2913d213bb9c5a06afb5e825c3",Conference Paper,Scopus,2-s2.0-0032299170
"Touba, Nur A., McCluskey, Edward J.","Pseudo-random pattern testing of bridging faults",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"54","60",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031364277&partnerID=40&md5=509616eefbe59aeea011e24264f6ef22",Conference Paper,Scopus,2-s2.0-0031364277
"Pouya, Bahram, Touba, Nur A.","Modifying user-defined logic for test access to embedded cores",1997,"IEEE International Test Conference (TC)",,,,"60","68",,23,10.1109/TEST.1997.639594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031361719&doi=10.1109%2fTEST.1997.639594&partnerID=40&md5=f6658ae874b79457d9e1c2d70ceb0373",Conference Paper,Scopus,2-s2.0-0031361719
"Touba, N.A., McCluskey, E.J.","Logic synthesis of multilevel circuits with concurrent error detection",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","7",,"783","789",,104,10.1109/43.644041,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031177081&doi=10.1109%2f43.644041&partnerID=40&md5=8bf889f8521eee7d0353bcc8cd0dbd11",Article,Scopus,2-s2.0-0031177081
"Touba, N.A., Pouya, B.","Using partial isolation rings to test core-based designs",1997,"IEEE Design and Test of Computers","14","4",,"52","59",,32,10.1109/54.632881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031249773&doi=10.1109%2f54.632881&partnerID=40&md5=6e33a58328b76eb52f6a853bec547e29",Article,Scopus,2-s2.0-0031249773
"Touba, Nur A.","Obtaining high fault coverage with circular BIST via state skipping",1997,"Proceedings of the IEEE VLSI Test Symposium",,,,"410","415",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030651633&partnerID=40&md5=8d5541b919e8c552d3ec907fd3021a72",Conference Paper,Scopus,2-s2.0-0030651633
"Touba, Nur A., Pouya, Bahram","Testing embedded cores using partial isolation rings",1997,"Proceedings of the IEEE VLSI Test Symposium",,,,"10","16",,59,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030685592&partnerID=40&md5=9d0225eb09f24bdda3b219284be63b98",Conference Paper,Scopus,2-s2.0-0030685592
"Touba, Nur A., McCluskey, Edward J.","Altering a pseudo-random bit sequence for scan-based BIST",1996,"IEEE International Test Conference (TC)",,,,"167","175",,131,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030388310&partnerID=40&md5=5f591dc0b812ab9e7a699b3b9b431971",Conference Paper,Scopus,2-s2.0-0030388310
"Touba, Nur A., McCluskey, Edward J.","Applying two-pattern tests using scan-mapping",1996,"Proceedings of the IEEE VLSI Test Symposium",,,,"393","397",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029724458&partnerID=40&md5=e12751005e73445629b403ece64dcf37",Conference Paper,Scopus,2-s2.0-0029724458
"Touba, Nur A., McCluskey, Edward J.","Test point insertion based on path tracing",1996,"Proceedings of the IEEE VLSI Test Symposium",,,,"2","8",,71,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029718599&partnerID=40&md5=d95076ba486f661871bd3255a6e42e49",Conference Paper,Scopus,2-s2.0-0029718599
"Touba, Nur A., McCluskey, Edward J.","Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST",1995,"IEEE International Test Conference (TC)",,,,"674","682",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029487280&partnerID=40&md5=8650417675f12beca82dc0e9c0fee780",Conference Paper,Scopus,2-s2.0-0029487280
"Touba, Nur A., McCluskey, Edward J.","Transformed pseudo-random patterns for BIST",1995,"Proceedings of the IEEE VLSI Test Symposium",,,,"410","416",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029212584&partnerID=40&md5=45c82d0b1f065b99c171f681b6143a00",Conference Paper,Scopus,2-s2.0-0029212584
"Touba, Nur A., McCluskey, Edward J.","Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"651","654",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028728155&partnerID=40&md5=37023fa370f17d00ff1e3774b4f892fd",Article,Scopus,2-s2.0-0028728155
