Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: sensorComponent.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sensorComponent.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sensorComponent"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : sensorComponent
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/countr.vhd" in Library work.
Architecture behavioral of Entity countr is up to date.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/trigGen.vhd" in Library work.
Architecture behavioral of Entity triggen is up to date.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/distCalc.vhd" in Library work.
Architecture behavioral of Entity distcalc is up to date.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/sensoModule.vhd" in Library work.
Entity <sensomodule> compiled.
Entity <sensomodule> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/swingCounter.vhd" in Library work.
Architecture behavioral of Entity swingcounter is up to date.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/multiplier.vhd" in Library work.
Entity <multiplier> compiled.
Entity <multiplier> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/sensorComponent.vhd" in Library work.
Entity <sensorcomponent> compiled.
Entity <sensorcomponent> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sensorComponent> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sensoModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <swingCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <countr> in library <work> (architecture <behavioral>) with generics.
	n = 29

Analyzing hierarchy for entity <trigGen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <distCalc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <countr> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <countr> in library <work> (architecture <behavioral>) with generics.
	n = 24

Analyzing hierarchy for entity <countr> in library <work> (architecture <behavioral>) with generics.
	n = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sensorComponent> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/sensorComponent.vhd" line 81: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <totalSwings>
Entity <sensorComponent> analyzed. Unit <sensorComponent> generated.

Analyzing Entity <timer> in library <work> (Architecture <behavioral>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing generic Entity <countr.1> in library <work> (Architecture <behavioral>).
	n = 29
Entity <countr.1> analyzed. Unit <countr.1> generated.

Analyzing Entity <sensoModule> in library <work> (Architecture <behavioral>).
Entity <sensoModule> analyzed. Unit <sensoModule> generated.

Analyzing Entity <trigGen> in library <work> (Architecture <behavioral>).
Entity <trigGen> analyzed. Unit <trigGen> generated.

Analyzing generic Entity <countr.3> in library <work> (Architecture <behavioral>).
	n = 24
Entity <countr.3> analyzed. Unit <countr.3> generated.

Analyzing Entity <distCalc> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/distCalc.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pWidth>
Entity <distCalc> analyzed. Unit <distCalc> generated.

Analyzing generic Entity <countr.4> in library <work> (Architecture <behavioral>).
	n = 22
Entity <countr.4> analyzed. Unit <countr.4> generated.

Analyzing Entity <swingCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/swingCounter.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <swing>
Entity <swingCounter> analyzed. Unit <swingCounter> generated.

Analyzing generic Entity <countr.2> in library <work> (Architecture <behavioral>).
	n = 8
Entity <countr.2> analyzed. Unit <countr.2> generated.

Analyzing Entity <multiplier> in library <work> (Architecture <behavioral>).
WARNING:Xst:1639 - "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/multiplier.vhd" line 48: Size of operands are different, smallest operand is adjusted.
Entity <multiplier> analyzed. Unit <multiplier> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <multiplier>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/multiplier.vhd".
    Found 8x4-bit multiplier for signal <eightBitValue>.
    Found 16-bit comparator greater for signal <res$cmp_gt0000> created at line 48.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <multiplier> synthesized.


Synthesizing Unit <countr_1>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/countr.vhd".
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <countr_1> synthesized.


Synthesizing Unit <countr_3>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/countr.vhd".
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <countr_3> synthesized.


Synthesizing Unit <countr_4>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/countr.vhd".
    Found 22-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <countr_4> synthesized.


Synthesizing Unit <countr_2>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/countr.vhd".
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <countr_2> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/timer.vhd".
Unit <timer> synthesized.


Synthesizing Unit <swingCounter>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/swingCounter.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <swingNum>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <swingCounter> synthesized.


Synthesizing Unit <trigGen>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/trigGen.vhd".
    Found 24-bit comparator greater for signal <trigOut$cmp_gt0000> created at line 61.
    Found 24-bit comparator less for signal <trigOut$cmp_lt0000> created at line 61.
    Summary:
	inferred   2 Comparator(s).
Unit <trigGen> synthesized.


Synthesizing Unit <distCalc>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/distCalc.vhd".
WARNING:Xst:737 - Found 9-bit latch for signal <dist>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <dist$cmp_gt0000> created at line 64.
    Found 22x2-bit multiplier for signal <mult$mult0000> created at line 62.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <distCalc> synthesized.


Synthesizing Unit <sensoModule>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/sensoModule.vhd".
    Found 9-bit comparator greater for signal <senseVal$cmp_gt0000> created at line 64.
    Summary:
	inferred   1 Comparator(s).
Unit <sensoModule> synthesized.


Synthesizing Unit <sensorComponent>.
    Related source file is "C:/Users/Akmal/Desktop/Uni Stuff/COMP3601/Sensor/sensorComponent.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <toOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <sensorComponent> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 22x2-bit multiplier                                   : 1
 8x4-bit multiplier                                    : 1
# Counters                                             : 4
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
 29-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Latches                                              : 3
 8-bit latch                                           : 2
 9-bit latch                                           : 1
# Comparators                                          : 5
 11-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 22x2-bit multiplier                                   : 1
 8x4-bit multiplier                                    : 1
# Counters                                             : 4
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
 29-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Latches                                              : 3
 8-bit latch                                           : 2
 9-bit latch                                           : 1
# Comparators                                          : 5
 11-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sensorComponent> ...

Optimizing unit <multiplier> ...

Optimizing unit <distCalc> ...
WARNING:Xst:2677 - Node <sensModule/pWidth/dist_0> of sequential type is unconnected in block <sensorComponent>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sensorComponent, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sensorComponent.ngr
Top Level Output File Name         : sensorComponent
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 427
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 89
#      LUT2                        : 55
#      LUT3                        : 3
#      LUT4                        : 20
#      LUT4_L                      : 1
#      MUXCY                       : 152
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 107
#      FDC                         : 32
#      FDCE                        : 51
#      LD                          : 8
#      LD_1                        : 8
#      LDCE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                       94  out of   3584     2%  
 Number of Slice Flip Flops:            107  out of   7168     1%  
 Number of 4 input LUTs:                180  out of   7168     2%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    173     6%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+---------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                 | Load  |
------------------------------------------+---------------------------------------+-------+
clk                                       | BUFGP                                 | 75    |
sensorOutput(sensModule/senseVal26:O)     | NONE(*)(swingCtr/swingCounter/count_0)| 8     |
timerDone(timr/done_cmp_eq0000_wg_cy<7>:O)| NONE(*)(toOut_0)                      | 16    |
pulse                                     | IBUF+BUFG                             | 8     |
------------------------------------------+---------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                             | Load  |
-----------------------------------------------------------------------+---------------------------------------------+-------+
timerSwitch_inv(timerSwitch_inv1_INV_0:O)                              | NONE(swingCtr/swingCounter/count_0)         | 45    |
sensModule/trigr/rstCount_inv(sensModule/trigr/rstCount_inv_wg_cy<5>:O)| NONE(sensModule/trigr/trigger_gen/count_0)  | 24    |
trig_OBUF(sensModule/trigr/trigOut_and00001:O)                         | NONE(sensModule/pWidth/pulseCounter/count_0)| 22    |
-----------------------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.524ns (Maximum Frequency: 132.904MHz)
   Minimum input arrival time before clock: 2.804ns
   Maximum output required time after clock: 11.346ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.985ns (frequency: 200.584MHz)
  Total number of paths / destination ports: 988 / 75
-------------------------------------------------------------------------
Delay:               4.985ns (Levels of Logic = 29)
  Source:            timr/timrCounter/count_1 (FF)
  Destination:       timr/timrCounter/count_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timr/timrCounter/count_1 to timr/timrCounter/count_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  timr/timrCounter/count_1 (timr/timrCounter/count_1)
     LUT1:I0->O            1   0.479   0.000  timr/timrCounter/Mcount_count_cy<1>_rt (timr/timrCounter/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  timr/timrCounter/Mcount_count_cy<1> (timr/timrCounter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<2> (timr/timrCounter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<3> (timr/timrCounter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<4> (timr/timrCounter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<5> (timr/timrCounter/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<6> (timr/timrCounter/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<7> (timr/timrCounter/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<8> (timr/timrCounter/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.055   0.000  timr/timrCounter/Mcount_count_cy<9> (timr/timrCounter/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<10> (timr/timrCounter/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<11> (timr/timrCounter/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<12> (timr/timrCounter/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<13> (timr/timrCounter/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<14> (timr/timrCounter/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<15> (timr/timrCounter/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<16> (timr/timrCounter/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<17> (timr/timrCounter/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<18> (timr/timrCounter/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<19> (timr/timrCounter/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<20> (timr/timrCounter/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<21> (timr/timrCounter/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<22> (timr/timrCounter/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<23> (timr/timrCounter/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<24> (timr/timrCounter/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<25> (timr/timrCounter/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  timr/timrCounter/Mcount_count_cy<26> (timr/timrCounter/Mcount_count_cy<26>)
     MUXCY:CI->O           0   0.056   0.000  timr/timrCounter/Mcount_count_cy<27> (timr/timrCounter/Mcount_count_cy<27>)
     XORCY:CI->O           1   0.786   0.000  timr/timrCounter/Mcount_count_xor<28> (Result<28>)
     FDCE:D                    0.176          timr/timrCounter/count_28
    ----------------------------------------
    Total                      4.985ns (3.945ns logic, 1.040ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sensorOutput'
  Clock period: 3.820ns (frequency: 261.784MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.820ns (Levels of Logic = 8)
  Source:            swingCtr/swingCounter/count_1 (FF)
  Destination:       swingCtr/swingCounter/count_7 (FF)
  Source Clock:      sensorOutput rising
  Destination Clock: sensorOutput rising

  Data Path: swingCtr/swingCounter/count_1 to swingCtr/swingCounter/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  swingCtr/swingCounter/count_1 (swingCtr/swingCounter/count_1)
     LUT1:I0->O            1   0.479   0.000  swingCtr/swingCounter/Mcount_count_cy<1>_rt (swingCtr/swingCounter/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  swingCtr/swingCounter/Mcount_count_cy<1> (swingCtr/swingCounter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  swingCtr/swingCounter/Mcount_count_cy<2> (swingCtr/swingCounter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  swingCtr/swingCounter/Mcount_count_cy<3> (swingCtr/swingCounter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  swingCtr/swingCounter/Mcount_count_cy<4> (swingCtr/swingCounter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  swingCtr/swingCounter/Mcount_count_cy<5> (swingCtr/swingCounter/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  swingCtr/swingCounter/Mcount_count_cy<6> (swingCtr/swingCounter/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.786   0.000  swingCtr/swingCounter/Mcount_count_xor<7> (Result<7>1)
     FDC:D                     0.176          swingCtr/swingCounter/count_7
    ----------------------------------------
    Total                      3.820ns (2.780ns logic, 1.040ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timerDone'
  Clock period: 7.524ns (frequency: 132.904MHz)
  Total number of paths / destination ports: 644 / 16
-------------------------------------------------------------------------
Delay:               7.524ns (Levels of Logic = 4)
  Source:            swingCtr/swingNum_7 (LATCH)
  Destination:       toOut_0 (LATCH)
  Source Clock:      timerDone falling
  Destination Clock: timerDone falling

  Data Path: swingCtr/swingNum_7 to toOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  swingCtr/swingNum_7 (swingCtr/swingNum_7)
     MULT18X18:A7->P11     1   2.720   0.704  mult/Mmult_eightBitValue (mult/eightBitValue<11>)
     LUT4:I3->O            1   0.479   0.000  mult/Mcompar_res_cmp_gt0000_lut<3> (mult/Mcompar_res_cmp_gt0000_lut<3>)
     MUXCY:S->O            8   0.644   1.091  mult/Mcompar_res_cmp_gt0000_cy<3> (mult/Mcompar_res_cmp_gt0000_cy<3>)
     LUT2:I1->O            1   0.479   0.000  mult/res<7>1 (totalSwings<7>)
     LDCE:D                    0.176          toOut_7
    ----------------------------------------
    Total                      7.524ns (5.049ns logic, 2.475ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              2.804ns (Levels of Logic = 1)
  Source:            timerSwitch (PAD)
  Destination:       timr/timrCounter/count_0 (FF)
  Destination Clock: clk rising

  Data Path: timerSwitch to timr/timrCounter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   0.715   1.565  timerSwitch_IBUF (timerSwitch_IBUF)
     FDCE:CE                   0.524          timr/timrCounter/count_0
    ----------------------------------------
    Total                      2.804ns (1.239ns logic, 1.565ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 47 / 1
-------------------------------------------------------------------------
Offset:              11.346ns (Levels of Logic = 17)
  Source:            sensModule/trigr/trigger_gen/count_0 (FF)
  Destination:       trig (PAD)
  Source Clock:      clk rising

  Data Path: sensModule/trigr/trigger_gen/count_0 to trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   1.066  sensModule/trigr/trigger_gen/count_0 (sensModule/trigr/trigger_gen/count_0)
     LUT4:I0->O            1   0.479   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_lut<0> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<0> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<1> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<2> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<3> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<4> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<5> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<6> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<7> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<8> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<9> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<10> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<11> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<12> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.264   0.976  sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<13> (sensModule/trigr/Mcompar_trigOut_cmp_gt0000_cy<13>)
     LUT2:I0->O           23   0.479   1.446  sensModule/trigr/trigOut_and00001 (trig_OBUF)
     OBUF:I->O                 4.909          trig_OBUF (trig)
    ----------------------------------------
    Total                     11.346ns (7.859ns logic, 3.488ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'timerDone'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.205ns (Levels of Logic = 1)
  Source:            toOut_7 (LATCH)
  Destination:       swingValue<7> (PAD)
  Source Clock:      timerDone falling

  Data Path: toOut_7 to swingValue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.745  toOut_7 (toOut_7)
     OBUF:I->O                 4.909          swingValue_7_OBUF (swingValue<7>)
    ----------------------------------------
    Total                      6.205ns (5.460ns logic, 0.745ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.58 secs
 
--> 

Total memory usage is 263400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

