FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK";
2"TELLIE_PULSE";
3"TELLIE_DELAY";
4"SMELLIE_DELAY";
5"VCC\G";
6"V3P3\G";
7"JTAG_TCK";
8"JTAG_TMS";
9"VBAT";
10"SCALER<5>";
11"CNTRL_REG_CHK";
12"CNTRL_RDY";
13"GPIO5";
14"GPIO3";
15"VCC\G";
16"FPGA_DONE";
17"JX1_SE_1";
18"GND\G";
19"EXT_TRIG<14>";
20"V3P3\G";
21"GENERIC_PULSE";
22"CLOCKS_DATA_RDY";
23"SCALER<4>";
24"GENERIC_DELAY_IN";
25"JX1_GUIDE_PIN1";
26"EXT_TRIG<4>";
27"CLK100_IN_MZ";
28"GND\G";
29"V3P3";
30"JX2_SE_0";
31"SCALER<6>";
32"RESET_CLK";
33"CLK100_IN";
34"BCKP_CLK_IN_USE";
35"BCKP_CLK_IN_USE_MZ";
36"TUBII_RT_OUT";
37"INIT#";
38"JX2_SE_1";
39"EXT_TRIG<1>";
40"EXT_TRIG<0>";
41"EXT_TRIG<2>";
42"JX2_GUIDE_PIN1";
43"EXT_TRIG<3>";
44"EXT_TRIG<5>";
45"EXT_TRIG<6>";
46"READ_CNTRL_REG_BIT";
47"MZ_HAPPY";
48"JX2_GUIDE_PIN2";
49"V3P3\G";
50"GENERIC_DELAY_OUT";
51"CAEN_DATA_RDY";
52"PWR_GOOD";
53"GPIO2";
54"GPIO4";
55"GPIO0";
56"I2C_SCL";
57"UN$1$LEDL$I102$A";
58"VCC\G";
59"VCC\G";
60"MTCA_MIMIC_TRIG2";
61"MTCA_MIMIC_TRIG1";
62"SYNC";
63"V3P3\G";
64"GT";
65"SYNC24";
66"SMELLIE_PULSE";
67"JX1_GUIDE_PIN2";
68"SMELLIE_PRE_DELAY";
69"V3P3\G";
70"EXT_TRIG<7>";
71"V3P3\G";
72"TELLIE_PRE_DELAY";
73"EXT_TRIG<15>";
74"EXT_TRIG<12>";
75"V3P3\G";
76"EXT_TRIG<13>";
77"EXT_TRIG<11>";
78"EXT_TRIG<8>";
79"EXT_TRIG<9>";
80"EXT_TRIG<10>";
81"VCC\G";
82"JX1_SE_0";
83"LE<1>";
84"MUX_ENABLE";
85"LE<2>";
86"LE<0>";
87"DATA";
88"SPKR";
89"SYNC24_MZ";
90"SYNC_MZ";
91"GT_MZ";
92"MTCA_MIMIC_TRIG2_MZ";
93"MTCA_MIMIC_TRIG1_MZ";
94"MTCA_MIMIC_DATA_RDY";
95"CARRIER_SRST#";
96"JTAG_TDI";
97"JTAG_TDO";
98"GND\G";
99"GND\G";
100"GPIO1";
101"I2C_SDA";
102"UN$1$BSS138$I123$3";
103"UN$1$RSMD0805$I125$B";
104"VCC\G";
105"GND\G";
106"VCCIO_EN_O";
107"PWR_EN";
108"GND\G";
109"UN$1$BSS138$I128$1";
110"VCC\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"25;
"100"
$PN"100"0;
"96"
$PN"96"99;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"99;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"20;
"76"
$PN"76"0;
"78"
$PN"78"20;
"74"
$PN"74"0;
"72"
$PN"72"99;
"70"
$PN"70"0;
"66"
$PN"66"99;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"5;
"58"
$PN"58"5;
"56"
$PN"56"0;
"52"
$PN"52"99;
"50"
$PN"50"3;
"54"
$PN"54"4;
"48"
$PN"48"66;
"46"
$PN"46"99;
"42"
$PN"42"88;
"40"
$PN"40"99;
"44"
$PN"44"2;
"38"
$PN"38"1;
"36"
$PN"36"87;
"34"
$PN"34"99;
"32"
$PN"32"94;
"30"
$PN"30"93;
"28"
$PN"28"99;
"26"
$PN"26"92;
"24"
$PN"24"91;
"22"
$PN"22"99;
"20"
$PN"20"90;
"18"
$PN"18"89;
"16"
$PN"16"99;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"17;
"8"
$PN"8"16;
"6"
$PN"6"95;
"4"
$PN"4"96;
"2"
$PN"2"8;
"101"
$PN"101"67;
"99"
$PN"99"0;
"95"
$PN"95"99;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"99;
"87"
$PN"87"0;
"83"
$PN"83"73;
"81"
$PN"81"74;
"79"
$PN"79"75;
"75"
$PN"75"76;
"77"
$PN"77"99;
"73"
$PN"73"19;
"71"
$PN"71"99;
"69"
$PN"69"77;
"65"
$PN"65"99;
"67"
$PN"67"78;
"63"
$PN"63"79;
"61"
$PN"61"80;
"59"
$PN"59"81;
"57"
$PN"57"81;
"55"
$PN"55"84;
"51"
$PN"51"99;
"49"
$PN"49"83;
"53"
$PN"53"85;
"47"
$PN"47"86;
"45"
$PN"45"99;
"41"
$PN"41"0;
"39"
$PN"39"99;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"99;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"99;
"25"
$PN"25"0;
"23"
$PN"23"24;
"21"
$PN"21"99;
"19"
$PN"19"72;
"15"
$PN"15"99;
"17"
$PN"17"68;
"13"
$PN"13"0;
"9"
$PN"9"82;
"11"
$PN"11"0;
"5"
$PN"5"107;
"7"
$PN"7"9;
"3"
$PN"3"97;
"1"
$PN"1"7;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"87;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"57;
"B\NAC"
$PN"1"98;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"57;
"B<0>"
$PN"2"47;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"63;
"GND"
$PN"7"18;
"Y6"
$PN"12"0;
"Y5"
$PN"10"92;
"Y4"
$PN"8"93;
"Y3"
$PN"6"91;
"Y2"
$PN"4"90;
"Y1"
$PN"2"89;
"A6"
$PN"13"60;
"A5"
$PN"11"60;
"A4"
$PN"9"61;
"A3"
$PN"5"64;
"A2"
$PN"3"62;
"A1"
$PN"1"65;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"94;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"89;
"B<0>"
$PN"2"69;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"90;
"B<0>"
$PN"2"69;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"91;
"B<0>"
$PN"2"69;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"92;
"B<0>"
$PN"2"69;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"93;
"B<0>"
$PN"2"69;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"63;
"A<0>"
$PN"1"18;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"29;
"GND"
$PN"7"28;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"35;
"Y1"
$PN"2"27;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"33;
"A1"
$PN"1"34;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"88;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"29;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"BSS138"
"1","(325,4375)","0","transistors","I123";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100";
"1"
$PN"1"106;
"2"
$PN"2"105;
"3"
$PN"3"102;
%"SIP_HEADER_2PIN"
"1","(850,4550)","0","misc","I124";
;
$LOCATION"U220"
CDS_LOCATION"U220"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"104;
"1 \B"
$PN"1"103;
%"RSMD0805"
"1","(550,4575)","0","resistors","I125";
;
$LOCATION"R422"
CDS_LOCATION"R422"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"102;
"B<0>"
$PN"2"103;
%"RSMD0805"
"1","(550,4425)","0","resistors","I126";
;
$LOCATION"R423"
CDS_LOCATION"R423"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"102;
"B<0>"
$PN"2"105;
%"RSMD0805"
"1","(-50,4225)","0","resistors","I127";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"106;
"B<0>"
$PN"2"105;
%"BSS138"
"1","(-485,4360)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100";
"1"
$PN"1"109;
"2"
$PN"2"108;
"3"
$PN"3"107;
%"RSMD0805"
"1","(-725,4550)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"107;
%"RSMD0805"
"1","(-1050,4350)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"110;
"B<0>"
$PN"2"109;
%"RSMD0805"
"1","(-875,4200)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"108;
"B<0>"
$PN"2"109;
%"CSMD0805"
"1","(-750,4200)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VALUE"5PF"
PACKTYPE"0805"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"
$PN"2"109;
"A<0>"
$PN"1"108;
%"TESTPOINT_L"
"1","(-200,4000)","0","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"106;
%"TESTPOINT_L"
"1","(-250,4525)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"107;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"42;
"100"
$PN"100"0;
"96"
$PN"96"98;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"98;
"88"
$PN"88"0;
"84"
$PN"84"40;
"82"
$PN"82"39;
"80"
$PN"80"71;
"76"
$PN"76"41;
"78"
$PN"78"71;
"74"
$PN"74"43;
"72"
$PN"72"98;
"70"
$PN"70"26;
"66"
$PN"66"98;
"68"
$PN"68"44;
"64"
$PN"64"45;
"62"
$PN"62"70;
"60"
$PN"60"58;
"58"
$PN"58"58;
"56"
$PN"56"0;
"52"
$PN"52"98;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"98;
"42"
$PN"42"0;
"40"
$PN"40"98;
"44"
$PN"44"0;
"38"
$PN"38"12;
"36"
$PN"36"46;
"34"
$PN"34"98;
"32"
$PN"32"11;
"30"
$PN"30"10;
"28"
$PN"28"98;
"26"
$PN"26"31;
"24"
$PN"24"23;
"22"
$PN"22"98;
"20"
$PN"20"36;
"18"
$PN"18"47;
"16"
$PN"16"98;
"14"
$PN"14"38;
"12"
$PN"12"15;
"10"
$PN"10"106;
"8"
$PN"8"13;
"6"
$PN"6"14;
"4"
$PN"4"100;
"2"
$PN"2"101;
"101"
$PN"101"48;
"99"
$PN"99"0;
"95"
$PN"95"98;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"98;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"49;
"75"
$PN"75"0;
"77"
$PN"77"98;
"73"
$PN"73"0;
"71"
$PN"71"98;
"69"
$PN"69"0;
"65"
$PN"65"98;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"59;
"57"
$PN"57"59;
"55"
$PN"55"0;
"51"
$PN"51"98;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"32;
"45"
$PN"45"98;
"41"
$PN"41"27;
"39"
$PN"39"98;
"43"
$PN"43"35;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"98;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"98;
"25"
$PN"25"22;
"23"
$PN"23"50;
"21"
$PN"21"98;
"19"
$PN"19"21;
"15"
$PN"15"98;
"17"
$PN"17"51;
"13"
$PN"13"30;
"9"
$PN"9"37;
"11"
$PN"11"52;
"5"
$PN"5"53;
"7"
$PN"7"54;
"3"
$PN"3"55;
"1"
$PN"1"56;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"68;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"80;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"78;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"70;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"43;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"51;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"50;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"84;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"85;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"83;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
END.
