<profile>

<section name = "Vitis HLS Report for 'conv2'" level="0">
<item name = "Date">Thu Oct 30 21:58:30 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">106347, 106347, 1.063 ms, 1.063 ms, 106347, 106347, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344">conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2, 18498, 18498, 0.185 ms, 0.185 ms, 18498, 18498, no</column>
<column name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384">conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4, 9250, 9250, 92.500 us, 92.500 us, 9250, 9250, no</column>
<column name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407">conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, 9250, 9250, 92.500 us, 92.500 us, 9250, 9250, no</column>
<column name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430">conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6, 292, 292, 2.920 us, 2.920 us, 292, 292, no</column>
<column name="grp_conv2_Pipeline_tile_height_loop_fu_452">conv2_Pipeline_tile_height_loop, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
<column name="grp_conv2_Pipeline_tile_height_loop4_fu_493">conv2_Pipeline_tile_height_loop4, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
<column name="grp_conv2_Pipeline_tile_height_loop5_fu_534">conv2_Pipeline_tile_height_loop5, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
<column name="grp_conv2_Pipeline_tile_height_loop6_fu_575">conv2_Pipeline_tile_height_loop6, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- out_feature_loop_CONV2">69344, 69344, 2167, -, -, 32, no</column>
<column name=" + in_feature_loop_conv2">1872, 1872, 117, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 85, 20664, 9890, -</column>
<column name="Memory">102, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 7815, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">35, 6, 8, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384">conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4, 0, 0, 50, 290, 0</column>
<column name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430">conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6, 0, 0, 376, 299, 0</column>
<column name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407">conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, 0, 0, 49, 364, 0</column>
<column name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344">conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2, 0, 0, 46, 294, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop_fu_452">conv2_Pipeline_tile_height_loop, 0, 0, 3527, 673, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop4_fu_493">conv2_Pipeline_tile_height_loop4, 0, 0, 3527, 673, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop5_fu_534">conv2_Pipeline_tile_height_loop5, 0, 0, 3527, 673, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop6_fu_575">conv2_Pipeline_tile_height_loop6, 0, 0, 3527, 673, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1900">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1901">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1902">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1903">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1904">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1905">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1906">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1907">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1908">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1909">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1910">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1911">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1912">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1913">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1914">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1915">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1916">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1917">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1918">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1919">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1920">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1921">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1922">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1923">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1924">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1925">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1926">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1927">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1928">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1929">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1930">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1931">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1932">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U1933">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="mux_2_1_32_1_1_U1898">mux_2_1_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_2_1_32_1_1_U1899">mux_2_1_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_tile_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_1_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_2_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_3_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_4_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_5_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_6_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_7_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_8_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_9_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_10_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_11_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_12_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_13_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_14_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_15_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="input_tile_16_U">conv2_input_tile_RAM_AUTO_1R1W, 4, 0, 0, 0, 1088, 32, 1, 34816</column>
<column name="layer2_output_tile_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_1_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_2_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_3_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_4_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_5_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_6_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_7_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_8_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_9_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_10_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_11_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_12_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_13_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_14_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_15_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
<column name="layer2_output_tile_16_U">conv2_layer2_output_tile_RAM_AUTO_1R1W, 2, 0, 0, 0, 544, 32, 1, 17408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln340_fu_662_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln342_fu_733_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln350_fu_680_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln352_1_fu_787_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln352_2_fu_835_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln352_3_fu_863_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln352_fu_759_p2">+, 0, 0, 18, 11, 11</column>
<column name="icmp_ln340_fu_656_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln342_1_fu_814_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln342_2_fu_842_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln342_fu_766_p2">or, 0, 0, 6, 6, 1</column>
<column name="or_ln345_fu_794_p2">or, 0, 0, 5, 5, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv1_to_conv2_read">9, 2, 1, 2</column>
<column name="conv2_to_conv3_write">9, 2, 1, 2</column>
<column name="feat_fu_108">9, 2, 6, 12</column>
<column name="grp_fu_1002_ce">26, 5, 1, 5</column>
<column name="grp_fu_1002_p0">26, 5, 32, 160</column>
<column name="grp_fu_1002_p1">26, 5, 32, 160</column>
<column name="grp_fu_1006_ce">26, 5, 1, 5</column>
<column name="grp_fu_1006_p0">26, 5, 32, 160</column>
<column name="grp_fu_1006_p1">26, 5, 32, 160</column>
<column name="grp_fu_1010_ce">26, 5, 1, 5</column>
<column name="grp_fu_1010_p0">26, 5, 32, 160</column>
<column name="grp_fu_1010_p1">26, 5, 32, 160</column>
<column name="grp_fu_1014_ce">26, 5, 1, 5</column>
<column name="grp_fu_1014_p0">26, 5, 32, 160</column>
<column name="grp_fu_1014_p1">26, 5, 32, 160</column>
<column name="grp_fu_1018_ce">26, 5, 1, 5</column>
<column name="grp_fu_1018_p0">26, 5, 32, 160</column>
<column name="grp_fu_1018_p1">26, 5, 32, 160</column>
<column name="grp_fu_1022_ce">26, 5, 1, 5</column>
<column name="grp_fu_1022_p0">26, 5, 32, 160</column>
<column name="grp_fu_1022_p1">26, 5, 32, 160</column>
<column name="grp_fu_1026_ce">26, 5, 1, 5</column>
<column name="grp_fu_1026_p0">26, 5, 32, 160</column>
<column name="grp_fu_1026_p1">26, 5, 32, 160</column>
<column name="grp_fu_1030_ce">26, 5, 1, 5</column>
<column name="grp_fu_1030_p0">26, 5, 32, 160</column>
<column name="grp_fu_1030_p1">26, 5, 32, 160</column>
<column name="grp_fu_1034_ce">26, 5, 1, 5</column>
<column name="grp_fu_1034_p0">26, 5, 32, 160</column>
<column name="grp_fu_1034_p1">26, 5, 32, 160</column>
<column name="grp_fu_1038_ce">26, 5, 1, 5</column>
<column name="grp_fu_1038_p0">26, 5, 32, 160</column>
<column name="grp_fu_1038_p1">26, 5, 32, 160</column>
<column name="grp_fu_1042_ce">26, 5, 1, 5</column>
<column name="grp_fu_1042_p0">26, 5, 32, 160</column>
<column name="grp_fu_1042_p1">26, 5, 32, 160</column>
<column name="grp_fu_1046_ce">26, 5, 1, 5</column>
<column name="grp_fu_1046_p0">26, 5, 32, 160</column>
<column name="grp_fu_1046_p1">26, 5, 32, 160</column>
<column name="grp_fu_1050_ce">26, 5, 1, 5</column>
<column name="grp_fu_1050_p0">26, 5, 32, 160</column>
<column name="grp_fu_1050_p1">26, 5, 32, 160</column>
<column name="grp_fu_1054_ce">26, 5, 1, 5</column>
<column name="grp_fu_1054_p0">26, 5, 32, 160</column>
<column name="grp_fu_1054_p1">26, 5, 32, 160</column>
<column name="grp_fu_1058_ce">26, 5, 1, 5</column>
<column name="grp_fu_1058_p0">26, 5, 32, 160</column>
<column name="grp_fu_1058_p1">26, 5, 32, 160</column>
<column name="grp_fu_1062_ce">26, 5, 1, 5</column>
<column name="grp_fu_1062_p0">26, 5, 32, 160</column>
<column name="grp_fu_1062_p1">26, 5, 32, 160</column>
<column name="grp_fu_1066_ce">26, 5, 1, 5</column>
<column name="grp_fu_1066_p0">26, 5, 32, 160</column>
<column name="grp_fu_1066_p1">26, 5, 32, 160</column>
<column name="grp_fu_1070_ce">26, 5, 1, 5</column>
<column name="grp_fu_1070_p0">26, 5, 32, 160</column>
<column name="grp_fu_1070_p1">26, 5, 32, 160</column>
<column name="grp_fu_1074_ce">26, 5, 1, 5</column>
<column name="grp_fu_1074_p0">26, 5, 32, 160</column>
<column name="grp_fu_1074_p1">26, 5, 32, 160</column>
<column name="grp_fu_1078_ce">26, 5, 1, 5</column>
<column name="grp_fu_1078_p0">26, 5, 32, 160</column>
<column name="grp_fu_1078_p1">26, 5, 32, 160</column>
<column name="grp_fu_1082_ce">26, 5, 1, 5</column>
<column name="grp_fu_1082_p0">26, 5, 32, 160</column>
<column name="grp_fu_1082_p1">26, 5, 32, 160</column>
<column name="grp_fu_1086_ce">26, 5, 1, 5</column>
<column name="grp_fu_1086_p0">26, 5, 32, 160</column>
<column name="grp_fu_1086_p1">26, 5, 32, 160</column>
<column name="grp_fu_1090_ce">26, 5, 1, 5</column>
<column name="grp_fu_1090_p0">26, 5, 32, 160</column>
<column name="grp_fu_1090_p1">26, 5, 32, 160</column>
<column name="grp_fu_1094_ce">26, 5, 1, 5</column>
<column name="grp_fu_1094_p0">26, 5, 32, 160</column>
<column name="grp_fu_1094_p1">26, 5, 32, 160</column>
<column name="grp_fu_1098_ce">26, 5, 1, 5</column>
<column name="grp_fu_1098_p0">26, 5, 32, 160</column>
<column name="grp_fu_1098_p1">26, 5, 32, 160</column>
<column name="grp_fu_1102_ce">26, 5, 1, 5</column>
<column name="grp_fu_1102_p0">26, 5, 32, 160</column>
<column name="grp_fu_1102_p1">26, 5, 32, 160</column>
<column name="grp_fu_1106_ce">26, 5, 1, 5</column>
<column name="grp_fu_1106_p0">26, 5, 32, 160</column>
<column name="grp_fu_1106_p1">26, 5, 32, 160</column>
<column name="grp_fu_1110_ce">26, 5, 1, 5</column>
<column name="grp_fu_1110_p0">26, 5, 32, 160</column>
<column name="grp_fu_1110_p1">26, 5, 32, 160</column>
<column name="grp_fu_1114_ce">26, 5, 1, 5</column>
<column name="grp_fu_1114_p0">26, 5, 32, 160</column>
<column name="grp_fu_1114_p1">26, 5, 32, 160</column>
<column name="grp_fu_1118_ce">26, 5, 1, 5</column>
<column name="grp_fu_1118_p0">26, 5, 32, 160</column>
<column name="grp_fu_1118_p1">26, 5, 32, 160</column>
<column name="grp_fu_986_ce">26, 5, 1, 5</column>
<column name="grp_fu_986_p0">26, 5, 32, 160</column>
<column name="grp_fu_986_p1">26, 5, 32, 160</column>
<column name="grp_fu_990_ce">26, 5, 1, 5</column>
<column name="grp_fu_990_p0">26, 5, 32, 160</column>
<column name="grp_fu_990_p1">26, 5, 32, 160</column>
<column name="grp_fu_994_ce">26, 5, 1, 5</column>
<column name="grp_fu_994_p0">26, 5, 32, 160</column>
<column name="grp_fu_994_p1">26, 5, 32, 160</column>
<column name="grp_fu_998_ce">26, 5, 1, 5</column>
<column name="grp_fu_998_p0">26, 5, 32, 160</column>
<column name="grp_fu_998_p1">26, 5, 32, 160</column>
<column name="in_feat_reg_332">9, 2, 7, 14</column>
<column name="input_tile_10_address0">31, 6, 11, 66</column>
<column name="input_tile_10_ce0">31, 6, 1, 6</column>
<column name="input_tile_10_we0">9, 2, 1, 2</column>
<column name="input_tile_11_address0">31, 6, 11, 66</column>
<column name="input_tile_11_ce0">31, 6, 1, 6</column>
<column name="input_tile_11_we0">9, 2, 1, 2</column>
<column name="input_tile_12_address0">31, 6, 11, 66</column>
<column name="input_tile_12_ce0">31, 6, 1, 6</column>
<column name="input_tile_12_we0">9, 2, 1, 2</column>
<column name="input_tile_13_address0">31, 6, 11, 66</column>
<column name="input_tile_13_ce0">31, 6, 1, 6</column>
<column name="input_tile_13_we0">9, 2, 1, 2</column>
<column name="input_tile_14_address0">31, 6, 11, 66</column>
<column name="input_tile_14_ce0">31, 6, 1, 6</column>
<column name="input_tile_14_we0">9, 2, 1, 2</column>
<column name="input_tile_15_address0">31, 6, 11, 66</column>
<column name="input_tile_15_ce0">31, 6, 1, 6</column>
<column name="input_tile_15_we0">9, 2, 1, 2</column>
<column name="input_tile_16_address0">31, 6, 11, 66</column>
<column name="input_tile_16_ce0">31, 6, 1, 6</column>
<column name="input_tile_16_we0">9, 2, 1, 2</column>
<column name="input_tile_1_address0">31, 6, 11, 66</column>
<column name="input_tile_1_ce0">31, 6, 1, 6</column>
<column name="input_tile_1_we0">9, 2, 1, 2</column>
<column name="input_tile_2_address0">31, 6, 11, 66</column>
<column name="input_tile_2_ce0">31, 6, 1, 6</column>
<column name="input_tile_2_we0">9, 2, 1, 2</column>
<column name="input_tile_3_address0">31, 6, 11, 66</column>
<column name="input_tile_3_ce0">31, 6, 1, 6</column>
<column name="input_tile_3_we0">9, 2, 1, 2</column>
<column name="input_tile_4_address0">31, 6, 11, 66</column>
<column name="input_tile_4_ce0">31, 6, 1, 6</column>
<column name="input_tile_4_we0">9, 2, 1, 2</column>
<column name="input_tile_5_address0">31, 6, 11, 66</column>
<column name="input_tile_5_ce0">31, 6, 1, 6</column>
<column name="input_tile_5_we0">9, 2, 1, 2</column>
<column name="input_tile_6_address0">31, 6, 11, 66</column>
<column name="input_tile_6_ce0">31, 6, 1, 6</column>
<column name="input_tile_6_we0">9, 2, 1, 2</column>
<column name="input_tile_7_address0">31, 6, 11, 66</column>
<column name="input_tile_7_ce0">31, 6, 1, 6</column>
<column name="input_tile_7_we0">9, 2, 1, 2</column>
<column name="input_tile_8_address0">31, 6, 11, 66</column>
<column name="input_tile_8_ce0">31, 6, 1, 6</column>
<column name="input_tile_8_we0">9, 2, 1, 2</column>
<column name="input_tile_9_address0">31, 6, 11, 66</column>
<column name="input_tile_9_ce0">31, 6, 1, 6</column>
<column name="input_tile_9_we0">9, 2, 1, 2</column>
<column name="input_tile_address0">31, 6, 11, 66</column>
<column name="input_tile_ce0">31, 6, 1, 6</column>
<column name="input_tile_we0">9, 2, 1, 2</column>
<column name="layer2_output_tile_10_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_10_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_10_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_10_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_10_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_10_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_11_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_11_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_11_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_11_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_11_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_11_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_12_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_12_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_12_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_12_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_12_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_12_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_13_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_13_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_13_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_13_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_13_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_13_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_14_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_14_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_14_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_14_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_14_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_14_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_15_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_15_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_15_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_15_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_15_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_15_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_16_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_16_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_16_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_16_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_16_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_16_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_1_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_1_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_1_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_1_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_1_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_1_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_2_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_2_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_2_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_2_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_2_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_2_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_3_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_3_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_3_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_3_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_3_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_3_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_4_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_4_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_4_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_4_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_4_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_4_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_5_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_5_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_5_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_5_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_5_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_5_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_6_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_6_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_6_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_6_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_6_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_6_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_7_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_7_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_7_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_7_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_7_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_7_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_8_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_8_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_8_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_8_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_8_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_8_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_9_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_9_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_9_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_9_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_9_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_9_we0">37, 7, 1, 7</column>
<column name="layer2_output_tile_address0">43, 8, 10, 80</column>
<column name="layer2_output_tile_address1">31, 6, 10, 60</column>
<column name="layer2_output_tile_ce0">43, 8, 1, 8</column>
<column name="layer2_output_tile_ce1">31, 6, 1, 6</column>
<column name="layer2_output_tile_d0">37, 7, 32, 224</column>
<column name="layer2_output_tile_we0">37, 7, 1, 7</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address0">14, 3, 9, 27</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address0">14, 3, 9, 27</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address0">14, 3, 9, 27</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address0">14, 3, 9, 27</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln340_reg_880">6, 0, 6, 0</column>
<column name="add_ln342_reg_934">7, 0, 7, 0</column>
<column name="add_ln350_reg_885">10, 0, 10, 0</column>
<column name="add_ln352_1_reg_951">10, 0, 11, 1</column>
<column name="add_ln352_2_reg_976">11, 0, 11, 0</column>
<column name="add_ln352_3_reg_981">9, 0, 11, 2</column>
<column name="add_ln352_reg_946">11, 0, 11, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="feat_fu_108">6, 0, 6, 0</column>
<column name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop4_fu_493_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop5_fu_534_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop6_fu_575_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_tile_height_loop_fu_452_ap_start_reg">1, 0, 1, 0</column>
<column name="in_feat_reg_332">7, 0, 7, 0</column>
<column name="lshr_ln3_reg_909">5, 0, 5, 0</column>
<column name="lshr_ln_reg_900">4, 0, 4, 0</column>
<column name="reg_636">32, 0, 32, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="trunc_ln340_reg_894">1, 0, 1, 0</column>
<column name="trunc_ln342_reg_939">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="conv1_to_conv2_dout">in, 32, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_num_data_valid">in, 10, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_fifo_cap">in, 10, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_empty_n">in, 1, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_read">out, 1, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv2_to_conv3_din">out, 32, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_num_data_valid">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_fifo_cap">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_full_n">in, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_write">out, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_biases_local_address0">out, 5, ap_memory, conv2_biases_local, array</column>
<column name="conv2_biases_local_ce0">out, 1, ap_memory, conv2_biases_local, array</column>
<column name="conv2_biases_local_q0">in, 32, ap_memory, conv2_biases_local, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address0">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce0">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_q0">in, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address0">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce0">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_q0">in, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address0">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce0">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_q0">in, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address0">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce0">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_q0">in, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
</table>
</item>
</section>
</profile>
