# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-6.10"
attribute \top 1
module \lut_map_not
  attribute \src "dut.sv:2.11-2.12"
  wire input 1 \a
  attribute \src "dut.sv:3.12-3.13"
  wire output 2 \y
  cell $not $auto$expression.cpp:514:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y \y
  end
end
