// Seed: 3244592706
module module_0 (
    output wor id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_11 = 1 - 1,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9
);
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4
    , id_12,
    output tri0 id_5,
    input wor id_6
    , id_13 = (1),
    output supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10
);
  assign id_0 = id_10 ? -1 : id_12;
  wire id_14;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6,
      id_8,
      id_9,
      id_5
  );
endmodule
