{
  "node_id": "MDM6VGFnNDgwNzQ1MTg6YzkwMjQ5NjFlNjYwYzFlNmI5NmI3ZTc5ZmZmMzM2Zjg2ZmNhNDlhNQ==",
  "sha": "c9024961e660c1e6b96b7e79fff336f86fca49a5",
  "url": "https://api.github.com/repos/intel/QAT_Engine/git/tags/c9024961e660c1e6b96b7e79fff336f86fca49a5",
  "tagger": {
    "name": "root",
    "email": "root@wgclpixa00388425.ir.intel.com",
    "date": "2017-05-19T09:21:25Z"
  },
  "object": {
    "sha": "093ed27e40c2c28a295131b44b3dbce93f489c6f",
    "type": "commit",
    "url": "https://api.github.com/repos/intel/QAT_Engine/git/commits/093ed27e40c2c28a295131b44b3dbce93f489c6f"
  },
  "tag": "v0.5.23",
  "message": "Release v0.5.23 contains the following changes:\n* Add sample config files for c3xxx and c6xx products\n* Add CRT-based optimization for RSA synchronous mode.\n",
  "verification": {
    "verified": false,
    "reason": "unsigned",
    "signature": null,
    "payload": null
  }
}
