Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 024d065cb01642d39404fef4ea327bed --incr --debug typical --relax --mt 2 -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot designCMFfixmult2_wrapper_behav xil_defaultlib.designCMFfixmult2_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.CMFfixMult2_mul_mbkb_DSP48_0 [cmffixmult2_mul_mbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.CMFfixMult2_mul_mbkb [\CMFfixMult2_mul_mbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.CMFfixMult2 [cmffixmult2_default]
Compiling architecture designcmffixmult2_cmffixmult2_0_1_arch of entity xil_defaultlib.designCMFfixmult2_CMFfixMult2_0_1 [designcmffixmult2_cmffixmult2_0_...]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.designCMFfixmult2_sim_clk_gen_0_...
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.designCMFfixmult2_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.designCMFfixmult2_xlconstant_1_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.designCMFfixmult2_xlconstant_1_1
Compiling module xil_defaultlib.designCMFfixmult2
Compiling module xil_defaultlib.designCMFfixmult2_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot designCMFfixmult2_wrapper_behav
