@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v":297:9:297:26|Net axi_read_not_ready is not declared.
@W: CG289 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v":260:35:260:55|Specified digits overflow the number's size
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":457:10:457:18|Net addr_beat is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":461:10:461:13|Net mask is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":498:10:498:14|Net FIXED is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":61:8:61:19|Signal encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":62:8:62:24|Signal read_encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":63:8:63:15|Signal out_byte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":40:3:40:11|Signal bit_error is floating; a simulation mismatch is possible.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Signal cuartilll is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":265:18:265:25|Signal cuartooi in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":265:27:265:34|Signal cuartio1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":399:0:399:1|Sharing sequential element CUARTO01i. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":118:0:118:1|Optimizing register bit CUARToil0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":118:0:118:1|Pruning unused register CUARToil0. Make sure that there are no unused intermediate registers.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd":36:7:36:13|Signal cuartli is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":440:0:440:1|Pruning unused register CUARTli0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":416:0:416:1|Pruning unused register CUARTII1_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":402:0:402:1|Pruning unused register CUARTOOI_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":368:0:368:1|Pruning unused register CUARTo01_4(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":353:0:353:1|Pruning unused register CUARTol0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":353:0:353:1|Pruning unused register CUARTll0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":338:0:338:1|Pruning unused register CUARTo1i_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":338:0:338:1|Pruning unused register CUARTL1I_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":246:0:246:1|Pruning unused register CUARTOII_4. Make sure that there are no unused intermediate registers.
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 0 of signal CUARTILLL is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 1 of signal CUARTILLL is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 2 of signal CUARTILLL is floating -- simulation mismatch possible.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":969:23:969:27|Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":373:9:373:19|Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_13(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_13(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_13(2). Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":183:7:183:16|Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":264:7:264:13|Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":265:7:265:13|Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":267:7:267:13|Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":269:7:269:13|Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":270:7:270:13|Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":271:7:271:13|Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":288:7:288:17|Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":289:7:289:18|Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":290:7:290:19|Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":291:7:291:20|Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2058:8:2058:9|Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":78:0:78:4|Input port bits 27 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":29:0:29:4|Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v":297:9:297:26|Net axi_read_not_ready is not declared.
@W: CG289 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v":260:35:260:55|Specified digits overflow the number's size
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":457:10:457:18|Net addr_beat is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":461:10:461:13|Net mask is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":498:10:498:14|Net FIXED is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":90:7:90:11|*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":91:7:91:11|*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":90:7:90:11|*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":91:7:91:11|*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":164:13:164:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":166:13:166:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":168:13:168:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":170:13:170:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":172:13:172:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":174:13:174:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":86:13:86:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":88:13:88:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":90:13:90:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":92:13:92:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":94:13:94:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":96:13:96:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":98:13:98:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":100:13:100:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":137:13:137:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":139:13:139:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":141:13:141:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":164:13:164:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":166:13:166:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":168:13:168:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":170:13:170:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":172:13:172:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":174:13:174:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":176:13:176:20|Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:53:2014:84|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:65:184:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":1486:100:1486:132|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Removing wire MMIO_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Removing wire MEM_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":197:19:197:27|Removing wire MEM_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":217:19:217:27|Removing wire MEM_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":241:19:241:28|Removing wire MMIO_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":261:19:261:28|Removing wire MMIO_RUSER, as there is no assignment to it.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|*Output MMIO_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|*Output MEM_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3078:3:3078:8|Pruning unused register rdata_sc_lat[79:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3065:3:3065:8|Pruning unused register read_sampled. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3053:3:3053:8|Pruning unused register rd_sram_xvalid_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3041:3:3041:8|Pruning unused register ARLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3031:3:3031:8|Pruning unused register wrap_raddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2998:9:2998:14|Pruning unused register genblk15.wrap_raddr_calc_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2979:9:2979:14|Pruning unused register genblk15.wrap_raddr_calc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2476:3:2476:8|Pruning unused register AWLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2460:3:2460:8|Pruning unused register set_aligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1902:2:1902:7|Pruning unused register wr_wrap_boundary_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1828:2:1828:7|Pruning unused register aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register WDATA_slvif_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wen_sc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wbyteen_sc_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1601:3:1601:8|Pruning unused register set_rdaligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1532:9:1532:14|Pruning unused register genblk12.rd_aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1440:3:1440:8|Pruning unused register rresp_mc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1410:9:1410:14|Pruning unused register genblk10.raddr_sc_r[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1294:3:1294:8|Pruning unused register ren_sc_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1270:3:1270:8|Pruning unused register ren_active. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1161:3:1161:8|Pruning unused register rid_mc_r[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":900:6:900:11|Pruning unused register RREADY_slvif_f1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register wready_mc_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register WVALID_slvif_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":659:3:659:8|Pruning unused register wrburst_cnt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":348:3:348:8|Pruning unused register wr_req_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3010:3:3010:8|Pruning unused bits 2 to 0 of wrap_raddr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":730:3:730:8|Sharing sequential element arready_mc. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":214:31:214:37|Removing wire wena_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":215:31:215:37|Removing wire wenb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":216:31:216:41|Removing wire wena_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":217:31:217:41|Removing wire wenb_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":218:31:218:38|Removing wire waddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":219:46:219:53|Removing wire wdata_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":220:31:220:36|Removing wire ren_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":221:31:221:38|Removing wire raddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":222:46:222:53|Removing wire rdata_sc, as there is no assignment to it.
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":50:12:50:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:59:227:59|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:68:227:68|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:59:267:59|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:68:267:68|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:59:309:59|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:68:309:68|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:59:351:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:68:351:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:59:397:59|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:68:397:68|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:59:437:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:68:437:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:59:479:59|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:68:479:68|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:59:521:59|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:68:521:68|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:59:563:59|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:68:563:68|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:59:603:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:68:603:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:59:645:59|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:68:645:68|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:59:691:59|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:68:691:68|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:13:79:13|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:27:79:27|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:41:79:41|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:59:95:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:68:95:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:32:96:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:59:137:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:68:137:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:18:138:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:32:138:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:59:181:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:68:181:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:18:182:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:32:182:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:45:67:45|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:54:67:54|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.
@W: CG296 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL118 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range ; a simulation mismatch is possible.
@W: CL207 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":658:32:658:49|*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":659:32:659:49|*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":660:32:660:49|*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":661:32:661:49|*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1357:48:1357:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1397:48:1397:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1435:48:1435:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1474:48:1474:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1513:48:1513:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1552:48:1552:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1589:48:1589:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1628:48:1628:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1667:48:1667:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v":75:53:75:59|Input port bits 3 to 0 of srcPort[4:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 4 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":32:57:32:66|Input port bits 3 to 1 of MASTER_NUM[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 18 to 15 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 13 to 10 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 8 to 5 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 3 to 0 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 2 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":119:28:119:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 7 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 7 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":224:15:224:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":225:15:225:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":226:15:226:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":227:15:227:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":243:15:243:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":244:15:244:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":245:15:245:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":246:15:246:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9276:43:9276:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9281:43:9281:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9286:43:9286:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9291:43:9291:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":37:42:37:49|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v":118:15:118:25|Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":59:17:59:24|Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":54:15:54:22|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":69:20:69:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":63:20:63:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":49:28:49:35|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":103:16:103:35|Input port bit 6 of auto_out_b_bits_user[6:0] is unused
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":121:16:121:35|Input port bit 6 of auto_out_r_bits_user[6:0] is unused
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_sink' because it is only assigned 0 or its original value.
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":96:6:96:8|Inout PAD is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":96:6:96:8|Inout PAD is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.

