#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 25 19:07:57 2019
# Process ID: 9024
# Current directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20520 C:\Users\ASUS\Desktop\course\FPGA chal\FPGA\TF - dev\TF.xpr
# Log file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/vivado.log
# Journal file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/write.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 854.203 ; gain = 142.887
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../../CrazyBird.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe' provided. It will be converted relative to IP Instance files '../../../../../11111.coe'
generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.777 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Wed Dec 25 19:16:19 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Dec 25 19:16:40 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log
[Wed Dec 25 19:16:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec 25 19:29:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 19:41:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
