set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#**************************************************************
# Create Clock
#**************************************************************
create_clock -period 30.000 -name CLKPRGC -waveform {0.000 16.667} [get_ports CLKPRGC]
create_clock -period 8.000 -name CLK125F_P -waveform {0.000 4.000} [get_ports CLK125F_P]
create_clock -period 8.000 -name CLKLOOP_I -waveform {0.000 4.000} [get_ports CLKLOOP_I]
create_clock -period 8.000 -name CLKREFA_P -waveform {0.000 4.000} [get_ports CLKREFA_P]

#**************************************************************
# Overrides - to be fixed on next H/W version...
#**************************************************************
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets eventbuilder_per_inst/evtbuilderfull_inst/sramfifo_inst/sramcntrl_inst/sramclk_inst/CLKIN1]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clkrst_per_inst/sysclkpll_inst/CLK_50MHZ_IBUFG]
#set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clkrst_per_inst/gclkpll_inst/CLKIN1]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clkrst_per_inst/sysclkpll_inst/CLKIN1]
#**************************************************************
# Create Generated Clock
#**************************************************************

# Rename
create_generated_clock -name SYSCLK_50 [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT0]
create_generated_clock -name SYSCLK_125 [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT1]
create_generated_clock -name GCLK_125 [get_pins clkrst_per_inst/gclkpll_inst/mmcm_adv_inst/CLKOUT0]
create_generated_clock -name GCLK_500 [get_pins clkrst_per_inst/gclkpll_inst/mmcm_adv_inst/CLKOUT1]
create_generated_clock -name GCLK_250 [get_pins clkrst_per_inst/gclkpll_inst/mmcm_adv_inst/CLKOUT2]
create_generated_clock -name USERCLK [get_pins eventbuilder_per_inst/evtbuilderfull_inst/sramfifo_inst/sramcntrl_inst/sramclk_inst/mmcme2_base_inst/CLKOUT0]

#**************************************************************
# False Paths
#**************************************************************

set_false_path -from [get_clocks -of_objects [get_pins clkrst_per_inst/gclkpll_inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT0]]
set_false_path -from [get_clocks -of_objects [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins clkrst_per_inst/gclkpll_inst/mmcm_adv_inst/CLKOUT0]]
set_false_path -from [get_clocks -of_objects [get_pins eventbuilder_per_inst/evtbuilderfull_inst/sramfifo_inst/sramcntrl_inst/sramclk_inst/mmcme2_base_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT0]]
set_false_path -from [get_clocks -of_objects [get_pins clkrst_per_inst/sysclkpll_inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins eventbuilder_per_inst/evtbuilderfull_inst/sramfifo_inst/sramcntrl_inst/sramclk_inst/mmcme2_base_inst/CLKOUT0]]

#**************************************************************
# IO Constraints
#**************************************************************

set_property IOSTANDARD LVCMOS33 [get_ports PMEMD0]
set_property IOSTANDARD LVCMOS33 [get_ports PMEMD1]
set_property IOSTANDARD LVCMOS33 [get_ports PMEMD2]
set_property IOSTANDARD LVCMOS33 [get_ports PMEMD3]
set_property DRIVE 4 [get_ports PMEMD0]
set_property DRIVE 4 [get_ports PMEMD1]
set_property DRIVE 4 [get_ports PMEMD2]
set_property DRIVE 4 [get_ports PMEMD3]
set_property PULLUP true [get_ports PMEMD0]
set_property PULLUP true [get_ports PMEMD1]
set_property PULLUP true [get_ports PMEMD2]
set_property PULLUP true [get_ports PMEMD3]

set_property IOSTANDARD LVCMOS33 [get_ports {FP6OE FP6SEL FP7OE FP7SEL FPGAOUT[*] LEDA[*] PMEMCE_N TOKENFO TRIGFO SDLINKF STATA_OUT BUSY_OUT PCLKLOAD PCLKOUT1 PCLKOUT2 PCLKSIN1 PCLKSIN2 PCSWCFG}]
set_property DRIVE 4 [get_ports {FP6OE FP6SEL FP7OE FP7SEL FPGAOUT[*] LEDA[*] PMEMCE_N TOKENFO TRIGFO SDLINKF STATA_OUT BUSY_OUT PCLKLOAD PCLKOUT1 PCLKOUT2 PCLKSIN1 PCLKSIN2 PCSWCFG}]

set_property IOSTANDARD LVCMOS33 [get_ports {VMERA[*] VMERC[*] VMERD[*] VMERZ[*] FPAIN[*] FPBIN[*] FPCIN[*] FPDIN[*] FP6ID[*] FP7ID[*] FPGAIN[*] TOKENFI SYNCFI TRIG1F TRIG2F STATA_IN STATB_IN CLKPRGC SWA[*] SWM1 CLKSELX1 CLKSELX2}]
set_property PULLUP true [get_ports {VMERA[28]}]
set_property PULLUP true [get_ports {VMERA[27]}]
set_property PULLUP true [get_ports {VMERA[26]}]
set_property PULLUP true [get_ports {VMERA[25]}]
set_property PULLUP true [get_ports {VMERA[24]}]
set_property PULLUP true [get_ports {VMERA[23]}]
set_property PULLUP true [get_ports {VMERA[22]}]
set_property PULLUP true [get_ports {VMERA[21]}]
set_property PULLUP true [get_ports {VMERA[20]}]
set_property PULLUP true [get_ports {VMERA[19]}]
set_property PULLUP true [get_ports {VMERA[18]}]
set_property PULLUP true [get_ports {VMERA[17]}]
set_property PULLUP true [get_ports {VMERA[16]}]
set_property PULLUP true [get_ports {VMERA[15]}]
set_property PULLUP true [get_ports {VMERA[14]}]
set_property PULLUP true [get_ports {VMERA[13]}]
set_property PULLUP true [get_ports {VMERA[12]}]
set_property PULLUP true [get_ports {VMERA[11]}]
set_property PULLUP true [get_ports {VMERA[10]}]
set_property PULLUP true [get_ports {VMERA[9]}]
set_property PULLUP true [get_ports {VMERA[8]}]
set_property PULLUP true [get_ports {VMERA[7]}]
set_property PULLUP true [get_ports {VMERA[6]}]
set_property PULLUP true [get_ports {VMERA[5]}]
set_property PULLUP true [get_ports {VMERA[4]}]
set_property PULLUP true [get_ports {VMERA[3]}]
set_property PULLUP true [get_ports {VMERA[2]}]
set_property PULLUP true [get_ports {VMERA[1]}]
set_property PULLUP true [get_ports {VMERC[28]}]
set_property PULLUP true [get_ports {VMERC[27]}]
set_property PULLUP true [get_ports {VMERC[26]}]
set_property PULLUP true [get_ports {VMERC[25]}]
set_property PULLUP true [get_ports {VMERC[24]}]
set_property PULLUP true [get_ports {VMERC[23]}]
set_property PULLUP true [get_ports {VMERC[22]}]
set_property PULLUP true [get_ports {VMERC[21]}]
set_property PULLUP true [get_ports {VMERC[20]}]
set_property PULLUP true [get_ports {VMERC[19]}]
set_property PULLUP true [get_ports {VMERC[18]}]
set_property PULLUP true [get_ports {VMERC[17]}]
set_property PULLUP true [get_ports {VMERC[16]}]
set_property PULLUP true [get_ports {VMERC[15]}]
set_property PULLUP true [get_ports {VMERC[14]}]
set_property PULLUP true [get_ports {VMERC[13]}]
set_property PULLUP true [get_ports {VMERC[12]}]
set_property PULLUP true [get_ports {VMERC[11]}]
set_property PULLUP true [get_ports {VMERC[10]}]
set_property PULLUP true [get_ports {VMERC[9]}]
set_property PULLUP true [get_ports {VMERC[8]}]
set_property PULLUP true [get_ports {VMERC[7]}]
set_property PULLUP true [get_ports {VMERC[6]}]
set_property PULLUP true [get_ports {VMERC[5]}]
set_property PULLUP true [get_ports {VMERC[4]}]
set_property PULLUP true [get_ports {VMERC[3]}]
set_property PULLUP true [get_ports {VMERC[2]}]
set_property PULLUP true [get_ports {VMERC[1]}]
set_property PULLUP true [get_ports {VMERD[8]}]
set_property PULLUP true [get_ports {VMERD[7]}]
set_property PULLUP true [get_ports {VMERD[6]}]
set_property PULLUP true [get_ports {VMERD[5]}]
set_property PULLUP true [get_ports {VMERD[4]}]
set_property PULLUP true [get_ports {VMERD[3]}]
set_property PULLUP true [get_ports {VMERD[2]}]
set_property PULLUP true [get_ports {VMERD[1]}]
set_property PULLUP true [get_ports {VMERZ[16]}]
set_property PULLUP true [get_ports {VMERZ[15]}]
set_property PULLUP true [get_ports {VMERZ[14]}]
set_property PULLUP true [get_ports {VMERZ[13]}]
set_property PULLUP true [get_ports {VMERZ[12]}]
set_property PULLUP true [get_ports {VMERZ[11]}]
set_property PULLUP true [get_ports {VMERZ[10]}]
set_property PULLUP true [get_ports {VMERZ[9]}]
set_property PULLUP true [get_ports {VMERZ[8]}]
set_property PULLUP true [get_ports {VMERZ[7]}]
set_property PULLUP true [get_ports {VMERZ[6]}]
set_property PULLUP true [get_ports {VMERZ[5]}]
set_property PULLUP true [get_ports {VMERZ[4]}]
set_property PULLUP true [get_ports {VMERZ[3]}]
set_property PULLUP true [get_ports {VMERZ[2]}]
set_property PULLUP true [get_ports {VMERZ[1]}]
set_property PULLUP true [get_ports {FPBIN[32]}]
set_property PULLUP true [get_ports {FPBIN[31]}]
set_property PULLUP true [get_ports {FPBIN[30]}]
set_property PULLUP true [get_ports {FPBIN[29]}]
set_property PULLUP true [get_ports {FPBIN[28]}]
set_property PULLUP true [get_ports {FPBIN[27]}]
set_property PULLUP true [get_ports {FPBIN[26]}]
set_property PULLUP true [get_ports {FPBIN[25]}]
set_property PULLUP true [get_ports {FPBIN[24]}]
set_property PULLUP true [get_ports {FPBIN[23]}]
set_property PULLUP true [get_ports {FPBIN[22]}]
set_property PULLUP true [get_ports {FPBIN[21]}]
set_property PULLUP true [get_ports {FPBIN[20]}]
set_property PULLUP true [get_ports {FPBIN[19]}]
set_property PULLUP true [get_ports {FPBIN[18]}]
set_property PULLUP true [get_ports {FPBIN[17]}]
set_property PULLUP true [get_ports {FPBIN[16]}]
set_property PULLUP true [get_ports {FPBIN[15]}]
set_property PULLUP true [get_ports {FPBIN[14]}]
set_property PULLUP true [get_ports {FPBIN[13]}]
set_property PULLUP true [get_ports {FPBIN[12]}]
set_property PULLUP true [get_ports {FPBIN[11]}]
set_property PULLUP true [get_ports {FPBIN[10]}]
set_property PULLUP true [get_ports {FPBIN[9]}]
set_property PULLUP true [get_ports {FPBIN[8]}]
set_property PULLUP true [get_ports {FPBIN[7]}]
set_property PULLUP true [get_ports {FPBIN[6]}]
set_property PULLUP true [get_ports {FPBIN[5]}]
set_property PULLUP true [get_ports {FPBIN[4]}]
set_property PULLUP true [get_ports {FPBIN[3]}]
set_property PULLUP true [get_ports {FPBIN[2]}]
set_property PULLUP true [get_ports {FPBIN[1]}]
set_property PULLUP true [get_ports {FPDIN[32]}]
set_property PULLUP true [get_ports {FPDIN[31]}]
set_property PULLUP true [get_ports {FPDIN[30]}]
set_property PULLUP true [get_ports {FPDIN[29]}]
set_property PULLUP true [get_ports {FPDIN[28]}]
set_property PULLUP true [get_ports {FPDIN[27]}]
set_property PULLUP true [get_ports {FPDIN[26]}]
set_property PULLUP true [get_ports {FPDIN[25]}]
set_property PULLUP true [get_ports {FPDIN[24]}]
set_property PULLUP true [get_ports {FPDIN[23]}]
set_property PULLUP true [get_ports {FPDIN[22]}]
set_property PULLUP true [get_ports {FPDIN[21]}]
set_property PULLUP true [get_ports {FPDIN[20]}]
set_property PULLUP true [get_ports {FPDIN[19]}]
set_property PULLUP true [get_ports {FPDIN[18]}]
set_property PULLUP true [get_ports {FPDIN[17]}]
set_property PULLUP true [get_ports {FPDIN[16]}]
set_property PULLUP true [get_ports {FPDIN[15]}]
set_property PULLUP true [get_ports {FPDIN[14]}]
set_property PULLUP true [get_ports {FPDIN[13]}]
set_property PULLUP true [get_ports {FPDIN[12]}]
set_property PULLUP true [get_ports {FPDIN[11]}]
set_property PULLUP true [get_ports {FPDIN[10]}]
set_property PULLUP true [get_ports {FPDIN[9]}]
set_property PULLUP true [get_ports {FPDIN[8]}]
set_property PULLUP true [get_ports {FPDIN[7]}]
set_property PULLUP true [get_ports {FPDIN[6]}]
set_property PULLUP true [get_ports {FPDIN[5]}]
set_property PULLUP true [get_ports {FPDIN[4]}]
set_property PULLUP true [get_ports {FPDIN[3]}]
set_property PULLUP true [get_ports {FPDIN[2]}]
set_property PULLUP true [get_ports {FPDIN[1]}]
set_property PULLUP true [get_ports {FP6ID[2]}]
set_property PULLUP true [get_ports {FP6ID[1]}]
set_property PULLUP true [get_ports {FP6ID[0]}]
set_property PULLUP true [get_ports {FP7ID[2]}]
set_property PULLUP true [get_ports {FP7ID[1]}]
set_property PULLUP true [get_ports {FP7ID[0]}]

set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[19]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[17]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMA[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports MEMCE2]
set_property IOSTANDARD LVCMOS25 [get_ports MEMCLK]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[17]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MEMD[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports MEMLDB]
set_property IOSTANDARD LVCMOS25 [get_ports MEMRWB]
set_property IOSTANDARD LVCMOS25 [get_ports CLKLOOP_O]
set_property IOSTANDARD LVCMOS25 [get_ports CLKLOOP_I]
set_property DRIVE 8 [get_ports {MEMA[19]}]
set_property DRIVE 8 [get_ports {MEMA[18]}]
set_property DRIVE 8 [get_ports {MEMA[17]}]
set_property DRIVE 8 [get_ports {MEMA[16]}]
set_property DRIVE 8 [get_ports {MEMA[15]}]
set_property DRIVE 8 [get_ports {MEMA[14]}]
set_property DRIVE 8 [get_ports {MEMA[13]}]
set_property DRIVE 8 [get_ports {MEMA[12]}]
set_property DRIVE 8 [get_ports {MEMA[11]}]
set_property DRIVE 8 [get_ports {MEMA[10]}]
set_property DRIVE 8 [get_ports {MEMA[9]}]
set_property DRIVE 8 [get_ports {MEMA[8]}]
set_property DRIVE 8 [get_ports {MEMA[7]}]
set_property DRIVE 8 [get_ports {MEMA[6]}]
set_property DRIVE 8 [get_ports {MEMA[5]}]
set_property DRIVE 8 [get_ports {MEMA[4]}]
set_property DRIVE 8 [get_ports {MEMA[3]}]
set_property DRIVE 8 [get_ports {MEMA[2]}]
set_property DRIVE 8 [get_ports {MEMA[1]}]
set_property DRIVE 8 [get_ports {MEMA[0]}]
set_property DRIVE 8 [get_ports MEMCE2]
set_property DRIVE 8 [get_ports MEMCLK]
set_property DRIVE 8 [get_ports {MEMD[17]}]
set_property DRIVE 8 [get_ports {MEMD[16]}]
set_property DRIVE 8 [get_ports {MEMD[15]}]
set_property DRIVE 8 [get_ports {MEMD[14]}]
set_property DRIVE 8 [get_ports {MEMD[13]}]
set_property DRIVE 8 [get_ports {MEMD[12]}]
set_property DRIVE 8 [get_ports {MEMD[11]}]
set_property DRIVE 8 [get_ports {MEMD[10]}]
set_property DRIVE 8 [get_ports {MEMD[9]}]
set_property DRIVE 8 [get_ports {MEMD[8]}]
set_property DRIVE 8 [get_ports {MEMD[7]}]
set_property DRIVE 8 [get_ports {MEMD[6]}]
set_property DRIVE 8 [get_ports {MEMD[5]}]
set_property DRIVE 8 [get_ports {MEMD[4]}]
set_property DRIVE 8 [get_ports {MEMD[3]}]
set_property DRIVE 8 [get_ports {MEMD[2]}]
set_property DRIVE 8 [get_ports {MEMD[1]}]
set_property DRIVE 8 [get_ports {MEMD[0]}]
set_property DRIVE 8 [get_ports MEMLDB]
set_property DRIVE 8 [get_ports MEMRWB]
set_property DRIVE 8 [get_ports CLKLOOP_O]
set_property PULLUP true [get_ports {MEMD[17]}]
set_property PULLUP true [get_ports {MEMD[16]}]
set_property PULLUP true [get_ports {MEMD[15]}]
set_property PULLUP true [get_ports {MEMD[14]}]
set_property PULLUP true [get_ports {MEMD[13]}]
set_property PULLUP true [get_ports {MEMD[12]}]
set_property PULLUP true [get_ports {MEMD[11]}]
set_property PULLUP true [get_ports {MEMD[10]}]
set_property PULLUP true [get_ports {MEMD[9]}]
set_property PULLUP true [get_ports {MEMD[8]}]
set_property PULLUP true [get_ports {MEMD[7]}]
set_property PULLUP true [get_ports {MEMD[6]}]
set_property PULLUP true [get_ports {MEMD[5]}]
set_property PULLUP true [get_ports {MEMD[4]}]
set_property PULLUP true [get_ports {MEMD[3]}]
set_property PULLUP true [get_ports {MEMD[2]}]
set_property PULLUP true [get_ports {MEMD[1]}]
set_property PULLUP true [get_ports {MEMD[0]}]

set_property IOSTANDARD LVDS_25 [get_ports CLK125F_P]
set_property IOSTANDARD LVDS_25 [get_ports CLK125F_N]

set_property IOSTANDARD LVCMOS33 [get_ports {A[*] D[*]}]
set_property DRIVE 4 [get_ports {A[*] D[*]}]
set_property PULLUP true [get_ports {A[31]}]
set_property PULLUP true [get_ports {A[30]}]
set_property PULLUP true [get_ports {A[29]}]
set_property PULLUP true [get_ports {A[28]}]
set_property PULLUP true [get_ports {A[27]}]
set_property PULLUP true [get_ports {A[26]}]
set_property PULLUP true [get_ports {A[25]}]
set_property PULLUP true [get_ports {A[24]}]
set_property PULLUP true [get_ports {A[23]}]
set_property PULLUP true [get_ports {A[22]}]
set_property PULLUP true [get_ports {A[21]}]
set_property PULLUP true [get_ports {A[20]}]
set_property PULLUP true [get_ports {A[19]}]
set_property PULLUP true [get_ports {A[18]}]
set_property PULLUP true [get_ports {A[17]}]
set_property PULLUP true [get_ports {A[16]}]
set_property PULLUP true [get_ports {A[15]}]
set_property PULLUP true [get_ports {A[14]}]
set_property PULLUP true [get_ports {A[13]}]
set_property PULLUP true [get_ports {A[12]}]
set_property PULLUP true [get_ports {A[11]}]
set_property PULLUP true [get_ports {A[10]}]
set_property PULLUP true [get_ports {A[9]}]
set_property PULLUP true [get_ports {A[8]}]
set_property PULLUP true [get_ports {A[7]}]
set_property PULLUP true [get_ports {A[6]}]
set_property PULLUP true [get_ports {A[5]}]
set_property PULLUP true [get_ports {A[4]}]
set_property PULLUP true [get_ports {A[3]}]
set_property PULLUP true [get_ports {A[2]}]
set_property PULLUP true [get_ports {A[1]}]
set_property PULLUP true [get_ports {A[0]}]
set_property PULLUP true [get_ports {D[31]}]
set_property PULLUP true [get_ports {D[30]}]
set_property PULLUP true [get_ports {D[29]}]
set_property PULLUP true [get_ports {D[28]}]
set_property PULLUP true [get_ports {D[27]}]
set_property PULLUP true [get_ports {D[26]}]
set_property PULLUP true [get_ports {D[25]}]
set_property PULLUP true [get_ports {D[24]}]
set_property PULLUP true [get_ports {D[23]}]
set_property PULLUP true [get_ports {D[22]}]
set_property PULLUP true [get_ports {D[21]}]
set_property PULLUP true [get_ports {D[20]}]
set_property PULLUP true [get_ports {D[19]}]
set_property PULLUP true [get_ports {D[18]}]
set_property PULLUP true [get_ports {D[17]}]
set_property PULLUP true [get_ports {D[16]}]
set_property PULLUP true [get_ports {D[15]}]
set_property PULLUP true [get_ports {D[14]}]
set_property PULLUP true [get_ports {D[13]}]
set_property PULLUP true [get_ports {D[12]}]
set_property PULLUP true [get_ports {D[11]}]
set_property PULLUP true [get_ports {D[10]}]
set_property PULLUP true [get_ports {D[9]}]
set_property PULLUP true [get_ports {D[8]}]
set_property PULLUP true [get_ports {D[7]}]
set_property PULLUP true [get_ports {D[6]}]
set_property PULLUP true [get_ports {D[5]}]
set_property PULLUP true [get_ports {D[4]}]
set_property PULLUP true [get_ports {D[3]}]
set_property PULLUP true [get_ports {D[2]}]
set_property PULLUP true [get_ports {D[1]}]
set_property PULLUP true [get_ports {D[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {A_CLKAB A_CLKBA A_DIR A_LE A_OE_N D_CLKAB D_CLKBA D_DIR D_LE D_OE_N SYSRST_EN SYSFAIL_EN BUSY_EN BUSRQ_EN RETRY_OE WRITE_EN AS_EN BERR_EN BG3OUT_EN DS0_EN DS1_EN DTACK_EN DTACK_FPGA IACK_EN IACK_O_EN IRQ_N[*] IRQOE_N}]
set_property DRIVE 4 [get_ports {A_CLKAB A_CLKBA A_DIR A_LE A_OE_N D_CLKAB D_CLKBA D_DIR D_LE D_OE_N SYSRST_EN SYSFAIL_EN BUSY_EN BUSRQ_EN RETRY_OE WRITE_EN AS_EN BERR_EN BG3OUT_EN DS0_EN DS1_EN DTACK_EN DTACK_FPGA IACK_EN IACK_O_EN IRQ_N[*] IRQOE_N}]

set_property IOSTANDARD LVCMOS33 [get_ports {AM[*] SYSRESET_N SYSFAIL_N BUSY_N RETRY_N WRITE_N AS_N BERR_N BG3IN_N DS0_N DS1_N DTACK_N GA_N[*] GAP_N IACK_I_N IACK_N}]

set_property PACKAGE_PIN G14 [get_ports CLKREFA_N]
set_property PACKAGE_PIN A15 [get_ports {CTPTX_N[3]}]
set_property PACKAGE_PIN A17 [get_ports {CTPTX_N[4]}]
set_property PACKAGE_PIN N7 [get_ports A_CLKAB]
set_property PACKAGE_PIN M9 [get_ports A_CLKBA]
set_property PACKAGE_PIN N8 [get_ports A_DIR]
set_property PACKAGE_PIN P6 [get_ports A_LE]
set_property PACKAGE_PIN K28 [get_ports A_OE_N]
set_property PACKAGE_PIN T8 [get_ports {A[0]}]
set_property PACKAGE_PIN G7 [get_ports {A[1]}]
set_property PACKAGE_PIN G6 [get_ports {A[2]}]
set_property PACKAGE_PIN G5 [get_ports {A[3]}]
set_property PACKAGE_PIN P8 [get_ports {A[4]}]
set_property PACKAGE_PIN G4 [get_ports {A[5]}]
set_property PACKAGE_PIN F3 [get_ports {A[6]}]
set_property PACKAGE_PIN F2 [get_ports {A[7]}]
set_property PACKAGE_PIN N6 [get_ports {A[8]}]
set_property PACKAGE_PIN P5 [get_ports {A[9]}]
set_property PACKAGE_PIN R6 [get_ports {A[10]}]
set_property PACKAGE_PIN T7 [get_ports {A[11]}]
set_property PACKAGE_PIN U7 [get_ports {A[12]}]
set_property PACKAGE_PIN R7 [get_ports {A[13]}]
set_property PACKAGE_PIN J11 [get_ports {A[14]}]
set_property PACKAGE_PIN H11 [get_ports {A[15]}]
set_property PACKAGE_PIN J10 [get_ports {A[16]}]
set_property PACKAGE_PIN H9 [get_ports {A[17]}]
set_property PACKAGE_PIN H8 [get_ports {A[18]}]
set_property PACKAGE_PIN H7 [get_ports {A[19]}]
set_property PACKAGE_PIN H6 [get_ports {A[20]}]
set_property PACKAGE_PIN J5 [get_ports {A[21]}]
set_property PACKAGE_PIN H4 [get_ports {A[22]}]
set_property PACKAGE_PIN K5 [get_ports {A[23]}]
set_property PACKAGE_PIN G34 [get_ports {A[24]}]
set_property PACKAGE_PIN H33 [get_ports {A[25]}]
set_property PACKAGE_PIN H34 [get_ports {A[26]}]
set_property PACKAGE_PIN J33 [get_ports {A[27]}]
set_property PACKAGE_PIN J34 [get_ports {A[28]}]
set_property PACKAGE_PIN K33 [get_ports {A[29]}]
set_property PACKAGE_PIN L33 [get_ports {A[30]}]
set_property PACKAGE_PIN L34 [get_ports {A[31]}]
set_property PACKAGE_PIN K2 [get_ports {AM[0]}]
set_property PACKAGE_PIN J1 [get_ports {AM[1]}]
set_property PACKAGE_PIN H1 [get_ports {AM[2]}]
set_property PACKAGE_PIN H2 [get_ports {AM[3]}]
set_property PACKAGE_PIN G1 [get_ports {AM[4]}]
set_property PACKAGE_PIN K1 [get_ports {AM[5]}]
set_property PACKAGE_PIN M6 [get_ports AS_EN]
set_property PACKAGE_PIN M5 [get_ports AS_N]
set_property PACKAGE_PIN J4 [get_ports BERR_EN]
set_property PACKAGE_PIN H3 [get_ports BERR_N]
set_property PACKAGE_PIN K30 [get_ports BG3IN_N]
set_property PACKAGE_PIN L30 [get_ports BG3OUT_EN]
set_property PACKAGE_PIN K26 [get_ports BUSRQ_EN]
set_property PACKAGE_PIN U5 [get_ports BUSY_EN]
set_property PACKAGE_PIN U2 [get_ports BUSY_N]
set_property PACKAGE_PIN T9 [get_ports BUSY_OUT]
set_property PACKAGE_PIN AA5 [get_ports CLK125F_P]
set_property PACKAGE_PIN Y6 [get_ports CLKLOOP_O]
set_property PACKAGE_PIN Y5 [get_ports CLKLOOP_I]
set_property PACKAGE_PIN Y26 [get_ports CLKPRGC]
set_property PACKAGE_PIN G31 [get_ports CLKSELX1]
set_property PACKAGE_PIN G32 [get_ports CLKSELX2]
set_property PACKAGE_PIN G10 [get_ports D_CLKAB]
set_property PACKAGE_PIN H12 [get_ports D_CLKBA]
set_property PACKAGE_PIN G9 [get_ports D_DIR]
set_property PACKAGE_PIN N9 [get_ports D_LE]
set_property PACKAGE_PIN G11 [get_ports D_OE_N]
set_property PACKAGE_PIN U4 [get_ports {D[0]}]
set_property PACKAGE_PIN T3 [get_ports {D[1]}]
set_property PACKAGE_PIN R3 [get_ports {D[2]}]
set_property PACKAGE_PIN P3 [get_ports {D[3]}]
set_property PACKAGE_PIN N3 [get_ports {D[4]}]
set_property PACKAGE_PIN M4 [get_ports {D[5]}]
set_property PACKAGE_PIN L3 [get_ports {D[6]}]
set_property PACKAGE_PIN K3 [get_ports {D[7]}]
set_property PACKAGE_PIN T2 [get_ports {D[8]}]
set_property PACKAGE_PIN R1 [get_ports {D[9]}]
set_property PACKAGE_PIN R2 [get_ports {D[10]}]
set_property PACKAGE_PIN P1 [get_ports {D[11]}]
set_property PACKAGE_PIN N1 [get_ports {D[12]}]
set_property PACKAGE_PIN N2 [get_ports {D[13]}]
set_property PACKAGE_PIN M1 [get_ports {D[14]}]
set_property PACKAGE_PIN M2 [get_ports {D[15]}]
set_property PACKAGE_PIN H24 [get_ports {D[16]}]
set_property PACKAGE_PIN H26 [get_ports {D[17]}]
set_property PACKAGE_PIN H27 [get_ports {D[18]}]
set_property PACKAGE_PIN H28 [get_ports {D[19]}]
set_property PACKAGE_PIN H29 [get_ports {D[20]}]
set_property PACKAGE_PIN H31 [get_ports {D[21]}]
set_property PACKAGE_PIN H32 [get_ports {D[22]}]
set_property PACKAGE_PIN K32 [get_ports {D[23]}]
set_property PACKAGE_PIN J24 [get_ports {D[24]}]
set_property PACKAGE_PIN J25 [get_ports {D[25]}]
set_property PACKAGE_PIN J26 [get_ports {D[26]}]
set_property PACKAGE_PIN J28 [get_ports {D[27]}]
set_property PACKAGE_PIN J29 [get_ports {D[28]}]
set_property PACKAGE_PIN J30 [get_ports {D[29]}]
set_property PACKAGE_PIN J31 [get_ports {D[30]}]
set_property PACKAGE_PIN K31 [get_ports {D[31]}]
set_property PACKAGE_PIN U6 [get_ports DS0_EN]
set_property PACKAGE_PIN T4 [get_ports DS0_N]
set_property PACKAGE_PIN R5 [get_ports DS1_EN]
set_property PACKAGE_PIN L4 [get_ports DS1_N]
set_property PACKAGE_PIN K10 [get_ports DTACK_EN]
set_property PACKAGE_PIN G2 [get_ports DTACK_FPGA]
set_property PACKAGE_PIN K11 [get_ports DTACK_N]
set_property PACKAGE_PIN AP31 [get_ports {FIBERICK}]
set_property PACKAGE_PIN AN28 [get_ports {FIBERICKB}]
set_property PACKAGE_PIN AP30 [get_ports {FIBERIDATA}]
set_property PACKAGE_PIN AN29 [get_ports {FIBERIDATAB}]
set_property PACKAGE_PIN AM29 [get_ports {FIBERRST}]
set_property PACKAGE_PIN AH24 [get_ports {FIBERRSTB}]
set_property PACKAGE_PIN AL3 [get_ports {FP6ID[0]}]
set_property PACKAGE_PIN AK3 [get_ports {FP6ID[1]}]
set_property PACKAGE_PIN AM4 [get_ports {FP6ID[2]}]
set_property PACKAGE_PIN AM2 [get_ports FP6OE]
set_property PACKAGE_PIN AP1 [get_ports FP6SEL]
set_property PACKAGE_PIN AH32 [get_ports {FP7ID[0]}]
set_property PACKAGE_PIN AL34 [get_ports {FP7ID[1]}]
set_property PACKAGE_PIN AH31 [get_ports {FP7ID[2]}]
set_property PACKAGE_PIN AD29 [get_ports FP7OE]
set_property PACKAGE_PIN AD30 [get_ports FP7SEL]
set_property PACKAGE_PIN AP11 [get_ports {FPAIN[1]}]
set_property PACKAGE_PIN AN11 [get_ports {FPAIN[2]}]
set_property PACKAGE_PIN AP10 [get_ports {FPAIN[3]}]
set_property PACKAGE_PIN AP9 [get_ports {FPAIN[4]}]
set_property PACKAGE_PIN AP8 [get_ports {FPAIN[5]}]
set_property PACKAGE_PIN AN8 [get_ports {FPAIN[6]}]
set_property PACKAGE_PIN AN7 [get_ports {FPAIN[7]}]
set_property PACKAGE_PIN AP6 [get_ports {FPAIN[8]}]
set_property PACKAGE_PIN AP5 [get_ports {FPAIN[9]}]
set_property PACKAGE_PIN AJ11 [get_ports {FPAIN[10]}]
set_property PACKAGE_PIN AP4 [get_ports {FPAIN[11]}]
set_property PACKAGE_PIN AL9 [get_ports {FPAIN[12]}]
set_property PACKAGE_PIN AP3 [get_ports {FPAIN[13]}]
set_property PACKAGE_PIN AG11 [get_ports {FPAIN[14]}]
set_property PACKAGE_PIN AN3 [get_ports {FPAIN[15]}]
set_property PACKAGE_PIN AG10 [get_ports {FPAIN[16]}]
set_property PACKAGE_PIN AN4 [get_ports {FPAIN[17]}]
set_property PACKAGE_PIN AH11 [get_ports {FPAIN[18]}]
set_property PACKAGE_PIN AM5 [get_ports {FPAIN[19]}]
set_property PACKAGE_PIN AG12 [get_ports {FPAIN[20]}]
set_property PACKAGE_PIN AM6 [get_ports {FPAIN[21]}]
set_property PACKAGE_PIN AK10 [get_ports {FPAIN[22]}]
set_property PACKAGE_PIN AN6 [get_ports {FPAIN[23]}]
set_property PACKAGE_PIN AF12 [get_ports {FPAIN[24]}]
set_property PACKAGE_PIN AL7 [get_ports {FPAIN[25]}]
set_property PACKAGE_PIN AE11 [get_ports {FPAIN[26]}]
set_property PACKAGE_PIN AM7 [get_ports {FPAIN[27]}]
set_property PACKAGE_PIN AM9 [get_ports {FPAIN[28]}]
set_property PACKAGE_PIN AN9 [get_ports {FPAIN[29]}]
set_property PACKAGE_PIN AL10 [get_ports {FPAIN[30]}]
set_property PACKAGE_PIN AM10 [get_ports {FPAIN[31]}]
set_property PACKAGE_PIN AM11 [get_ports {FPAIN[32]}]
set_property PACKAGE_PIN AH3 [get_ports {FPBIN[1]}]
set_property PACKAGE_PIN AJ3 [get_ports {FPBIN[2]}]
set_property PACKAGE_PIN AH2 [get_ports {FPBIN[3]}]
set_property PACKAGE_PIN AG4 [get_ports {FPBIN[4]}]
set_property PACKAGE_PIN AG2 [get_ports {FPBIN[5]}]
set_property PACKAGE_PIN AF3 [get_ports {FPBIN[6]}]
set_property PACKAGE_PIN AF4 [get_ports {FPBIN[7]}]
set_property PACKAGE_PIN AE3 [get_ports {FPBIN[8]}]
set_property PACKAGE_PIN AJ5 [get_ports {FPBIN[9]}]
set_property PACKAGE_PIN AL4 [get_ports {FPBIN[10]}]
set_property PACKAGE_PIN AJ4 [get_ports {FPBIN[11]}]
set_property PACKAGE_PIN AH6 [get_ports {FPBIN[12]}]
set_property PACKAGE_PIN AG6 [get_ports {FPBIN[13]}]
set_property PACKAGE_PIN AE6 [get_ports {FPBIN[14]}]
set_property PACKAGE_PIN AF7 [get_ports {FPBIN[15]}]
set_property PACKAGE_PIN AG7 [get_ports {FPBIN[16]}]
set_property PACKAGE_PIN AN1 [get_ports {FPBIN[17]}]
set_property PACKAGE_PIN AM1 [get_ports {FPBIN[18]}]
set_property PACKAGE_PIN AN2 [get_ports {FPBIN[19]}]
set_property PACKAGE_PIN AK2 [get_ports {FPBIN[20]}]
set_property PACKAGE_PIN AK1 [get_ports {FPBIN[21]}]
set_property PACKAGE_PIN AJ1 [get_ports {FPBIN[22]}]
set_property PACKAGE_PIN AH1 [get_ports {FPBIN[23]}]
set_property PACKAGE_PIN AD3 [get_ports {FPBIN[24]}]
set_property PACKAGE_PIN AH4 [get_ports {FPBIN[25]}]
set_property PACKAGE_PIN AG5 [get_ports {FPBIN[26]}]
set_property PACKAGE_PIN AF5 [get_ports {FPBIN[27]}]
set_property PACKAGE_PIN AE7 [get_ports {FPBIN[28]}]
set_property PACKAGE_PIN AE8 [get_ports {FPBIN[29]}]
set_property PACKAGE_PIN AE5 [get_ports {FPBIN[30]}]
set_property PACKAGE_PIN AD4 [get_ports {FPBIN[31]}]
set_property PACKAGE_PIN AD5 [get_ports {FPBIN[32]}]
set_property PACKAGE_PIN AL33 [get_ports {FPCIN[1]}]
set_property PACKAGE_PIN AJ26 [get_ports {FPCIN[2]}]
set_property PACKAGE_PIN AM34 [get_ports {FPCIN[3]}]
set_property PACKAGE_PIN AL24 [get_ports {FPCIN[10]}]
set_property PACKAGE_PIN AP33 [get_ports {FPCIN[11]}]
set_property PACKAGE_PIN AK31 [get_ports {FPCIN[12]}]
set_property PACKAGE_PIN AN32 [get_ports {FPCIN[13]}]
set_property PACKAGE_PIN AJ29 [get_ports {FPCIN[14]}]
set_property PACKAGE_PIN AN31 [get_ports {FPCIN[15]}]
set_property PACKAGE_PIN AL27 [get_ports {FPCIN[16]}]
set_property PACKAGE_PIN AM30 [get_ports {FPCIN[17]}]
set_property PACKAGE_PIN AK28 [get_ports {FPCIN[18]}]
set_property PACKAGE_PIN AL30 [get_ports {FPCIN[19]}]
set_property PACKAGE_PIN AK30 [get_ports {FPCIN[20]}]
set_property PACKAGE_PIN AM31 [get_ports {FPCIN[21]}]
set_property PACKAGE_PIN AJ30 [get_ports {FPCIN[22]}]
set_property PACKAGE_PIN AK32 [get_ports {FPCIN[23]}]
set_property PACKAGE_PIN AM25 [get_ports {FPCIN[24]}]
set_property PACKAGE_PIN AM32 [get_ports {FPCIN[25]}]
set_property PACKAGE_PIN AK26 [get_ports {FPCIN[26]}]
set_property PACKAGE_PIN AL32 [get_ports {FPCIN[27]}]
set_property PACKAGE_PIN AH27 [get_ports {FPCIN[28]}]
set_property PACKAGE_PIN AK33 [get_ports {FPCIN[29]}]
set_property PACKAGE_PIN AJ25 [get_ports {FPCIN[30]}]
set_property PACKAGE_PIN AJ31 [get_ports {FPCIN[31]}]
set_property PACKAGE_PIN AH26 [get_ports {FPCIN[32]}]
set_property PACKAGE_PIN AK25 [get_ports {FPCIN[4]}]
set_property PACKAGE_PIN AN34 [get_ports {FPCIN[5]}]
set_property PACKAGE_PIN AK27 [get_ports {FPCIN[6]}]
set_property PACKAGE_PIN AN33 [get_ports {FPCIN[7]}]
set_property PACKAGE_PIN AL25 [get_ports {FPCIN[8]}]
set_property PACKAGE_PIN AP34 [get_ports {FPCIN[9]}]
set_property PACKAGE_PIN AD28 [get_ports {FPDIN[1]}]
set_property PACKAGE_PIN AE28 [get_ports {FPDIN[2]}]
set_property PACKAGE_PIN AF29 [get_ports {FPDIN[3]}]
set_property PACKAGE_PIN AG29 [get_ports {FPDIN[4]}]
set_property PACKAGE_PIN AD26 [get_ports {FPDIN[5]}]
set_property PACKAGE_PIN AE27 [get_ports {FPDIN[6]}]
set_property PACKAGE_PIN AF28 [get_ports {FPDIN[7]}]
set_property PACKAGE_PIN AG27 [get_ports {FPDIN[8]}]
set_property PACKAGE_PIN AD34 [get_ports {FPDIN[9]}]
set_property PACKAGE_PIN AD33 [get_ports {FPDIN[10]}]
set_property PACKAGE_PIN AF34 [get_ports {FPDIN[11]}]
set_property PACKAGE_PIN AF33 [get_ports {FPDIN[12]}]
set_property PACKAGE_PIN AG34 [get_ports {FPDIN[13]}]
set_property PACKAGE_PIN AH34 [get_ports {FPDIN[14]}]
set_property PACKAGE_PIN AH33 [get_ports {FPDIN[15]}]
set_property PACKAGE_PIN AJ34 [get_ports {FPDIN[16]}]
set_property PACKAGE_PIN AE30 [get_ports {FPDIN[17]}]
set_property PACKAGE_PIN AF30 [get_ports {FPDIN[18]}]
set_property PACKAGE_PIN AG30 [get_ports {FPDIN[19]}]
set_property PACKAGE_PIN AH29 [get_ports {FPDIN[20]}]
set_property PACKAGE_PIN AE26 [get_ports {FPDIN[21]}]
set_property PACKAGE_PIN AF27 [get_ports {FPDIN[22]}]
set_property PACKAGE_PIN AJ28 [get_ports {FPDIN[23]}]
set_property PACKAGE_PIN AH28 [get_ports {FPDIN[24]}]
set_property PACKAGE_PIN AD31 [get_ports {FPDIN[25]}]
set_property PACKAGE_PIN AE32 [get_ports {FPDIN[26]}]
set_property PACKAGE_PIN AE33 [get_ports {FPDIN[27]}]
set_property PACKAGE_PIN AE31 [get_ports {FPDIN[28]}]
set_property PACKAGE_PIN AF32 [get_ports {FPDIN[29]}]
set_property PACKAGE_PIN AG32 [get_ports {FPDIN[30]}]
set_property PACKAGE_PIN AG31 [get_ports {FPDIN[31]}]
set_property PACKAGE_PIN AJ33 [get_ports {FPDIN[32]}]
set_property PACKAGE_PIN AF8 [get_ports {FPGAIN[1]}]
set_property PACKAGE_PIN AK7 [get_ports {FPGAIN[2]}]
set_property PACKAGE_PIN AH9 [get_ports {FPGAIN[3]}]
set_property PACKAGE_PIN AG9 [get_ports {FPGAIN[4]}]
set_property PACKAGE_PIN AJ10 [get_ports {FPGAIN[5]}]
set_property PACKAGE_PIN AJ9 [get_ports {FPGAIN[6]}]
set_property PACKAGE_PIN AL8 [get_ports {FPGAIN[7]}]
set_property PACKAGE_PIN AK8 [get_ports {FPGAIN[8]}]
set_property PACKAGE_PIN AJ8 [get_ports {FPGAOUT[1]}]
set_property PACKAGE_PIN AH7 [get_ports {FPGAOUT[2]}]
set_property PACKAGE_PIN AK6 [get_ports {FPGAOUT[3]}]
set_property PACKAGE_PIN AL5 [get_ports {FPGAOUT[4]}]
set_property PACKAGE_PIN AH8 [get_ports {FPGAOUT[5]}]
set_property PACKAGE_PIN AK5 [get_ports {FPGAOUT[6]}]
set_property PACKAGE_PIN AJ6 [get_ports {FPGAOUT[7]}]
set_property PACKAGE_PIN AL2 [get_ports {FPGAOUT[8]}]
set_property PACKAGE_PIN K6 [get_ports {GA_N[0]}]
set_property PACKAGE_PIN J6 [get_ports {GA_N[1]}]
set_property PACKAGE_PIN K7 [get_ports {GA_N[2]}]
set_property PACKAGE_PIN J8 [get_ports {GA_N[3]}]
set_property PACKAGE_PIN J9 [get_ports {GA_N[4]}]
set_property PACKAGE_PIN L5 [get_ports GAP_N]
set_property PACKAGE_PIN M7 [get_ports IACK_EN]
set_property PACKAGE_PIN K12 [get_ports IACK_I_N]
set_property PACKAGE_PIN L2 [get_ports IACK_N]
set_property PACKAGE_PIN T5 [get_ports IACK_O_EN]
set_property PACKAGE_PIN M10 [get_ports {IRQ_N[1]}]
set_property PACKAGE_PIN M11 [get_ports {IRQ_N[2]}]
set_property PACKAGE_PIN L12 [get_ports {IRQ_N[3]}]
set_property PACKAGE_PIN L9 [get_ports {IRQ_N[4]}]
set_property PACKAGE_PIN L10 [get_ports {IRQ_N[5]}]
set_property PACKAGE_PIN K8 [get_ports {IRQ_N[6]}]
set_property PACKAGE_PIN L8 [get_ports {IRQ_N[7]}]
set_property PACKAGE_PIN L7 [get_ports IRQOE_N]
set_property PACKAGE_PIN AM27 [get_ports {LEDA[1]}]
set_property PACKAGE_PIN AM26 [get_ports {LEDA[2]}]
set_property PACKAGE_PIN AG25 [get_ports {LEDA[3]}]
set_property PACKAGE_PIN AJ24 [get_ports {LEDA[4]}]
set_property PACKAGE_PIN AL28 [get_ports {LEDA[5]}]
set_property PACKAGE_PIN AG24 [get_ports {LEDA[6]}]
set_property PACKAGE_PIN AF25 [get_ports {LEDA[7]}]
set_property PACKAGE_PIN AG26 [get_ports {LEDA[8]}]
set_property PACKAGE_PIN AB5 [get_ports {MEMA[0]}]
set_property PACKAGE_PIN AC3 [get_ports {MEMA[1]}]
set_property PACKAGE_PIN AC4 [get_ports {MEMA[2]}]
set_property PACKAGE_PIN Y7 [get_ports {MEMA[3]}]
set_property PACKAGE_PIN AB7 [get_ports {MEMA[4]}]
set_property PACKAGE_PIN AA7 [get_ports {MEMA[5]}]
set_property PACKAGE_PIN AA10 [get_ports {MEMA[6]}]
set_property PACKAGE_PIN Y10 [get_ports {MEMA[7]}]
set_property PACKAGE_PIN V8 [get_ports {MEMA[8]}]
set_property PACKAGE_PIN V9 [get_ports {MEMA[9]}]
set_property PACKAGE_PIN V4 [get_ports {MEMA[10]}]
set_property PACKAGE_PIN AC2 [get_ports {MEMA[11]}]
set_property PACKAGE_PIN AC1 [get_ports {MEMA[12]}]
set_property PACKAGE_PIN AB2 [get_ports {MEMA[13]}]
set_property PACKAGE_PIN AB1 [get_ports {MEMA[14]}]
set_property PACKAGE_PIN Y2 [get_ports {MEMA[15]}]
set_property PACKAGE_PIN Y1 [get_ports {MEMA[16]}]
set_property PACKAGE_PIN W1 [get_ports {MEMA[17]}]
set_property PACKAGE_PIN W10 [get_ports {MEMA[18]}]
set_property PACKAGE_PIN V7 [get_ports {MEMA[19]}]
set_property PACKAGE_PIN AC6 [get_ports MEMCE2]
set_property PACKAGE_PIN AA8 [get_ports MEMCLK]
set_property PACKAGE_PIN V2 [get_ports {MEMD[0]}]
set_property PACKAGE_PIN V1 [get_ports {MEMD[1]}]
set_property PACKAGE_PIN W6 [get_ports {MEMD[2]}]
set_property PACKAGE_PIN Y11 [get_ports {MEMD[3]}]
set_property PACKAGE_PIN AB11 [get_ports {MEMD[4]}]
set_property PACKAGE_PIN AB6 [get_ports {MEMD[5]}]
set_property PACKAGE_PIN V3 [get_ports {MEMD[6]}]
set_property PACKAGE_PIN V6 [get_ports {MEMD[7]}]
set_property PACKAGE_PIN AC7 [get_ports {MEMD[8]}]
set_property PACKAGE_PIN AA9 [get_ports {MEMD[9]}]
set_property PACKAGE_PIN AB4 [get_ports {MEMD[10]}]
set_property PACKAGE_PIN W8 [get_ports {MEMD[11]}]
set_property PACKAGE_PIN W3 [get_ports {MEMD[12]}]
set_property PACKAGE_PIN W5 [get_ports {MEMD[13]}]
set_property PACKAGE_PIN Y3 [get_ports {MEMD[14]}]
set_property PACKAGE_PIN AA3 [get_ports {MEMD[15]}]
set_property PACKAGE_PIN W9 [get_ports MEMLDB]
set_property PACKAGE_PIN W4 [get_ports {MEMD[16]}]
set_property PACKAGE_PIN AA2 [get_ports {MEMD[17]}]
set_property PACKAGE_PIN Y8 [get_ports MEMRWB]
set_property PACKAGE_PIN AP25 [get_ports {MODINTA}]
set_property PACKAGE_PIN AN26 [get_ports {MODINTB}]
set_property PACKAGE_PIN AP26 [get_ports {MODPRSTA}]
set_property PACKAGE_PIN AN27 [get_ports {MODPRSTB}]
set_property PACKAGE_PIN AF2 [get_ports PCLKLOAD]
set_property PACKAGE_PIN AD1 [get_ports PCLKOUT1]
set_property PACKAGE_PIN AE1 [get_ports PCLKOUT2]
set_property PACKAGE_PIN AG1 [get_ports PCLKSIN1]
set_property PACKAGE_PIN AE2 [get_ports PCLKSIN2]
set_property PACKAGE_PIN AD6 [get_ports PCSWCFG]
set_property PACKAGE_PIN Y27 [get_ports PMEMCE_N]
set_property PACKAGE_PIN V28 [get_ports PMEMD0]
set_property PACKAGE_PIN V29 [get_ports PMEMD1]
set_property PACKAGE_PIN V26 [get_ports PMEMD2]
set_property PACKAGE_PIN V27 [get_ports PMEMD3]
set_property PACKAGE_PIN K27 [get_ports RETRY_N]
set_property PACKAGE_PIN K25 [get_ports RETRY_OE]
set_property PACKAGE_PIN P25 [get_ports SDLINKF]
set_property PACKAGE_PIN P9 [get_ports STATA_IN]
set_property PACKAGE_PIN R8 [get_ports STATA_OUT]
set_property PACKAGE_PIN U10 [get_ports STATB_IN]
set_property PACKAGE_PIN G29 [get_ports {SWA[19]}]
set_property PACKAGE_PIN G27 [get_ports {SWA[20]}]
set_property PACKAGE_PIN G26 [get_ports {SWA[21]}]
set_property PACKAGE_PIN G25 [get_ports {SWA[22]}]
set_property PACKAGE_PIN G24 [get_ports {SWA[23]}]
set_property PACKAGE_PIN G30 [get_ports SWM1]
set_property PACKAGE_PIN T25 [get_ports SYNCFI]
set_property PACKAGE_PIN AC8 [get_ports {SYNCODEI_N}]
set_property PACKAGE_PIN AC9 [get_ports {SYNCODEI_P}]
set_property PACKAGE_PIN AB9 [get_ports {SYNCODEO_N}]
set_property PACKAGE_PIN AB10 [get_ports {SYNCODEO_P}]
set_property PACKAGE_PIN L28 [get_ports SYSFAIL_EN]
set_property PACKAGE_PIN L29 [get_ports SYSFAIL_N]
set_property PACKAGE_PIN J3 [get_ports SYSRESET_N]
set_property PACKAGE_PIN P4 [get_ports SYSRST_EN]
set_property PACKAGE_PIN AL29 [get_ports {TIAMSEL}]
set_property PACKAGE_PIN AF23 [get_ports {TIBMSEL}]
set_property PACKAGE_PIN R25 [get_ports TOKENFI]
set_property PACKAGE_PIN N24 [get_ports TOKENFO]
set_property PACKAGE_PIN T24 [get_ports TRIG1F]
set_property PACKAGE_PIN N26 [get_ports TRIG2F]
set_property PACKAGE_PIN P24 [get_ports TRIGFO]
set_property PACKAGE_PIN U25 [get_ports {VMERA[1]}]
set_property PACKAGE_PIN R26 [get_ports {VMERA[2]}]
set_property PACKAGE_PIN R27 [get_ports {VMERA[3]}]
set_property PACKAGE_PIN N28 [get_ports {VMERA[4]}]
set_property PACKAGE_PIN P28 [get_ports {VMERA[5]}]
set_property PACKAGE_PIN R28 [get_ports {VMERA[6]}]
set_property PACKAGE_PIN T27 [get_ports {VMERA[7]}]
set_property PACKAGE_PIN T28 [get_ports {VMERA[8]}]
set_property PACKAGE_PIN U29 [get_ports {VMERA[9]}]
set_property PACKAGE_PIN W28 [get_ports {VMERA[10]}]
set_property PACKAGE_PIN Y30 [get_ports {VMERA[11]}]
set_property PACKAGE_PIN AA29 [get_ports {VMERA[12]}]
set_property PACKAGE_PIN AB29 [get_ports {VMERA[13]}]
set_property PACKAGE_PIN U24 [get_ports {VMERA[14]}]
set_property PACKAGE_PIN W25 [get_ports {VMERA[15]}]
set_property PACKAGE_PIN U27 [get_ports {VMERA[16]}]
set_property PACKAGE_PIN Y25 [get_ports {VMERA[17]}]
set_property PACKAGE_PIN N33 [get_ports {VMERA[18]}]
set_property PACKAGE_PIN P33 [get_ports {VMERA[19]}]
set_property PACKAGE_PIN T32 [get_ports {VMERA[20]}]
set_property PACKAGE_PIN U32 [get_ports {VMERA[21]}]
set_property PACKAGE_PIN AA25 [get_ports {VMERA[22]}]
set_property PACKAGE_PIN Y28 [get_ports {VMERA[23]}]
set_property PACKAGE_PIN AA27 [get_ports {VMERA[24]}]
set_property PACKAGE_PIN AA28 [get_ports {VMERA[25]}]
set_property PACKAGE_PIN AB26 [get_ports {VMERA[26]}]
set_property PACKAGE_PIN AC31 [get_ports {VMERA[27]}]
set_property PACKAGE_PIN AC32 [get_ports {VMERA[28]}]
set_property PACKAGE_PIN P30 [get_ports {VMERC[1]}]
set_property PACKAGE_PIN R32 [get_ports {VMERC[2]}]
set_property PACKAGE_PIN U31 [get_ports {VMERC[3]}]
set_property PACKAGE_PIN V31 [get_ports {VMERC[4]}]
set_property PACKAGE_PIN W30 [get_ports {VMERC[5]}]
set_property PACKAGE_PIN Y31 [get_ports {VMERC[6]}]
set_property PACKAGE_PIN AB31 [get_ports {VMERC[7]}]
set_property PACKAGE_PIN AB30 [get_ports {VMERC[8]}]
set_property PACKAGE_PIN AC29 [get_ports {VMERC[9]}]
set_property PACKAGE_PIN AC28 [get_ports {VMERC[10]}]
set_property PACKAGE_PIN P34 [get_ports {VMERC[11]}]
set_property PACKAGE_PIN U34 [get_ports {VMERC[12]}]
set_property PACKAGE_PIN W34 [get_ports {VMERC[13]}]
set_property PACKAGE_PIN AA34 [get_ports {VMERC[14]}]
set_property PACKAGE_PIN AB34 [get_ports {VMERC[15]}]
set_property PACKAGE_PIN U26 [get_ports {VMERC[16]}]
set_property PACKAGE_PIN M32 [get_ports {VMERC[17]}]
set_property PACKAGE_PIN N32 [get_ports {VMERC[18]}]
set_property PACKAGE_PIN P31 [get_ports {VMERC[19]}]
set_property PACKAGE_PIN R33 [get_ports {VMERC[20]}]
set_property PACKAGE_PIN T33 [get_ports {VMERC[21]}]
set_property PACKAGE_PIN V32 [get_ports {VMERC[22]}]
set_property PACKAGE_PIN V33 [get_ports {VMERC[23]}]
set_property PACKAGE_PIN W31 [get_ports {VMERC[24]}]
set_property PACKAGE_PIN Y32 [get_ports {VMERC[25]}]
set_property PACKAGE_PIN AA32 [get_ports {VMERC[26]}]
set_property PACKAGE_PIN AA33 [get_ports {VMERC[27]}]
set_property PACKAGE_PIN AB32 [get_ports {VMERC[28]}]
set_property PACKAGE_PIN N27 [get_ports {VMERD[1]}]
set_property PACKAGE_PIN N29 [get_ports {VMERD[2]}]
set_property PACKAGE_PIN M30 [get_ports {VMERD[3]}]
set_property PACKAGE_PIN M31 [get_ports {VMERD[4]}]
set_property PACKAGE_PIN M34 [get_ports {VMERD[5]}]
set_property PACKAGE_PIN N34 [get_ports {VMERD[6]}]
set_property PACKAGE_PIN T34 [get_ports {VMERD[7]}]
set_property PACKAGE_PIN V34 [get_ports {VMERD[8]}]
set_property PACKAGE_PIN P26 [get_ports {VMERZ[1]}]
set_property PACKAGE_PIN M27 [get_ports {VMERZ[2]}]
set_property PACKAGE_PIN N31 [get_ports {VMERZ[3]}]
set_property PACKAGE_PIN T30 [get_ports {VMERZ[4]}]
set_property PACKAGE_PIN W24 [get_ports {VMERZ[5]}]
set_property PACKAGE_PIN AA30 [get_ports {VMERZ[6]}]
set_property PACKAGE_PIN T29 [get_ports {VMERZ[7]}]
set_property PACKAGE_PIN W29 [get_ports {VMERZ[8]}]
set_property PACKAGE_PIN AB27 [get_ports {VMERZ[9]}]
set_property PACKAGE_PIN AC34 [get_ports {VMERZ[10]}]
set_property PACKAGE_PIN AB25 [get_ports {VMERZ[11]}]
set_property PACKAGE_PIN M29 [get_ports {VMERZ[12]}]
set_property PACKAGE_PIN P29 [get_ports {VMERZ[13]}]
set_property PACKAGE_PIN R31 [get_ports {VMERZ[14]}]
set_property PACKAGE_PIN R30 [get_ports {VMERZ[15]}]
set_property PACKAGE_PIN U30 [get_ports {VMERZ[16]}]
set_property PACKAGE_PIN U1 [get_ports WRITE_EN]
set_property PACKAGE_PIN N4 [get_ports WRITE_N]

