{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700178098082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700178098082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 20:41:37 2023 " "Processing started: Thu Nov 16 20:41:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700178098082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700178098082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letter-fpga -c letter " "Command: quartus_map --read_settings_files=on --write_settings_files=off letter-fpga -c letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700178098082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700178098450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_counter-SYN " "Found design unit 1: clock_counter-SYN" {  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098841 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Found entity 1: clock_counter" {  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/letter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/letter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 letter-letter_arc " "Found design unit 1: letter-letter_arc" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""} { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/mux.vhd " "Entity \"mux\" obtained from \"src/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1700178098845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "src/counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifier-decodifier_arch " "Found design unit 1: decodifier-decodifier_arch" {  } { { "src/decodifier.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/decodifier.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifier " "Found entity 1: decodifier" {  } { { "src/decodifier.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/decodifier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arch " "Found design unit 1: adder-adder_arch" {  } { { "src/adder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/adder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-fliflop_arch " "Found design unit 1: flipflop-fliflop_arch" {  } { { "src/flipflop.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "src/flipflop.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder_behav " "Found design unit 1: fulladder-fulladder_behav" {  } { { "src/fulladder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098857 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "src/fulladder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178098857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178098857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letter " "Elaborating entity \"letter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700178098925 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..3\] letter.vhd(14) " "Using initial value X (don't care) for net \"LEDG\[7..3\]\" at letter.vhd(14)" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700178098925 "|letter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:clock_counter1 " "Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:clock_counter1\"" {  } { { "src/letter.vhd" "clock_counter1" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/clock_counter.vhd" "LPM_COUNTER_component" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178098977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178098977 ""}  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700178098977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cmh " "Found entity 1: cntr_cmh" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/dev/digital-circuits/letter-fpga/db/cntr_cmh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700178099033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700178099033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cmh clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component\|cntr_cmh:auto_generated " "Elaborating entity \"cntr_cmh\" for hierarchy \"clock_counter:clock_counter1\|lpm_counter:LPM_COUNTER_component\|cntr_cmh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "src/letter.vhd" "mux1" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "src/letter.vhd" "counter1" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nQ3 counter.vhd(22) " "Verilog HDL or VHDL warning at counter.vhd(22): object \"nQ3\" assigned a value but never read" {  } { { "src/counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700178099037 "|letter|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop counter:counter1\|flipflop:flipflop1 " "Elaborating entity \"flipflop\" for hierarchy \"counter:counter1\|flipflop:flipflop1\"" {  } { { "src/counter.vhd" "flipflop1" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "src/letter.vhd" "adder1" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout3 adder.vhd(23) " "Verilog HDL or VHDL warning at adder.vhd(23): object \"cout3\" assigned a value but never read" {  } { { "src/adder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700178099045 "|letter|adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder:adder1\|fulladder:fulladder1 " "Elaborating entity \"fulladder\" for hierarchy \"adder:adder1\|fulladder:fulladder1\"" {  } { { "src/adder.vhd" "fulladder1" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodifier decodifier:decodifier1 " "Elaborating entity \"decodifier\" for hierarchy \"decodifier:decodifier1\"" {  } { { "src/letter.vhd" "decodifier1" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700178099057 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:mux1\|OTPT " "Found clock multiplexer mux:mux1\|OTPT" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1700178099125 "|letter|mux:mux1|OTPT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1700178099125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700178099357 "|letter|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700178099357 "|letter|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700178099357 "|letter|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700178099357 "|letter|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700178099357 "|letter|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700178099357 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700178099385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700178099549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700178099585 "|letter|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700178099585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700178099585 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700178099585 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700178099585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700178099585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700178099608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 20:41:39 2023 " "Processing ended: Thu Nov 16 20:41:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700178099608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700178099608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700178099608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700178099608 ""}
