 Timing Path to i_0_1_316/B1 
  
 Path Start Point : enable 
 Path End Point   : i_0_1_316 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    enable                       Rise  0.2000 0.0000 0.1000 2.07043    0.699202 2.76963           1       100      c             | 
|    CLOCK_slh__c3966/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000            0.77983                                                   | 
|    CLOCK_slh__c3966/Z CLKBUF_X1 Rise  0.2480 0.0480 0.0100 0.15435    0.699202 0.853552          1       100                    | 
|    CLOCK_slh__c3970/A CLKBUF_X1 Rise  0.2480 0.0000 0.0100            0.77983                                                   | 
|    CLOCK_slh__c3970/Z CLKBUF_X1 Rise  0.2890 0.0410 0.0170 5.51488    0.699202 6.21409           1       100                    | 
|    CLOCK_slh__c3971/A CLKBUF_X1 Rise  0.2890 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c3971/Z CLKBUF_X1 Rise  0.3380 0.0490 0.0220 7.41248    0.699202 8.11168           1       100                    | 
|    CLOCK_slh__c3972/A CLKBUF_X1 Rise  0.3380 0.0000 0.0220            0.77983                                                   | 
|    CLOCK_slh__c3972/Z CLKBUF_X1 Rise  0.3690 0.0310 0.0070 0.171982   0.699202 0.871184          1       100                    | 
|    CLOCK_slh__c3980/A CLKBUF_X1 Rise  0.3690 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c3980/Z CLKBUF_X1 Rise  0.4130 0.0440 0.0210 7.26477    0.699202 7.96397           1       100                    | 
|    CLOCK_slh__c3981/A CLKBUF_X1 Rise  0.4130 0.0000 0.0210            0.77983                                                   | 
|    CLOCK_slh__c3981/Z CLKBUF_X1 Rise  0.4600 0.0470 0.0190 6.16209    0.699202 6.86129           1       100                    | 
|    CLOCK_slh__c3982/A CLKBUF_X1 Rise  0.4600 0.0000 0.0190            0.77983                                                   | 
|    CLOCK_slh__c3982/Z CLKBUF_X1 Rise  0.5090 0.0490 0.0200 6.90016    0.699202 7.59936           1       100                    | 
|    CLOCK_slh__c3990/A CLKBUF_X1 Rise  0.5090 0.0000 0.0200            0.77983                                                   | 
|    CLOCK_slh__c3990/Z CLKBUF_X1 Rise  0.5400 0.0310 0.0060 0.115445   0.699202 0.814647          1       100                    | 
|    CLOCK_slh__c3991/A CLKBUF_X1 Rise  0.5400 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c3991/Z CLKBUF_X1 Rise  0.5800 0.0400 0.0180 5.86857    0.699202 6.56777           1       100                    | 
|    CLOCK_slh__c3992/A CLKBUF_X1 Rise  0.5800 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c3992/Z CLKBUF_X1 Rise  0.6110 0.0310 0.0070 0.410583   0.699202 1.10979           1       100                    | 
|    CLOCK_slh__c4000/A CLKBUF_X1 Rise  0.6110 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c4000/Z CLKBUF_X1 Rise  0.6500 0.0390 0.0170 5.16408    0.699202 5.86329           1       100                    | 
|    CLOCK_slh__c4001/A CLKBUF_X1 Rise  0.6500 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c4001/Z CLKBUF_X1 Rise  0.6940 0.0440 0.0170 5.38592    0.699202 6.08512           1       100                    | 
|    CLOCK_slh__c4002/A CLKBUF_X1 Rise  0.6940 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c4002/Z CLKBUF_X1 Rise  0.7230 0.0290 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c4006/A CLKBUF_X1 Rise  0.7230 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c4006/Z CLKBUF_X1 Rise  0.7640 0.0410 0.0190 6.27158    0.699202 6.97079           1       100                    | 
|    CLOCK_slh__c4007/A CLKBUF_X1 Rise  0.7640 0.0000 0.0190            0.77983                                                   | 
|    CLOCK_slh__c4007/Z CLKBUF_X1 Rise  0.8100 0.0460 0.0190 6.06137    0.699202 6.76057           1       100                    | 
|    CLOCK_slh__c4008/A CLKBUF_X1 Rise  0.8100 0.0000 0.0190            0.77983                                                   | 
|    CLOCK_slh__c4008/Z CLKBUF_X1 Rise  0.8400 0.0300 0.0070 0.179864   0.699202 0.879066          1       100                    | 
|    CLOCK_slh__c4012/A CLKBUF_X1 Rise  0.8400 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c4012/Z CLKBUF_X1 Rise  0.8810 0.0410 0.0190 6.05975    0.699202 6.75895           1       100                    | 
|    CLOCK_slh__c4013/A CLKBUF_X1 Rise  0.8810 0.0000 0.0190            0.77983                                                   | 
|    CLOCK_slh__c4013/Z CLKBUF_X1 Rise  0.9300 0.0490 0.0210 7.04622    0.699202 7.74542           1       100                    | 
|    CLOCK_slh__c4014/A CLKBUF_X1 Rise  0.9300 0.0000 0.0210            0.77983                                                   | 
|    CLOCK_slh__c4014/Z CLKBUF_X1 Rise  0.9610 0.0310 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c4018/A CLKBUF_X1 Rise  0.9610 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c4018/Z CLKBUF_X1 Rise  0.9860 0.0250 0.0070 0.321006   0.699202 1.02021           1       100                    | 
|    CLOCK_slh__c4019/A CLKBUF_X1 Rise  0.9860 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c4019/Z CLKBUF_X1 Rise  1.0120 0.0260 0.0060 0.219539   0.699202 0.918741          1       100                    | 
|    CLOCK_slh__c4020/A CLKBUF_X1 Rise  1.0120 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c4020/Z CLKBUF_X1 Rise  1.0360 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c4024/A CLKBUF_X1 Rise  1.0360 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c4024/Z CLKBUF_X1 Rise  1.0620 0.0260 0.0070 0.487168   0.699202 1.18637           1       100                    | 
|    CLOCK_slh__c4025/A CLKBUF_X1 Rise  1.0620 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c4025/Z CLKBUF_X1 Rise  1.0870 0.0250 0.0060 0.174621   0.699202 0.873824          1       100                    | 
|    CLOCK_slh__c4026/A CLKBUF_X1 Rise  1.0870 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c4026/Z CLKBUF_X1 Rise  1.1120 0.0250 0.0060 0.150949   0.699202 0.850151          1       100                    | 
|    sph__c4660/A       CLKBUF_X1 Rise  1.1120 0.0000 0.0060            0.77983                                                   | 
|    sph__c4660/Z       CLKBUF_X1 Rise  1.1380 0.0260 0.0070 0.563156   0.699202 1.26236           1       100                    | 
|    sph__c4661/A       CLKBUF_X1 Rise  1.1380 0.0000 0.0070            0.77983                                                   | 
|    sph__c4661/Z       CLKBUF_X1 Rise  1.1710 0.0330 0.0120 1.98656    1.44682  3.43338           1       100                    | 
|    i_0_1_316/B1       AOI21_X1  Rise  1.1710 0.0000 0.0120            1.647                                       F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_0_1_316/B2 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 0.155253 1.42116 1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                    F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182 17.9219           2       100      F    K        | 
|    i_0_1_316/B2         AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.0750 1.0750 | 
| data required time                       |  1.0750        | 
|                                          |                | 
| data arrival time                        |  1.1710        | 
| data required time                       | -1.0750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to Res_reg[0]/D 
  
 Path Start Point : A_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A          CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z          CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2                  AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN                  AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A         INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN        INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_in_reg[0]/G                 DLH_X2    Rise  0.1650 0.0040 0.0620          0.987008                                    F             | 
|    A_in_reg[0]/Q                 DLH_X2    Rise  0.2460 0.0810 0.0200 2.73405  10.1726  12.9066           3       100      F             | 
|    firstStage/A[0]                         Rise  0.2460 0.0000                                                                           | 
|    firstStage/i_0_21/A           INV_X2    Rise  0.2460 0.0000 0.0200          3.25089                                                   | 
|    firstStage/i_0_21/ZN          INV_X2    Fall  0.3040 0.0580 0.0420 27.3533  49.8923  77.2456           32      100                    | 
|    firstStage/i_0_2/A2           NOR2_X1   Fall  0.3090 0.0050 0.0420          1.56385                                                   | 
|    firstStage/i_0_2/ZN           NOR2_X1   Rise  0.3740 0.0650 0.0380 1.08054  5.3145   6.39503           4       100                    | 
|    firstStage/normalizedWires[0]           Rise  0.3740 0.0000                                                                           | 
|    i_0_1_0/A2                    AND2_X1   Rise  0.3740 0.0000 0.0380          0.97463                                                   | 
|    i_0_1_0/ZN                    AND2_X1   Rise  0.4130 0.0390 0.0090 0.819856 0.869621 1.68948           1       100                    | 
|    Res_reg[0]/D                  DLH_X1    Rise  0.4130 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[0]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[0]/G         DLH_X1    Fall  0.1310 0.0030 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1310 0.1310 | 
| library hold check                       |  0.0300 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2530        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : A_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                Rise  0.0000  0.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A                                     CLKBUF_X3 Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z                                     CLKBUF_X3 Rise  0.0660  0.0660 0.0200             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2                                             AOI21_X1  Rise  0.0660  0.0000 0.0200                      1.67685                                     F             | 
|    i_0_1_316/ZN                                             AOI21_X1  Fall  0.0930  0.0270 0.0150             0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A                                    INV_X4    Fall  0.0930  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN                                   INV_X4    Rise  0.1610  0.0680 0.0620             40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                                                                       | 
|    A_in_reg[0]/G                                            DLH_X2    Rise  0.1650  0.0040 0.0620                      0.987008                                    F             | 
|    A_in_reg[0]/Q                                            DLH_X2    Rise  0.2460  0.0810 0.0200             2.73405  10.1726  12.9066           3       100      F             | 
|    firstStage/A[0]                                                    Rise  0.2460  0.0000                                                                                       | 
|    firstStage/i_0_21/A                                      INV_X2    Rise  0.2460  0.0000 0.0200                      3.25089                                                   | 
|    firstStage/i_0_21/ZN                                     INV_X2    Fall  0.3040  0.0580 0.0420             27.3533  49.8923  77.2456           32      100                    | 
|    firstStage/i_0_64/A2                                     NOR2_X1   Fall  0.3090  0.0050 0.0420                      1.56385                                                   | 
|    firstStage/i_0_64/ZN                                     NOR2_X1   Rise  0.3600  0.0510 0.0250             0.438298 3.23838  3.67668           2       100                    | 
|    firstStage/normalizedWires[65]                                     Rise  0.3600  0.0000                                                                                       | 
|    secondStage/normalizedWires[65]                                    Rise  0.3600  0.0000                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/B[1]                     Rise  0.3600  0.0000                                                                         A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_1_fa/B           Rise  0.3600  0.0000                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_1_fa/  XOR2_X1   Rise  0.3600  0.0000 0.0250                      2.36355                                                   | 
| i_0_0/B                                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_1_fa/  XOR2_X1   Fall  0.3960  0.0360 0.0190             3.38272  5.85588  9.2386            4       100                    | 
| i_0_0/Z                                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_1_fa/            Fall  0.3960  0.0000                                                                                       | 
| SUM                                                                                                                                                                              | 
|    secondStage/genblk2_0_parallelAdderStage1/result[1]                Fall  0.3960  0.0000                                                                         A             | 
|    secondStage/Res[1]                                                 Fall  0.3960  0.0000                                                                                       | 
|    i_0_1_6/A                                                INV_X1    Fall  0.3950 -0.0010 0.0190    -0.0010           1.54936                                                   | 
|    i_0_1_6/ZN                                               INV_X1    Rise  0.4120  0.0170 0.0090             0.23734  1.56451  1.80185           1       100                    | 
|    i_0_1_4/A2                                               OAI22_X1  Rise  0.4120  0.0000 0.0090                      1.58424                                                   | 
|    i_0_1_4/ZN                                               OAI22_X1  Fall  0.4240  0.0120 0.0060             0.2982   0.869621 1.16782           1       100                    | 
|    Res_reg[1]/D                                             DLH_X1    Fall  0.4240  0.0000 0.0060                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[1]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[50]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[50] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_in_reg[31]/G         DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    A_in_reg[31]/Q         DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027 23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A          BUF_X32   Fall  0.2720 0.0000 0.0320          23.5725                                                   | 
|    drc_ipo_c26/Z          BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577  126.238  161.095           45      100                    | 
|    i_0_1_242/A            XNOR2_X2  Fall  0.3170 0.0030 0.0100          3.80206                                                   | 
|    i_0_1_242/ZN           XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1065/A2          OR3_X1    Rise  0.3550 0.0000 0.0170          0.940092                                                  | 
|    slo__c1065/ZN          OR3_X1    Rise  0.3870 0.0320 0.0100 1.35308  1.56385  2.91692           1       100                    | 
|    sgo__sro_c39/A2        NOR2_X1   Rise  0.3870 0.0000 0.0100          1.65135                                                   | 
|    sgo__sro_c39/ZN        NOR2_X1   Fall  0.3990 0.0120 0.0050 0.450321 2.93833  3.38865           1       100                    | 
|    sgo__sro_c40/A         AOI21_X2  Fall  0.3990 0.0000 0.0050          2.93833                                                   | 
|    sgo__sro_c40/ZN        AOI21_X2  Rise  0.4250 0.0260 0.0140 1.31681  1.54936  2.86617           1       100                    | 
|    i_0_1_264/A            INV_X1    Rise  0.4250 0.0000 0.0140          1.70023                                                   | 
|    i_0_1_264/ZN           INV_X1    Fall  0.4320 0.0070 0.0050 0.221398 0.869621 1.09102           1       100                    | 
|    Res_reg[50]/D          DLH_X1    Fall  0.4320 0.0000 0.0050          0.869621                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[50]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[50]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0320 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4320        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2650        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_slo__c2764/A      INV_X8    Fall  0.4140 0.0010 0.0070          10.8                                                      | 
|    CLOCK_slo__c2764/ZN     INV_X8    Rise  0.4290 0.0150 0.0090 5.18478  15.2014  20.3862           3       100                    | 
|    i_0_1_10/A1             OAI22_X1  Rise  0.4290 0.0000 0.0090          1.67104                                                   | 
|    i_0_1_10/ZN             OAI22_X1  Fall  0.4400 0.0110 0.0050 0.572515 0.869621 1.44214           1       100                    | 
|    Res_reg[3]/D            DLH_X1    Fall  0.4400 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[3]/G         DLH_X1    Fall  0.1310 0.0030 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1310 0.1310 | 
| library hold check                       |  0.0330 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2770        | 
-------------------------------------------------------------


 Timing Path to Res_reg[37]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[37] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_114/A1            OAI22_X1  Rise  0.4380 0.0020 0.0170          1.67104                                                   | 
|    i_0_1_114/ZN            OAI22_X1  Fall  0.4500 0.0120 0.0060 0.230455 0.869621 1.10008           1       100                    | 
|    Res_reg[37]/D           DLH_X1    Fall  0.4500 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[37]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[37]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[43]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[43] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_129/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_129/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.313748 0.869621 1.18337           1       100                    | 
|    Res_reg[43]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[43]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[43]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[47]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[47] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_141/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_141/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0070 0.530928 0.869621 1.40055           1       100                    | 
|    Res_reg[47]/D           DLH_X1    Fall  0.4520 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[47]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[47]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[48]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[48] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_300/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_300/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.421381 0.869621 1.291             1       100                    | 
|    Res_reg[48]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[48]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[48]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[52]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[52] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_303/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_303/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.321556 0.869621 1.19118           1       100                    | 
|    Res_reg[52]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[52]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[52]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[44]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[44] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_132/A1            OAI22_X2  Rise  0.4390 0.0030 0.0170          3.13297                                                   | 
|    i_0_1_132/ZN            OAI22_X2  Fall  0.4510 0.0120 0.0060 0.909667 0.869621 1.77929           1       100                    | 
|    Res_reg[44]/D           DLH_X1    Fall  0.4510 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[44]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[44]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[36]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[36] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_111/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_111/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.360877 0.869621 1.2305            1       100                    | 
|    Res_reg[36]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[36]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[36]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[42]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[42] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_126/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_126/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0070 0.462927 0.869621 1.33255           1       100                    | 
|    Res_reg[42]/D           DLH_X1    Fall  0.4520 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[42]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[42]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[46]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[46] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_138/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_138/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.284798 0.869621 1.15442           1       100                    | 
|    Res_reg[46]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[46]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[46]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[41]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[41] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_123/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_123/ZN            OAI22_X1  Fall  0.4510 0.0120 0.0060 0.129065 0.869621 0.998686          1       100                    | 
|    Res_reg[41]/D           DLH_X1    Fall  0.4510 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[41]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[41]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[40]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[40] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_120/A1            OAI22_X1  Rise  0.4390 0.0030 0.0170          1.67104                                                   | 
|    i_0_1_120/ZN            OAI22_X1  Fall  0.4520 0.0130 0.0060 0.301708 0.869621 1.17133           1       100                    | 
|    Res_reg[40]/D           DLH_X1    Fall  0.4520 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[40]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[40]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[30]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_93/A1             OAI22_X1  Rise  0.4410 0.0050 0.0170          1.67104                                                   | 
|    i_0_1_93/ZN             OAI22_X1  Fall  0.4530 0.0120 0.0060 0.199098 0.869621 1.06872           1       100                    | 
|    Res_reg[30]/D           DLH_X1    Fall  0.4530 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[30]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[34]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[34] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_105/A1            OAI22_X1  Rise  0.4400 0.0040 0.0170          1.67104                                                   | 
|    i_0_1_105/ZN            OAI22_X1  Fall  0.4530 0.0130 0.0060 0.257237 0.869621 1.12686           1       100                    | 
|    Res_reg[34]/D           DLH_X1    Fall  0.4530 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[34]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[34]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[45]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[45] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    slo__sro_c1048/B1       OAI22_X2  Rise  0.4390 0.0030 0.0170          3.1607                                                    | 
|    slo__sro_c1048/ZN       OAI22_X2  Fall  0.4540 0.0150 0.0060 0.282768 0.869621 1.15239           1       100                    | 
|    Res_reg[45]/D           DLH_X1    Fall  0.4540 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[45]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[45]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[32]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[32] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_99/A1             OAI22_X1  Rise  0.4410 0.0050 0.0170          1.67104                                                   | 
|    i_0_1_99/ZN             OAI22_X1  Fall  0.4540 0.0130 0.0070 0.495611 0.869621 1.36523           1       100                    | 
|    Res_reg[32]/D           DLH_X1    Fall  0.4540 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[32]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[32]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2860        | 
-------------------------------------------------------------


 Timing Path to Res_reg[33]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[33] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_102/A1            OAI22_X1  Rise  0.4400 0.0040 0.0170          1.67104                                                   | 
|    i_0_1_102/ZN            OAI22_X1  Fall  0.4530 0.0130 0.0060 0.250646 0.869621 1.12027           1       100                    | 
|    Res_reg[33]/D           DLH_X1    Fall  0.4530 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[33]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[33]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[35]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[35] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_108/A1            OAI22_X1  Rise  0.4400 0.0040 0.0170          1.67104                                                   | 
|    i_0_1_108/ZN            OAI22_X1  Fall  0.4530 0.0130 0.0060 0.415808 0.869621 1.28543           1       100                    | 
|    Res_reg[35]/D           DLH_X1    Fall  0.4530 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[35]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[35]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_84/A1             OAI22_X1  Rise  0.4420 0.0060 0.0170          1.67104                                                   | 
|    i_0_1_84/ZN             OAI22_X1  Fall  0.4540 0.0120 0.0050 0.224041 0.869621 1.09366           1       100                    | 
|    Res_reg[27]/D           DLH_X1    Fall  0.4540 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[27]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_87/A1             OAI22_X1  Rise  0.4410 0.0050 0.0170          1.67104                                                   | 
|    i_0_1_87/ZN             OAI22_X1  Fall  0.4540 0.0130 0.0050 0.348184 0.869621 1.2178            1       100                    | 
|    Res_reg[28]/D           DLH_X1    Fall  0.4540 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[28]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_90/A1             OAI22_X1  Rise  0.4410 0.0050 0.0170          1.67104                                                   | 
|    i_0_1_90/ZN             OAI22_X1  Fall  0.4540 0.0130 0.0060 0.359199 0.869621 1.22882           1       100                    | 
|    Res_reg[29]/D           DLH_X1    Fall  0.4540 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[29]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_345/A2            NAND2_X1  Fall  0.4270 0.0010 0.0080            1.50228                                                   | 
|    i_0_1_345/ZN            NAND2_X1  Rise  0.4430 0.0160 0.0080 0.23806    1.5292   1.76726           1       100                    | 
|    i_0_1_344/A1            NAND2_X1  Rise  0.4430 0.0000 0.0080            1.59903                                                   | 
|    i_0_1_344/ZN            NAND2_X1  Fall  0.4540 0.0110 0.0060 0.388687   0.869621 1.25831           1       100                    | 
|    Res_reg[61]/D           DLH_X1    Fall  0.4540 0.0000 0.0060            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[61]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0320 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_81/A1             OAI22_X1  Rise  0.4420 0.0060 0.0170          1.67104                                                   | 
|    i_0_1_81/ZN             OAI22_X1  Fall  0.4550 0.0130 0.0050 0.270257 0.869621 1.13988           1       100                    | 
|    Res_reg[26]/D           DLH_X1    Fall  0.4550 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[26]/G        DLH_X1    Fall  0.1350 0.0070 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1350 0.1350 | 
| library hold check                       |  0.0330 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to Res_reg[63]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[63] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    slo__mro_c626/A2        NAND2_X1  Fall  0.4270 0.0010 0.0080            1.50228                                                   | 
|    slo__mro_c626/ZN        NAND2_X1  Rise  0.4440 0.0170 0.0090 0.626909   1.50228  2.12919           1       100                    | 
|    slo__mro_c627/A2        NAND2_X1  Rise  0.4440 0.0000 0.0090            1.6642                                                    | 
|    slo__mro_c627/ZN        NAND2_X1  Fall  0.4570 0.0130 0.0070 0.620299   1.10965  1.72995           1       100                    | 
|    Res_reg[63]/D           DLH_X2    Fall  0.4570 0.0000 0.0070            1.10965                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[63]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[63]/G        DLH_X2    Fall  0.1360 0.0080 0.0510                      0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0340 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_96/A1             OAI22_X1  Rise  0.4410 0.0050 0.0170          1.67104                                                   | 
|    i_0_1_96/ZN             OAI22_X1  Fall  0.4540 0.0130 0.0070 0.534699 0.869621 1.40432           1       100                    | 
|    Res_reg[31]/D           DLH_X1    Fall  0.4540 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[31]/G        DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_72/A1             OAI22_X1  Rise  0.4420 0.0060 0.0170          1.67104                                                   | 
|    i_0_1_72/ZN             OAI22_X1  Fall  0.4550 0.0130 0.0050 0.290524 0.869621 1.16015           1       100                    | 
|    Res_reg[23]/D           DLH_X1    Fall  0.4550 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[23]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_75/A1             OAI22_X1  Rise  0.4420 0.0060 0.0170          1.67104                                                   | 
|    i_0_1_75/ZN             OAI22_X1  Fall  0.4550 0.0130 0.0050 0.248942 0.869621 1.11856           1       100                    | 
|    Res_reg[24]/D           DLH_X1    Fall  0.4550 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[24]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[55]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[55] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_15/A2             AOI22_X2  Fall  0.4270 0.0010 0.0080            2.96461                                                   | 
|    i_0_1_15/ZN             AOI22_X2  Rise  0.4500 0.0230 0.0130 0.175136   2.94332  3.11845           1       100                    | 
|    opt_ipo_c1804/A         INV_X2    Rise  0.4500 0.0000 0.0130            3.25089                                                   | 
|    opt_ipo_c1804/ZN        INV_X2    Fall  0.4560 0.0060 0.0040 0.599068   0.869621 1.46869           1       100                    | 
|    Res_reg[55]/D           DLH_X1    Fall  0.4560 0.0000 0.0040            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[55]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[55]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0320 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_63/A1             OAI22_X1  Rise  0.4430 0.0070 0.0170          1.67104                                                   | 
|    i_0_1_63/ZN             OAI22_X1  Fall  0.4560 0.0130 0.0050 0.254351 0.869621 1.12397           1       100                    | 
|    Res_reg[20]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[20]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2900        | 
-------------------------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_69/A1             OAI22_X1  Rise  0.4430 0.0070 0.0170          1.67104                                                   | 
|    i_0_1_69/ZN             OAI22_X1  Fall  0.4560 0.0130 0.0060 0.417209 0.869621 1.28683           1       100                    | 
|    Res_reg[22]/D           DLH_X1    Fall  0.4560 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[22]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2900        | 
-------------------------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_78/A1             OAI22_X1  Rise  0.4420 0.0060 0.0170          1.67104                                                   | 
|    i_0_1_78/ZN             OAI22_X1  Fall  0.4550 0.0130 0.0060 0.424141 0.869621 1.29376           1       100                    | 
|    Res_reg[25]/D           DLH_X1    Fall  0.4550 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[25]/G        DLH_X1    Fall  0.1320 0.0040 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1320 0.1320 | 
| library hold check                       |  0.0330 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_57/A1             OAI22_X1  Rise  0.4430 0.0070 0.0170          1.67104                                                   | 
|    i_0_1_57/ZN             OAI22_X1  Fall  0.4560 0.0130 0.0050 0.333388 0.869621 1.20301           1       100                    | 
|    Res_reg[18]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[18]/G        DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_54/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_54/ZN             OAI22_X1  Fall  0.4560 0.0120 0.0050 0.155507 0.869621 1.02513           1       100                    | 
|    Res_reg[17]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[17]/G        DLH_X1    Fall  0.1320 0.0040 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1320 0.1320 | 
| library hold check                       |  0.0330 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_60/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_60/ZN             OAI22_X1  Fall  0.4560 0.0120 0.0050 0.226301 0.869621 1.09592           1       100                    | 
|    Res_reg[19]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[19]/G        DLH_X1    Fall  0.1320 0.0040 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1320 0.1320 | 
| library hold check                       |  0.0330 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_7/A1              OAI22_X1  Rise  0.4450 0.0090 0.0170          1.67104                                                   | 
|    i_0_1_7/ZN              OAI22_X1  Fall  0.4570 0.0120 0.0050 0.198516 0.869621 1.06814           1       100                    | 
|    Res_reg[2]/D            DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[2]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_20/A1             OAI22_X2  Rise  0.4450 0.0090 0.0170          3.13297                                                   | 
|    i_0_1_20/ZN             OAI22_X2  Fall  0.4570 0.0120 0.0050 0.380749 0.869621 1.25037           1       100                    | 
|    Res_reg[6]/D            DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[6]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_30/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_30/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0050 0.237073 0.869621 1.10669           1       100                    | 
|    Res_reg[9]/D            DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[9]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_36/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_36/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0060 0.489344 0.869621 1.35896           1       100                    | 
|    Res_reg[11]/D           DLH_X1    Fall  0.4570 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[11]/G        DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_39/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_39/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0060 0.411322 0.869621 1.28094           1       100                    | 
|    Res_reg[12]/D           DLH_X1    Fall  0.4570 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[12]/G        DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_51/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_51/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0050 0.346    0.869621 1.21562           1       100                    | 
|    Res_reg[16]/D           DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[16]/G        DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_33/A1             OAI22_X2  Rise  0.4450 0.0090 0.0170          3.13297                                                   | 
|    i_0_1_33/ZN             OAI22_X2  Fall  0.4560 0.0110 0.0050 0.110167 0.869621 0.979788          1       100                    | 
|    Res_reg[10]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[10]/G        DLH_X1    Fall  0.1310 0.0030 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1310 0.1310 | 
| library hold check                       |  0.0330 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_45/A1             OAI22_X2  Rise  0.4450 0.0090 0.0170          3.13297                                                   | 
|    i_0_1_45/ZN             OAI22_X2  Fall  0.4560 0.0110 0.0050 0.31144  0.869621 1.18106           1       100                    | 
|    Res_reg[14]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[14]/G        DLH_X1    Fall  0.1310 0.0030 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1310 0.1310 | 
| library hold check                       |  0.0330 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_48/A1             OAI22_X2  Rise  0.4450 0.0090 0.0170          3.13297                                                   | 
|    i_0_1_48/ZN             OAI22_X2  Fall  0.4560 0.0110 0.0050 0.263689 0.869621 1.13331           1       100                    | 
|    Res_reg[15]/D           DLH_X1    Fall  0.4560 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[15]/G        DLH_X1    Fall  0.1310 0.0030 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1310 0.1310 | 
| library hold check                       |  0.0330 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_27/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_27/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0050 0.282391 0.869621 1.15201           1       100                    | 
|    Res_reg[8]/D            DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[8]/G         DLH_X1    Fall  0.1320 0.0040 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1320 0.1320 | 
| library hold check                       |  0.0330 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_42/A1             OAI22_X1  Rise  0.4440 0.0080 0.0170          1.67104                                                   | 
|    i_0_1_42/ZN             OAI22_X1  Fall  0.4570 0.0130 0.0060 0.392276 0.869621 1.2619            1       100                    | 
|    Res_reg[13]/D           DLH_X1    Fall  0.4570 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[13]/G        DLH_X1    Fall  0.1320 0.0040 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1320 0.1320 | 
| library hold check                       |  0.0330 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_13/A1             OAI22_X1  Rise  0.4450 0.0090 0.0170          1.67104                                                   | 
|    i_0_1_13/ZN             OAI22_X1  Fall  0.4580 0.0130 0.0050 0.256035 0.869621 1.12566           1       100                    | 
|    Res_reg[4]/D            DLH_X1    Fall  0.4580 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[4]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4580        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_17/A1             OAI22_X1  Rise  0.4450 0.0090 0.0170          1.67104                                                   | 
|    i_0_1_17/ZN             OAI22_X1  Fall  0.4580 0.0130 0.0060 0.29055  0.869621 1.16017           1       100                    | 
|    Res_reg[5]/D            DLH_X1    Fall  0.4580 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[5]/G         DLH_X1    Fall  0.1330 0.0050 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1330 0.1330 | 
| library hold check                       |  0.0330 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4580        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[58]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[58] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_slo__c2764/A      INV_X8    Fall  0.4140 0.0010 0.0070          10.8                                                      | 
|    CLOCK_slo__c2764/ZN     INV_X8    Rise  0.4290 0.0150 0.0090 5.18478  15.2014  20.3862           3       100                    | 
|    CLOCK_slo__c3686/A      INV_X2    Rise  0.4290 0.0000 0.0090          3.25089                                                   | 
|    CLOCK_slo__c3686/ZN     INV_X2    Fall  0.4370 0.0080 0.0050 2.98638  1.5292   4.51557           1       100                    | 
|    i_0_1_307/A1            NAND2_X1  Fall  0.4370 0.0000 0.0050          1.5292                                                    | 
|    i_0_1_307/ZN            NAND2_X1  Rise  0.4500 0.0130 0.0080 0.411446 1.51857  1.93002           1       100                    | 
|    i_0_1_306/A             OAI21_X1  Rise  0.4500 0.0000 0.0080          1.67072                                                   | 
|    i_0_1_306/ZN            OAI21_X1  Fall  0.4630 0.0130 0.0060 0.630101 0.869621 1.49972           1       100                    | 
|    Res_reg[58]/D           DLH_X1    Fall  0.4630 0.0000 0.0060          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[58]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[58]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4630        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2940        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    B_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    B_in_reg[31]/Q          DLH_X1    Rise  0.2560 0.0910 0.0300 0.361114 10.9969  11.358            1       100      F             | 
|    drc_ipo_c27/A           BUF_X16   Rise  0.2560 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c27/Z           BUF_X16   Rise  0.2990 0.0430 0.0220 36.4966  94.5787  131.075           44      100                    | 
|    i_0_1_242/B             XNOR2_X2  Rise  0.3170 0.0180 0.0220          4.83694                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Fall  0.3420 0.0250 0.0120 1.98798  5.61308  7.60106           4       100                    | 
|    slo__c1173/A2           NOR2_X2   Fall  0.3420 0.0000 0.0120          3.17833                                                   | 
|    slo__c1173/ZN           NOR2_X2   Rise  0.3720 0.0300 0.0160 0.59799  2.94332  3.5413            1       100                    | 
|    opt_ipo_c1909/A         INV_X2    Rise  0.3720 0.0000 0.0160          3.25089                                                   | 
|    opt_ipo_c1909/ZN        INV_X2    Fall  0.3840 0.0120 0.0070 0.53529  5.69802  6.23331           1       100                    | 
|    CLOCK_slo__sro_c2788/A1 NAND2_X4  Fall  0.3840 0.0000 0.0070          5.69802                                                   | 
|    CLOCK_slo__sro_c2788/ZN NAND2_X4  Rise  0.4000 0.0160 0.0100 0.316931 10.8     11.1169           1       100                    | 
|    CLOCK_slo__sro_c2789/A  INV_X8    Rise  0.4000 0.0000 0.0100          11.8107                                                   | 
|    CLOCK_slo__sro_c2789/ZN INV_X8    Fall  0.4130 0.0130 0.0070 0.873821 33.8141  34.6879           2       100                    | 
|    CLOCK_sgo__c2073/A      INV_X16   Fall  0.4130 0.0000 0.0070          23.0141                                                   | 
|    CLOCK_sgo__c2073/ZN     INV_X16   Rise  0.4360 0.0230 0.0170 14.8917  85.1023  99.994            46      100                    | 
|    i_0_1_24/A1             OAI22_X2  Rise  0.4450 0.0090 0.0170          3.13297                                                   | 
|    i_0_1_24/ZN             OAI22_X2  Fall  0.4570 0.0120 0.0050 0.418866 0.869621 1.28849           1       100                    | 
|    Res_reg[7]/D            DLH_X1    Fall  0.4570 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[7]/G         DLH_X1    Fall  0.1300 0.0020 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1300 0.1300 | 
| library hold check                       |  0.0330 0.1630 | 
| data required time                       |  0.1630        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1630        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2950        | 
-------------------------------------------------------------


 Timing Path to Res_reg[60]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[60] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_270/B1            AOI22_X2  Fall  0.4270 0.0010 0.0080            2.93437                                                   | 
|    i_0_1_270/ZN            AOI22_X2  Rise  0.4550 0.0280 0.0110 0.257765   1.54936  1.80712           1       100                    | 
|    opt_ipo_c1826/A         INV_X1    Rise  0.4550 0.0000 0.0110            1.70023                                                   | 
|    opt_ipo_c1826/ZN        INV_X1    Fall  0.4620 0.0070 0.0040 0.294882   0.869621 1.1645            1       100                    | 
|    Res_reg[60]/D           DLH_X1    Fall  0.4620 0.0000 0.0040            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[60]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[60]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0320 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4620        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2950        | 
-------------------------------------------------------------


 Timing Path to Res_reg[38]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[38] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_145/B2            OAI21_X2  Rise  0.4480 0.0010 0.0180            3.32894                                                   | 
|    i_0_1_145/ZN            OAI21_X2  Fall  0.4640 0.0160 0.0040 0.177844   0.869621 1.04747           1       100                    | 
|    Res_reg[38]/D           DLH_X1    Fall  0.4640 0.0000 0.0040            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[38]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[38]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4640        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2950        | 
-------------------------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Rise  0.0660 0.0000 0.0200          1.67685                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048 5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Fall  0.0930 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Rise  0.1610 0.0680 0.0620 40.3022  57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_in_reg[31]/G         DLH_X1    Rise  0.1650 0.0040 0.0620          0.985498                                    F             | 
|    A_in_reg[31]/Q         DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027 23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A          BUF_X32   Fall  0.2720 0.0000 0.0320          23.5725                                                   | 
|    drc_ipo_c26/Z          BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577  126.238  161.095           45      100                    | 
|    i_0_1_242/A            XNOR2_X2  Fall  0.3170 0.0030 0.0100          3.80206                                                   | 
|    i_0_1_242/ZN           XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798  5.61308  7.60106           4       100                    | 
|    slo__sro_c1095/A1      OR2_X1    Rise  0.3550 0.0000 0.0170          0.946814                                                  | 
|    slo__sro_c1095/ZN      OR2_X1    Rise  0.3870 0.0320 0.0120 0.742014 3.22572  3.96774           1       100                    | 
|    slo__sro_c1096/A2      OR2_X4    Rise  0.3870 0.0000 0.0120          3.45466                                                   | 
|    slo__sro_c1096/ZN      OR2_X4    Rise  0.4200 0.0330 0.0140 2.49828  17.0043  19.5026           3       100                    | 
|    hfn_ipo_c24/A          BUF_X16   Rise  0.4210 0.0010 0.0140          12.4108                                                   | 
|    hfn_ipo_c24/Z          BUF_X16   Rise  0.4470 0.0260 0.0100 7.80345  36.1033  43.9067           23      100                    | 
|    i_0_1_66/B1            OAI22_X1  Rise  0.4490 0.0020 0.0100          1.66545                                                   | 
|    i_0_1_66/ZN            OAI22_X1  Fall  0.4620 0.0130 0.0040 0.24753  0.869621 1.11715           1       100                    | 
|    Res_reg[21]/D          DLH_X1    Fall  0.4620 0.0000 0.0040          0.869621                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[21]/G        DLH_X1    Fall  0.1340 0.0060 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1340 0.1340 | 
| library hold check                       |  0.0330 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.4620        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to Res_reg[51]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[51] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_265/B1            AOI22_X1  Fall  0.4260 0.0000 0.0080            1.55298                                                   | 
|    i_0_1_265/ZN            AOI22_X1  Rise  0.4570 0.0310 0.0140 0.346117   1.54936  1.89548           1       100                    | 
|    i_0_1_267/A             INV_X1    Rise  0.4570 0.0000 0.0140            1.70023                                                   | 
|    i_0_1_267/ZN            INV_X1    Fall  0.4640 0.0070 0.0050 0.376391   0.869621 1.24601           1       100                    | 
|    Res_reg[51]/D           DLH_X1    Fall  0.4640 0.0000 0.0050            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[51]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[51]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4640        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to Res_reg[59]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[59] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_358/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_358/ZN            OAI21_X1  Fall  0.4670 0.0190 0.0060 0.628777   1.10965  1.73843           1       100                    | 
|    Res_reg[59]/D           DLH_X2    Fall  0.4670 0.0000 0.0060            1.10965                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[59]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[59]/G        DLH_X2    Fall  0.1370 0.0090 0.0510                      0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0350 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.4670        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to Res_reg[49]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[49] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_313/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_313/ZN            OAI21_X1  Fall  0.4660 0.0180 0.0050 0.266575   0.869621 1.1362            1       100                    | 
|    Res_reg[49]/D           DLH_X1    Fall  0.4660 0.0000 0.0050            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[49]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[49]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4660        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2970        | 
-------------------------------------------------------------


 Timing Path to Res_reg[56]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[56] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_331/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_331/ZN            OAI21_X1  Fall  0.4660 0.0180 0.0050 0.395413   0.869621 1.26503           1       100                    | 
|    Res_reg[56]/D           DLH_X1    Fall  0.4660 0.0000 0.0050            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[56]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[56]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0330 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4660        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2970        | 
-------------------------------------------------------------


 Timing Path to Res_reg[62]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[62] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_274/B2            AOI22_X2  Fall  0.4270 0.0010 0.0080            3.23306                                                   | 
|    i_0_1_274/ZN            AOI22_X2  Rise  0.4580 0.0310 0.0110 0.167423   1.54936  1.71678           1       100                    | 
|    i_0_1_275/A             INV_X1    Rise  0.4580 0.0000 0.0110            1.70023                                                   | 
|    i_0_1_275/ZN            INV_X1    Fall  0.4650 0.0070 0.0040 0.29786    0.869621 1.16748           1       100                    | 
|    Res_reg[62]/D           DLH_X1    Fall  0.4650 0.0000 0.0040            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[62]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[62]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0320 0.1680 | 
| data required time                       |  0.1680        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.1680        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2980        | 
-------------------------------------------------------------


 Timing Path to Res_reg[57]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[57] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    slo__xsl_c417/A         INV_X4    Rise  0.4130 0.0000 0.0100            6.25843                                                   | 
|    slo__xsl_c417/ZN        INV_X4    Fall  0.4260 0.0130 0.0080 4.50524    16.9226  21.4279           7       100                    | 
|    i_0_1_268/B2            AOI22_X2  Fall  0.4270 0.0010 0.0080            3.23306                                                   | 
|    i_0_1_268/ZN            AOI22_X2  Rise  0.4590 0.0320 0.0110 0.39425    1.54936  1.94361           1       100                    | 
|    i_0_1_269/A             INV_X1    Rise  0.4590 0.0000 0.0110            1.70023                                                   | 
|    i_0_1_269/ZN            INV_X1    Fall  0.4660 0.0070 0.0040 0.484876   0.869621 1.3545            1       100                    | 
|    Res_reg[57]/D           DLH_X1    Fall  0.4660 0.0000 0.0040            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[57]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[57]/G        DLH_X1    Fall  0.1370 0.0090 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1370 0.1370 | 
| library hold check                       |  0.0320 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4660        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2980        | 
-------------------------------------------------------------


 Timing Path to Res_reg[53]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[53] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_322/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_322/ZN            OAI21_X1  Fall  0.4660 0.0180 0.0050 0.497443   0.869621 1.36706           1       100                    | 
|    Res_reg[53]/D           DLH_X1    Fall  0.4660 0.0000 0.0050            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[53]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[53]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4660        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2980        | 
-------------------------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_325/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_325/ZN            OAI21_X1  Fall  0.4670 0.0190 0.0060 0.80471    0.869621 1.67433           1       100                    | 
|    Res_reg[54]/D           DLH_X1    Fall  0.4670 0.0000 0.0060            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[54]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0340 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4670        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2980        | 
-------------------------------------------------------------


 Timing Path to Res_reg[39]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[39] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 0.155253   1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A    CLKBUF_X3 Rise  0.0000 0.0000 0.1000            1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z    CLKBUF_X3 Rise  0.0660 0.0660 0.0200 10.2901    7.10795  17.398            2       100      F    K        | 
|    i_0_1_316/B2            AOI21_X1  Rise  0.0660 0.0000 0.0200            1.67685                                     F             | 
|    i_0_1_316/ZN            AOI21_X1  Fall  0.0930 0.0270 0.0150 0.201048   5.70005  5.9011            1       100      F    K        | 
|    CTS_L3_remove_c1990/A   INV_X4    Fall  0.0930 0.0000 0.0150            5.70005                                     F             | 
|    CTS_L3_remove_c1990/ZN  INV_X4    Rise  0.1610 0.0680 0.0620 40.3022    57.1385  97.4407           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_in_reg[31]/G          DLH_X1    Rise  0.1650 0.0040 0.0620            0.985498                                    F             | 
|    A_in_reg[31]/Q          DLH_X1    Fall  0.2720 0.1070 0.0320 0.420027   23.5725  23.9926           1       100      F             | 
|    drc_ipo_c26/A           BUF_X32   Fall  0.2720 0.0000 0.0320            23.5725                                                   | 
|    drc_ipo_c26/Z           BUF_X32   Fall  0.3140 0.0420 0.0100 34.8577    126.238  161.095           45      100                    | 
|    i_0_1_242/A             XNOR2_X2  Fall  0.3170 0.0030 0.0100            3.80206                                                   | 
|    i_0_1_242/ZN            XNOR2_X2  Rise  0.3550 0.0380 0.0170 1.98798    5.61308  7.60106           4       100                    | 
|    CLOCK_slo__sro_c3035/A1 OR2_X1    Rise  0.3550 0.0000 0.0170            0.946814                                                  | 
|    CLOCK_slo__sro_c3035/ZN OR2_X1    Rise  0.3850 0.0300 0.0110 0.00752997 3.22572  3.23325           1       100                    | 
|    CLOCK_slo__sro_c3036/A2 OR2_X4    Rise  0.3850 0.0000 0.0110            3.45466                                                   | 
|    CLOCK_slo__sro_c3036/ZN OR2_X4    Rise  0.4130 0.0280 0.0100 0.864686   11.5102  12.3749           2       100                    | 
|    hfn_ipo_c25/A           BUF_X8    Rise  0.4130 0.0000 0.0100            6.58518                                                   | 
|    hfn_ipo_c25/Z           BUF_X8    Rise  0.4470 0.0340 0.0180 9.04496    43.5121  52.557            27      100                    | 
|    i_0_1_117/B2            OAI21_X1  Rise  0.4480 0.0010 0.0180            1.57189                                                   | 
|    i_0_1_117/ZN            OAI21_X1  Fall  0.4670 0.0190 0.0060 0.659853   0.869621 1.52947           1       100                    | 
|    Res_reg[39]/D           DLH_X1    Fall  0.4670 0.0000 0.0060            0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[39]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Rise  0.0670 0.0670 0.0200             10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Rise  0.0690 0.0020 0.0200    0.0010            5.95497                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Fall  0.1280 0.0590 0.0510             32.0866  63.0749  95.1615           64      100      F    K        | 
|    Res_reg[39]/G        DLH_X1    Fall  0.1360 0.0080 0.0510                      0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1360 0.1360 | 
| library hold check                       |  0.0330 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.4670        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2990        | 
-------------------------------------------------------------


 Timing Path to OVF 
  
 Path Start Point : A[31] 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[31]                           Rise  0.2000 0.0000 0.1000 0.362658 23.0141 23.3767           1       100      c             | 
|    CLOCK_opt_ipo_c1940/A  INV_X16  Rise  0.2000 0.0000 0.1000          25.2281                                                  | 
|    CLOCK_opt_ipo_c1940/ZN INV_X16  Fall  0.2010 0.0010 0.0170 1.08735  7.02846 8.1158            2       100                    | 
|    i_0_1_217/A2           NAND2_X4 Fall  0.2010 0.0000 0.0170          5.61536                                                  | 
|    i_0_1_217/ZN           NAND2_X4 Rise  0.2200 0.0190 0.0060 0.31948  3.80206 4.12154           1       100                    | 
|    i_0_1_223/A            XNOR2_X2 Rise  0.2200 0.0000 0.0060          4.00378                                                  | 
|    i_0_1_223/ZN           XNOR2_X2 Fall  0.2400 0.0200 0.0130 0.328272 10      10.3283           1       100                    | 
|    OVF                             Fall  0.2400 0.0000 0.0130          10                                         c             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.42116 1.57642           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.2400         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.4400         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[31]/D 
  
 Path Start Point : A[31] 
 Path End Point   : A_in_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[31]                          Rise  0.2000 0.0000 0.1000 0.362658 23.0141  23.3767           1       100      c             | 
|    CLOCK_opt_ipo_c1940/A  INV_X16 Rise  0.2000 0.0000 0.1000          25.2281                                                   | 
|    CLOCK_opt_ipo_c1940/ZN INV_X16 Fall  0.2010 0.0010 0.0170 1.08735  7.02846  8.1158            2       100                    | 
|    i_0_1_3/A1             NOR2_X1 Fall  0.2010 0.0000 0.0170          1.41309                                                   | 
|    i_0_1_3/ZN             NOR2_X1 Rise  0.2250 0.0240 0.0130 0.162654 0.869621 1.03227           1       100                    | 
|    A_in_reg[31]/D         DLH_X1  Rise  0.2250 0.0000 0.0130          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[31]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[31]/G         DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0270 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2250         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0060         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : A_in_reg[0] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    A[0]                  Rise  0.2000 0.0000 0.1000 0.593488 3.22374 3.81723           1       100      c             | 
|    i_0_1_151/A2  AND2_X4 Rise  0.2000 0.0000 0.1000          3.5365                                                   | 
|    i_0_1_151/ZN  AND2_X4 Rise  0.2390 0.0390 0.0060 0.173488 1.10965 1.28314           1       100                    | 
|    A_in_reg[0]/D DLH_X2  Rise  0.2390 0.0000 0.0060          1.16101                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[0]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[0]/G          DLH_X2    Fall  1.1920 0.0050 0.0350          0.889862                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2390         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0220         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[8]                  Rise  0.2000 0.0000 0.1000 1.21568  3.22374  4.43942           1       100      c             | 
|    i_0_1_159/A2  AND2_X4 Rise  0.2000 0.0000 0.1000          3.5365                                                    | 
|    i_0_1_159/ZN  AND2_X4 Rise  0.2390 0.0390 0.0070 0.117432 0.869621 0.987053          1       100                    | 
|    A_in_reg[8]/D DLH_X1  Rise  0.2390 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[8]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[8]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2390         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0220         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : A_in_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[25]                  Rise  0.2000 0.0000 0.1000 1.41734  0.894119 2.31146           1       100      c             | 
|    i_0_1_176/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_176/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.194347 0.869621 1.06397           1       100                    | 
|    A_in_reg[25]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[25]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[25]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : A_in_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[26]                  Rise  0.2000 0.0000 0.1000 1.34027  0.894119 2.23439           1       100      c             | 
|    i_0_1_177/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_177/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.14739  0.869621 1.01701           1       100                    | 
|    A_in_reg[26]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[26]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[26]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : A_in_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[27]                  Rise  0.2000 0.0000 0.1000 1.4572   0.894119 2.35132           1       100      c             | 
|    i_0_1_178/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_178/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.185254 0.869621 1.05488           1       100                    | 
|    A_in_reg[27]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[27]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[27]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : A_in_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[29]                  Rise  0.2000 0.0000 0.1000 2.25989  0.894119 3.15401           1       100      c             | 
|    i_0_1_180/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_180/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.273223 0.869621 1.14284           1       100                    | 
|    A_in_reg[29]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[29]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[29]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : A_in_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[30]                  Rise  0.2000 0.0000 0.1000 2.41334  0.894119 3.30746           1       100      c             | 
|    i_0_1_181/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_181/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.190453 0.869621 1.06007           1       100                    | 
|    A_in_reg[30]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[30]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[30]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : B_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[15]                  Rise  0.2000 0.0000 0.1000 0.34056  0.894119 1.23468           1       100      c             | 
|    i_0_1_200/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_200/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.215412 0.869621 1.08503           1       100                    | 
|    B_in_reg[15]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[15]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[15]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : B_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[16]                  Rise  0.2000 0.0000 0.1000 1.01678  0.894119 1.91089           1       100      c             | 
|    i_0_1_201/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_201/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.178901 0.869621 1.04852           1       100                    | 
|    B_in_reg[16]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[16]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[16]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : B_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[17]                  Rise  0.2000 0.0000 0.1000 0.679227 0.894119 1.57335           1       100      c             | 
|    i_0_1_202/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_202/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.152279 0.869621 1.0219            1       100                    | 
|    B_in_reg[17]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[17]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[17]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[19]                  Rise  0.2000 0.0000 0.1000 0.384533 0.894119 1.27865           1       100      c             | 
|    i_0_1_204/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_204/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.210554 0.869621 1.08017           1       100                    | 
|    B_in_reg[19]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[19]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[19]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : B_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[22]                  Rise  0.2000 0.0000 0.1000 0.340332 0.894119 1.23445           1       100      c             | 
|    i_0_1_207/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_207/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.213172 0.869621 1.08279           1       100                    | 
|    B_in_reg[22]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[22]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[22]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_in_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[25]                  Rise  0.2000 0.0000 0.1000 1.09187  0.894119 1.98599           1       100      c             | 
|    i_0_1_210/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_210/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.158519 0.869621 1.02814           1       100                    | 
|    B_in_reg[25]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[25]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[25]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : B_in_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[27]                  Rise  0.2000 0.0000 0.1000 0.320143 0.894119 1.21426           1       100      c             | 
|    i_0_1_212/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_212/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.19786  0.869621 1.06748           1       100                    | 
|    B_in_reg[27]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[27]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[27]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : B_in_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[28]                  Rise  0.2000 0.0000 0.1000 0.394678 0.894119 1.2888            1       100      c             | 
|    i_0_1_213/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_213/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.138747 0.869621 1.00837           1       100                    | 
|    B_in_reg[28]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[28]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[28]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : B_in_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[29]                  Rise  0.2000 0.0000 0.1000 0.591149 0.894119 1.48527           1       100      c             | 
|    i_0_1_214/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_214/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.180886 0.869621 1.05051           1       100                    | 
|    B_in_reg[29]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[29]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[29]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_in_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[30]                  Rise  0.2000 0.0000 0.1000 0.965075 0.894119 1.85919           1       100      c             | 
|    i_0_1_215/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_215/ZN   AND2_X1 Rise  0.2440 0.0440 0.0070 0.142313 0.869621 1.01193           1       100                    | 
|    B_in_reg[30]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[30]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[30]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0250         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : A_in_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[28]                  Rise  0.2000 0.0000 0.1000 2.11665  0.894119 3.01077           1       100      c             | 
|    i_0_1_179/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_179/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.255928 0.869621 1.12555           1       100                    | 
|    A_in_reg[28]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[28]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[28]/G         DLH_X1    Fall  1.1930 0.0060 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1930 -0.8070 | 
| library hold check                       |  0.0250 -0.7820 | 
| data required time                       | -0.7820         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7820         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[18]                  Rise  0.2000 0.0000 0.1000 0.391093 0.894119 1.28521           1       100      c             | 
|    i_0_1_203/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_203/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.292849 0.869621 1.16247           1       100                    | 
|    B_in_reg[18]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[18]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[18]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[20]                  Rise  0.2000 0.0000 0.1000 0.494119 0.894119 1.38824           1       100      c             | 
|    i_0_1_205/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_205/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.338232 0.869621 1.20785           1       100                    | 
|    B_in_reg[20]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[20]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[20]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : B_in_reg[21] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[21]                  Rise  0.2000 0.0000 0.1000 0.274822 0.894119 1.16894           1       100      c             | 
|    i_0_1_206/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_206/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.264105 1.10965  1.37376           1       100                    | 
|    B_in_reg[21]/D DLH_X2  Rise  0.2450 0.0000 0.0080          1.16101                                     F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[21]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[21]/G         DLH_X2    Fall  1.1940 0.0070 0.0350          0.889862                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_in_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[23]                  Rise  0.2000 0.0000 0.1000 0.290989 0.894119 1.18511           1       100      c             | 
|    i_0_1_208/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_208/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.315134 0.869621 1.18476           1       100                    | 
|    B_in_reg[23]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[23]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[23]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : B_in_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[24]                  Rise  0.2000 0.0000 0.1000 0.937338 0.894119 1.83146           1       100      c             | 
|    i_0_1_209/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_209/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.279124 0.869621 1.14875           1       100                    | 
|    B_in_reg[24]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[24]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[24]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : B_in_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[26]                  Rise  0.2000 0.0000 0.1000 0.526693 0.894119 1.42081           1       100      c             | 
|    i_0_1_211/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_211/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.28507  0.869621 1.15469           1       100                    | 
|    B_in_reg[26]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[26]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[26]/G         DLH_X1    Fall  1.1940 0.0070 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1940 -0.8060 | 
| library hold check                       |  0.0250 -0.7810 | 
| data required time                       | -0.7810         | 
|                                          |                 | 
| data arrival time                        |  0.2450         | 
| data required time                       |  0.7810         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0260         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[5]                  Rise  0.2000 0.0000 0.1000 1.09242  0.894119 1.98654           1       100      c             | 
|    i_0_1_156/A2  AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_156/ZN  AND2_X1 Rise  0.2440 0.0440 0.0070 0.216876 0.869621 1.0865            1       100                    | 
|    A_in_reg[5]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[5]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[5]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[10]                  Rise  0.2000 0.0000 0.1000 1.13533  0.894119 2.02945           1       100      c             | 
|    i_0_1_161/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_161/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.222751 0.869621 1.09237           1       100                    | 
|    A_in_reg[10]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[10]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[10]/G         DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[11]                  Rise  0.2000 0.0000 0.1000 0.594613 0.894119 1.48873           1       100      c             | 
|    i_0_1_162/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_162/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.179437 0.869621 1.04906           1       100                    | 
|    A_in_reg[11]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[11]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[11]/G         DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : A_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[12]                  Rise  0.2000 0.0000 0.1000 0.378628 0.894119 1.27275           1       100      c             | 
|    i_0_1_163/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_163/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.245787 0.869621 1.11541           1       100                    | 
|    A_in_reg[12]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[12]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[12]/G         DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[22]                  Rise  0.2000 0.0000 0.1000 2.29448  0.894119 3.1886            1       100      c             | 
|    i_0_1_173/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_173/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.256432 0.869621 1.12605           1       100                    | 
|    A_in_reg[22]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[22]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    A_in_reg[22]/G         DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : B_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[5]                  Rise  0.2000 0.0000 0.1000 4.05236  0.894119 4.94648           1       100      c             | 
|    i_0_1_190/A2  AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_190/ZN  AND2_X1 Rise  0.2440 0.0440 0.0080 0.256613 0.869621 1.12623           1       100                    | 
|    B_in_reg[5]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[5]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[5]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[6]                  Rise  0.2000 0.0000 0.1000 3.36785  0.894119 4.26197           1       100      c             | 
|    i_0_1_191/A2  AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_191/ZN  AND2_X1 Rise  0.2440 0.0440 0.0070 0.162302 0.869621 1.03192           1       100                    | 
|    B_in_reg[6]/D DLH_X1  Rise  0.2440 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[6]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[6]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : B_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[8]                  Rise  0.2000 0.0000 0.1000 4.16324  0.894119 5.05736           1       100      c             | 
|    i_0_1_193/A2  AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_193/ZN  AND2_X1 Rise  0.2440 0.0440 0.0080 0.171192 0.869621 1.04081           1       100                    | 
|    B_in_reg[8]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[8]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[8]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[9]/D 
  
 Path Start Point : B[9] 
 Path End Point   : B_in_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[9]                  Rise  0.2000 0.0000 0.1000 4.71636  0.894119 5.61048           1       100      c             | 
|    i_0_1_194/A2  AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_194/ZN  AND2_X1 Rise  0.2440 0.0440 0.0080 0.222629 0.869621 1.09225           1       100                    | 
|    B_in_reg[9]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[9]/G 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.0000 1.0000 0.1000 0.155253 1.42116  1.57642           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z   CLKBUF_X3 Fall  1.0750 0.0750 0.0200 10.2901  7.63182  17.9219           2       100      F    K        | 
|    i_0_1_316/B2           AOI21_X1  Fall  1.0750 0.0000 0.0200          1.40993                                     F             | 
|    i_0_1_316/ZN           AOI21_X1  Rise  1.1350 0.0600 0.0500 0.201048 6.25843  6.45947           1       100      F    K        | 
|    CTS_L3_remove_c1990/A  INV_X4    Rise  1.1350 0.0000 0.0500          6.25843                                     F             | 
|    CTS_L3_remove_c1990/ZN INV_X4    Fall  1.1870 0.0520 0.0350 40.3023  63.102   103.404           64      100      F    K        | 
|    B_in_reg[9]/G          DLH_X1    Fall  1.1920 0.0050 0.0350          0.894119                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1920 -0.8080 | 
| library hold check                       |  0.0250 -0.7830 | 
| data required time                       | -0.7830         | 
|                                          |                 | 
| data arrival time                        |  0.2440         | 
| data required time                       |  0.7830         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0270         | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 658M, CVMEM - 2232M, PVMEM - 2513M)
