#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60e3d7ec8750 .scope module, "tb_simple_cpu" "tb_simple_cpu" 2 3;
 .timescale -9 -10;
v0x60e3d7f29030_0 .net "ac", 7 0, v0x60e3d7ebfc60_0;  1 drivers
v0x60e3d7f29110_0 .net "addr", 7 0, v0x60e3d7f26c90_0;  1 drivers
v0x60e3d7f291d0_0 .var "clk", 0 0;
v0x60e3d7f29270_0 .var "data_in", 15 0;
v0x60e3d7f29310_0 .net "file_en", 0 0, v0x60e3d7f26ff0_0;  1 drivers
v0x60e3d7f293b0_0 .var "initial_addr", 7 0;
v0x60e3d7f29450_0 .net "operation", 3 0, v0x60e3d7f27360_0;  1 drivers
v0x60e3d7f29510_0 .net "pc_en", 0 0, L_0x60e3d7f02af0;  1 drivers
v0x60e3d7f295b0_0 .var "rst", 0 0;
S_0x60e3d7ec88e0 .scope module, "CPU" "simple_cpu" 2 16, 3 2 0, S_0x60e3d7ec8750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 8 "ac";
    .port_info 4 /OUTPUT 1 "file_en";
    .port_info 5 /INPUT 8 "initial_addr";
    .port_info 6 /OUTPUT 8 "addr";
    .port_info 7 /OUTPUT 4 "operation";
    .port_info 8 /OUTPUT 1 "pc_en";
v0x60e3d7f27ee0_0 .net "ac", 7 0, v0x60e3d7ebfc60_0;  alias, 1 drivers
v0x60e3d7f27fc0_0 .net "ac_en", 1 0, v0x60e3d7f26bb0_0;  1 drivers
v0x60e3d7f280d0_0 .net "addr", 7 0, v0x60e3d7f26c90_0;  alias, 1 drivers
v0x60e3d7f281c0_0 .net "alu_en", 0 0, v0x60e3d7f26d60_0;  1 drivers
v0x60e3d7f282b0_0 .net "alu_out", 7 0, v0x60e3d7f24410_0;  1 drivers
v0x60e3d7f28410_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  1 drivers
v0x60e3d7f284b0_0 .net "data", 15 0, v0x60e3d7f26510_0;  1 drivers
v0x60e3d7f285c0_0 .net "data_in", 15 0, v0x60e3d7f29270_0;  1 drivers
v0x60e3d7f286a0_0 .net "file_en", 0 0, v0x60e3d7f26ff0_0;  alias, 1 drivers
v0x60e3d7f287d0_0 .net "file_out", 7 0, v0x60e3d7f24f10_0;  1 drivers
v0x60e3d7f288e0_0 .net "initial_addr", 7 0, v0x60e3d7f293b0_0;  1 drivers
v0x60e3d7f289a0_0 .net "ir_en", 0 0, L_0x60e3d7f299d0;  1 drivers
v0x60e3d7f28a90_0 .net "jump", 0 0, v0x60e3d7f27230_0;  1 drivers
v0x60e3d7f28b80_0 .net "operation", 3 0, v0x60e3d7f27360_0;  alias, 1 drivers
v0x60e3d7f28c20_0 .net "pc_addr", 7 0, v0x60e3d7f27c90_0;  1 drivers
v0x60e3d7f28d30_0 .net "pc_en", 0 0, L_0x60e3d7f02af0;  alias, 1 drivers
v0x60e3d7f28e20_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  1 drivers
L_0x60e3d7f29ac0 .part v0x60e3d7f26c90_0, 0, 1;
S_0x60e3d7ecf020 .scope module, "accumulator_1" "accumulator" 3 36, 4 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "en";
    .port_info 3 /INPUT 8 "file_in";
    .port_info 4 /INPUT 8 "alu_in";
    .port_info 5 /OUTPUT 8 "ac";
v0x60e3d7ebfc60_0 .var "ac", 7 0;
v0x60e3d7ebfd60_0 .net "alu_in", 7 0, v0x60e3d7f24410_0;  alias, 1 drivers
v0x60e3d7eff6f0_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7eff790_0 .net "en", 1 0, v0x60e3d7f26bb0_0;  alias, 1 drivers
v0x60e3d7efb470_0 .net "file_in", 7 0, v0x60e3d7f24f10_0;  alias, 1 drivers
v0x60e3d7efb540_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
E_0x60e3d7ec59e0/0 .event negedge, v0x60e3d7efb540_0;
E_0x60e3d7ec59e0/1 .event posedge, v0x60e3d7eff6f0_0;
E_0x60e3d7ec59e0 .event/or E_0x60e3d7ec59e0/0, E_0x60e3d7ec59e0/1;
S_0x60e3d7f239c0 .scope module, "alu_1" "alu" 3 34, 5 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "operation";
    .port_info 4 /INPUT 8 "ac";
    .port_info 5 /OUTPUT 8 "alu_out";
P_0x60e3d7f23bc0 .param/l "ADD" 0 5 14, C4<0010>;
P_0x60e3d7f23c00 .param/l "AND" 0 5 18, C4<0110>;
P_0x60e3d7f23c40 .param/l "CLAC" 0 5 17, C4<0101>;
P_0x60e3d7f23c80 .param/l "INAC" 0 5 16, C4<0100>;
P_0x60e3d7f23cc0 .param/l "MOVAC" 0 5 12, C4<0000>;
P_0x60e3d7f23d00 .param/l "MOVR" 0 5 13, C4<0001>;
P_0x60e3d7f23d40 .param/l "NOT" 0 5 21, C4<1001>;
P_0x60e3d7f23d80 .param/l "OR" 0 5 19, C4<0111>;
P_0x60e3d7f23dc0 .param/l "SUB" 0 5 15, C4<0011>;
P_0x60e3d7f23e00 .param/l "XOR" 0 5 20, C4<1000>;
v0x60e3d7f24350_0 .net "ac", 7 0, v0x60e3d7ebfc60_0;  alias, 1 drivers
v0x60e3d7f24410_0 .var "alu_out", 7 0;
v0x60e3d7f244b0_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f24550_0 .net "en", 0 0, v0x60e3d7f26d60_0;  alias, 1 drivers
v0x60e3d7f245f0_0 .net "operation", 3 0, v0x60e3d7f27360_0;  alias, 1 drivers
v0x60e3d7f246e0_0 .var "r", 7 0;
v0x60e3d7f247c0_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
S_0x60e3d7f24900 .scope module, "file_1" "file" 3 38, 6 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "file_en";
    .port_info 3 /INPUT 4 "operation";
    .port_info 4 /INPUT 8 "addr";
    .port_info 5 /INPUT 8 "ac";
    .port_info 6 /OUTPUT 8 "file_out";
v0x60e3d7f24b90_0 .net "ac", 7 0, v0x60e3d7ebfc60_0;  alias, 1 drivers
v0x60e3d7f24ca0_0 .net "addr", 7 0, v0x60e3d7f26c90_0;  alias, 1 drivers
v0x60e3d7f24d80_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f24e70_0 .net "file_en", 0 0, v0x60e3d7f26ff0_0;  alias, 1 drivers
v0x60e3d7f24f10_0 .var "file_out", 7 0;
v0x60e3d7f25020 .array "files", 0 15, 7 0;
v0x60e3d7f250c0_0 .net "operation", 3 0, v0x60e3d7f27360_0;  alias, 1 drivers
v0x60e3d7f25180_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
S_0x60e3d7f25330 .scope module, "generator_1" "generator" 3 27, 7 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "pc_en";
    .port_info 3 /OUTPUT 1 "ir_en";
P_0x60e3d7f25510 .param/l "S0" 0 7 15, C4<0000>;
P_0x60e3d7f25550 .param/l "S1" 0 7 11, C4<0001>;
P_0x60e3d7f25590 .param/l "S2" 0 7 12, C4<0010>;
P_0x60e3d7f255d0 .param/l "S3" 0 7 13, C4<0100>;
P_0x60e3d7f25610 .param/l "S4" 0 7 14, C4<1000>;
L_0x60e3d7f02af0 .functor OR 1, L_0x60e3d7f297f0, L_0x60e3d7f29890, C4<0>, C4<0>;
L_0x749ad9fb7018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60e3d7f258d0_0 .net/2u *"_ivl_0", 3 0, L_0x749ad9fb7018;  1 drivers
L_0x749ad9fb70a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60e3d7f259d0_0 .net/2u *"_ivl_10", 3 0, L_0x749ad9fb70a8;  1 drivers
v0x60e3d7f25ab0_0 .net *"_ivl_2", 0 0, L_0x60e3d7f297f0;  1 drivers
L_0x749ad9fb7060 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60e3d7f25b80_0 .net/2u *"_ivl_4", 3 0, L_0x749ad9fb7060;  1 drivers
v0x60e3d7f25c60_0 .net *"_ivl_6", 0 0, L_0x60e3d7f29890;  1 drivers
v0x60e3d7f25d70_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f25e10_0 .net "ir_en", 0 0, L_0x60e3d7f299d0;  alias, 1 drivers
v0x60e3d7f25ed0_0 .var "next_state", 4 0;
v0x60e3d7f25fb0_0 .net "pc_en", 0 0, L_0x60e3d7f02af0;  alias, 1 drivers
v0x60e3d7f26070_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
v0x60e3d7f26110_0 .var "state", 3 0;
E_0x60e3d7ec5f70 .event edge, v0x60e3d7f26110_0;
L_0x60e3d7f297f0 .cmp/eq 4, v0x60e3d7f26110_0, L_0x749ad9fb7018;
L_0x60e3d7f29890 .cmp/eq 4, v0x60e3d7f26110_0, L_0x749ad9fb7060;
L_0x60e3d7f299d0 .cmp/eq 4, v0x60e3d7f26110_0, L_0x749ad9fb70a8;
S_0x60e3d7f26270 .scope module, "instruct_1" "instruct" 3 40, 8 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pc_addr";
    .port_info 3 /OUTPUT 16 "data";
v0x60e3d7f26450_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f26510_0 .var "data", 15 0;
v0x60e3d7f265f0 .array "datas", 0 15, 15 0;
v0x60e3d7f26690_0 .net "pc_addr", 7 0, v0x60e3d7f27c90_0;  alias, 1 drivers
v0x60e3d7f26770_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
S_0x60e3d7f26920 .scope module, "instruction_register" "instruction_register" 3 31, 9 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ir_en";
    .port_info 3 /INPUT 16 "data";
    .port_info 4 /OUTPUT 4 "operation";
    .port_info 5 /OUTPUT 1 "file_en";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "ac_en";
    .port_info 8 /OUTPUT 1 "alu_en";
    .port_info 9 /OUTPUT 8 "addr";
v0x60e3d7f26bb0_0 .var "ac_en", 1 0;
v0x60e3d7f26c90_0 .var "addr", 7 0;
v0x60e3d7f26d60_0 .var "alu_en", 0 0;
v0x60e3d7f26e60_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f26f00_0 .net "data", 15 0, v0x60e3d7f26510_0;  alias, 1 drivers
v0x60e3d7f26ff0_0 .var "file_en", 0 0;
v0x60e3d7f270c0_0 .net "ir_en", 0 0, L_0x60e3d7f299d0;  alias, 1 drivers
v0x60e3d7f27190_0 .var "ir_state", 0 0;
v0x60e3d7f27230_0 .var "jump", 0 0;
v0x60e3d7f27360_0 .var "operation", 3 0;
v0x60e3d7f27400_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
S_0x60e3d7f27600 .scope module, "program_counter_1" "program_counter" 3 29, 10 1 0, S_0x60e3d7ec88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 8 "initial_addr";
    .port_info 5 /INPUT 1 "addr";
    .port_info 6 /OUTPUT 8 "pc_addr";
v0x60e3d7f27890_0 .net "addr", 0 0, L_0x60e3d7f29ac0;  1 drivers
v0x60e3d7f27970_0 .net "clk", 0 0, v0x60e3d7f291d0_0;  alias, 1 drivers
v0x60e3d7f27a30_0 .net "en", 0 0, L_0x60e3d7f02af0;  alias, 1 drivers
v0x60e3d7f27b00_0 .net "initial_addr", 7 0, v0x60e3d7f293b0_0;  alias, 1 drivers
v0x60e3d7f27ba0_0 .net "jump", 0 0, v0x60e3d7f27230_0;  alias, 1 drivers
v0x60e3d7f27c90_0 .var "pc_addr", 7 0;
v0x60e3d7f27d60_0 .net "rst", 0 0, v0x60e3d7f295b0_0;  alias, 1 drivers
    .scope S_0x60e3d7f25330;
T_0 ;
    %wait E_0x60e3d7ec5f70;
    %load/vec4 v0x60e3d7f26110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x60e3d7f25ed0_0, 0, 5;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x60e3d7f25330;
T_1 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f26070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e3d7f26110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60e3d7f25ed0_0;
    %pad/u 4;
    %assign/vec4 v0x60e3d7f26110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60e3d7f27600;
T_2 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f27d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x60e3d7f27b00_0;
    %assign/vec4 v0x60e3d7f27c90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60e3d7f27a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60e3d7f27ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x60e3d7f27890_0;
    %pad/u 8;
    %assign/vec4 v0x60e3d7f27c90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x60e3d7f27c90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e3d7f27c90_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x60e3d7f27c90_0;
    %assign/vec4 v0x60e3d7f27c90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60e3d7f26920;
T_3 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f27400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e3d7f27360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f26d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f26ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e3d7f26bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f26c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e3d7f27190_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60e3d7f270c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 14, 5;
    %xor;
    %and;
    %assign/vec4 v0x60e3d7f26ff0_0, 0;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 14, 5;
    %xor;
    %and;
    %assign/vec4 v0x60e3d7f26d60_0, 0;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v0x60e3d7f27360_0, 0;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x60e3d7f26c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e3d7f27190_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f26d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f26ff0_0, 0;
T_3.3 ;
    %load/vec4 v0x60e3d7f27190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 1, 14, 5;
    %and;
    %assign/vec4 v0x60e3d7f27230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f27190_0, 0;
    %load/vec4 v0x60e3d7f26f00_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x60e3d7f26bb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e3d7f27230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e3d7f26bb0_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60e3d7f239c0;
T_4 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f247c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f246e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60e3d7f24550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60e3d7f245f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.4 ;
    %load/vec4 v0x60e3d7f24350_0;
    %assign/vec4 v0x60e3d7f246e0_0, 0;
    %load/vec4 v0x60e3d7f24350_0;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v0x60e3d7f24350_0;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v0x60e3d7f24350_0;
    %load/vec4 v0x60e3d7f246e0_0;
    %add;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.7 ;
    %load/vec4 v0x60e3d7f24350_0;
    %load/vec4 v0x60e3d7f246e0_0;
    %sub;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x60e3d7f24350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x60e3d7f24350_0;
    %load/vec4 v0x60e3d7f246e0_0;
    %and;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x60e3d7f24350_0;
    %load/vec4 v0x60e3d7f246e0_0;
    %or;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x60e3d7f24350_0;
    %load/vec4 v0x60e3d7f246e0_0;
    %xor;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x60e3d7f24350_0;
    %inv;
    %assign/vec4 v0x60e3d7f24410_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60e3d7ecf020;
T_5 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7efb540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7ebfc60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60e3d7eff790_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x60e3d7efb470_0;
    %assign/vec4 v0x60e3d7ebfc60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x60e3d7eff790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x60e3d7ebfd60_0;
    %assign/vec4 v0x60e3d7ebfc60_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x60e3d7ebfc60_0;
    %assign/vec4 v0x60e3d7ebfc60_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60e3d7f24900;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 13, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x60e3d7f24900;
T_7 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f25180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e3d7f24f10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60e3d7f24e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x60e3d7f250c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %load/vec4 v0x60e3d7f24b90_0;
    %assign/vec4 v0x60e3d7f24f10_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %ix/getv 4, v0x60e3d7f24ca0_0;
    %load/vec4a v0x60e3d7f25020, 4;
    %assign/vec4 v0x60e3d7f24f10_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x60e3d7f24b90_0;
    %ix/getv 3, v0x60e3d7f24ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f25020, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x60e3d7f26270;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 32770, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 17408, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 32771, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 18432, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 33793, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 16384, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 32771, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 18432, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e3d7f265f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x60e3d7f26270;
T_9 ;
    %wait E_0x60e3d7ec59e0;
    %load/vec4 v0x60e3d7f26770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e3d7f26510_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60e3d7f26690_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x60e3d7f26690_0;
    %pad/u 16;
    %cmpi/u 15, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/getv 4, v0x60e3d7f26690_0;
    %load/vec4a v0x60e3d7f265f0, 4;
    %assign/vec4 v0x60e3d7f26510_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e3d7f26510_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x60e3d7ec8750;
T_10 ;
    %delay 50, 0;
    %load/vec4 v0x60e3d7f291d0_0;
    %inv;
    %store/vec4 v0x60e3d7f291d0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60e3d7ec8750;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e3d7f291d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e3d7f295b0_0, 0, 1;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x60e3d7f29270_0, 0, 16;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x60e3d7f293b0_0, 0, 8;
    %vpi_call 2 38 "$display", "=== CPU\346\265\213\350\257\225\345\274\200\345\247\213 ===" {0 0 0};
    %vpi_call 2 39 "$display", "\346\227\266\351\227\264\011PC_EN\011\345\234\260\345\235\200\011\346\223\215\344\275\234\347\240\201\011AC" {0 0 0};
    %vpi_call 2 40 "$display", "--------------------------------" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e3d7f295b0_0, 0, 1;
    %vpi_call 2 45 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 49 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 51 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 53 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 55 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 57 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 59 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 61 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 63 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 65 "$display", "%0t\011%b\011%h\011%h\011%h", $time, v0x60e3d7f29510_0, v0x60e3d7f29110_0, v0x60e3d7f29450_0, v0x60e3d7f29030_0 {0 0 0};
    %vpi_call 2 66 "$display", "=== CPU\346\265\213\350\257\225\347\273\223\346\235\237 ===" {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 68 "$stop" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_simple_cpu.v";
    "Simple_CPU.v";
    "accumulator.v";
    "alu.v";
    "file.v";
    "generator.v";
    "instruct.v";
    "instruction_register.v";
    "program_counter.v";
