{
    "code": "```verilog\nmodule TopModule(\n    input logic a,\n    input logic b,\n    input logic c,\n    input logic d,\n    output logic q\n);\n\n    always @(*) begin\n        q = (~a & ~b & ~c & ~d) |\n            (~a & ~b & c & d) |\n            (~a & b & ~c & d) |\n            (~a & b & c & ~d) |\n            (a & ~b & ~c & d) |\n            (a & ~b & c & ~d) |\n            (a & b & ~c & ~d) |\n            (a & b & c & d);\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}