	component udp2wsled_core is
		port (
			clk_50m_clk   : in  std_logic                     := 'X';             -- clk
			ethio_enable  : in  std_logic                     := 'X';             -- enable
			ethio_status  : out std_logic_vector(2 downto 0);                     -- status
			ipaddr_value  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- value
			macaddr_value : in  std_logic_vector(47 downto 0) := (others => 'X'); -- value
			reset_reset_n : in  std_logic                     := 'X';             -- reset_n
			rmii_clk      : in  std_logic                     := 'X';             -- clk
			rmii_rxd      : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- rxd
			rmii_crs_dv   : in  std_logic                     := 'X';             -- crs_dv
			rmii_txd      : out std_logic_vector(1 downto 0);                     -- txd
			rmii_tx_en    : out std_logic;                                        -- tx_en
			wsled0_out    : out std_logic;                                        -- out
			wsled1_out    : out std_logic;                                        -- out
			wsled2_out    : out std_logic;                                        -- out
			wsled3_out    : out std_logic                                         -- out
		);
	end component udp2wsled_core;

