// Seed: 2099448615
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = ~id_3;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output logic id_2,
    input wand id_3,
    output tri1 id_4,
    output wire id_5,
    output logic id_6,
    input logic id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input supply0 id_11
);
  always begin : LABEL_0
    id_2 <= ~id_11;
  end
  id_13(
      .id_0(), .id_1(1), .id_2(id_8), .id_3(id_2), .id_4(""), .id_5(1'b0), .id_6(1)
  );
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
