$ ********************************************************************************
$
$ Technology:     test_real_world_28nm
$ Test ITF file based on real world 28nm process
$
$ ********************************************************************************
TECHNOLOGY = test_real_world_28nm
USE_SI_DENSITY = YES
GLOBAL_TEMPERATURE = 85.0
REFERENCE_DIRECTION = VERTICAL
BACKGROUND_ER = 1.0

$ Passivation layers
DIELECTRIC pass_top {THICKNESS=1.5 ER=3.5}
DIELECTRIC pass_mid {THICKNESS=2.0 ER=4.0}

$ Top metal (aluminum RDL)
CONDUCTOR alrdl {
    THICKNESS=3.0
    CRT1=3.89e-03 
    CRT2=-1.5e-07
    SIDE_TANGENT=-0.036
    WMIN=5.0
    SMIN=5.0
}

$ Inter-metal dielectric
DIELECTRIC imd9 {THICKNESS=1.2 ER=4.2}

$ Metal 9 
CONDUCTOR m9 {
    THICKNESS=0.8
    CRT1=2.1e-03
    CRT2=-3.2e-07
    RPSQ=0.045
    WMIN=0.5
    SMIN=0.5
    SIDE_TANGENT=0.05
}

DIELECTRIC imd8 {THICKNESS=1.0 ER=4.2}

CONDUCTOR m8 {
    THICKNESS=0.7
    CRT1=2.2e-03
    CRT2=-3.5e-07
    RPSQ=0.05
    WMIN=0.4
    SMIN=0.4
    SIDE_TANGENT=0.05
}

DIELECTRIC imd7 {THICKNESS=0.9 ER=4.2}

CONDUCTOR m7 {
    THICKNESS=0.6
    CRT1=2.3e-03
    CRT2=-3.8e-07
    RPSQ=0.055
    WMIN=0.35
    SMIN=0.35
    SIDE_TANGENT=0.05
}

DIELECTRIC imd6 {THICKNESS=0.8 ER=4.2}

CONDUCTOR m6 {
    THICKNESS=0.5
    CRT1=2.4e-03
    CRT2=-4.0e-07
    RPSQ=0.06
    WMIN=0.3
    SMIN=0.3
    SIDE_TANGENT=0.05
}

DIELECTRIC imd5 {THICKNESS=0.7 ER=4.2}

CONDUCTOR m5 {
    THICKNESS=0.4
    CRT1=2.5e-03
    CRT2=-4.2e-07
    RPSQ=0.065
    WMIN=0.25
    SMIN=0.25
    SIDE_TANGENT=0.05
}

DIELECTRIC imd4 {THICKNESS=0.6 ER=4.2}

CONDUCTOR m4 {
    THICKNESS=0.35
    CRT1=2.6e-03
    CRT2=-4.4e-07
    RPSQ=0.07
    WMIN=0.2
    SMIN=0.2
    SIDE_TANGENT=0.05
}

DIELECTRIC imd3 {THICKNESS=0.5 ER=4.2}

CONDUCTOR m3 {
    THICKNESS=0.3
    CRT1=2.7e-03
    CRT2=-4.6e-07
    RPSQ=0.075
    WMIN=0.18
    SMIN=0.18
    SIDE_TANGENT=0.05
}

DIELECTRIC imd2 {THICKNESS=0.4 ER=4.2}

CONDUCTOR m2 {
    THICKNESS=0.25
    CRT1=2.8e-03
    CRT2=-4.8e-07
    RPSQ=0.08
    WMIN=0.16
    SMIN=0.16
    SIDE_TANGENT=0.05
}

DIELECTRIC imd1 {THICKNESS=0.35 ER=4.2}

CONDUCTOR m1 {
    THICKNESS=0.2
    CRT1=2.9e-03
    CRT2=-5.0e-07
    RPSQ=0.085
    WMIN=0.14
    SMIN=0.14
    SIDE_TANGENT=0.05
}

DIELECTRIC pre_metal {THICKNESS=0.3 ER=4.2}

$ Poly gate
CONDUCTOR poly {
    THICKNESS=0.1
    CRT1=3.8e-03
    CRT2=-1.5e-07
    RPSQ=8.0
    WMIN=0.1
    SMIN=0.1
    SIDE_TANGENT=0.02
}

$ Substrate
DIELECTRIC substrate {THICKNESS=0.5 ER=11.7}

$ VIA connections
VIA v_alrdl_m9 {FROM=alrdl TO=m9 AREA=4.0 RPV=0.5}
VIA v_m9_m8 {FROM=m9 TO=m8 AREA=1.0 RPV=2.0}
VIA v_m8_m7 {FROM=m8 TO=m7 AREA=0.8 RPV=2.5}
VIA v_m7_m6 {FROM=m7 TO=m6 AREA=0.6 RPV=3.0}
VIA v_m6_m5 {FROM=m6 TO=m5 AREA=0.5 RPV=3.5}
VIA v_m5_m4 {FROM=m5 TO=m4 AREA=0.4 RPV=4.0}
VIA v_m4_m3 {FROM=m4 TO=m3 AREA=0.35 RPV=4.5}
VIA v_m3_m2 {FROM=m3 TO=m2 AREA=0.3 RPV=5.0}
VIA v_m2_m1 {FROM=m2 TO=m1 AREA=0.25 RPV=5.5}
VIA cont_m1_poly {FROM=m1 TO=poly AREA=0.2 RPV=10.0}