# system info lab_PD1_sys on 2024.03.12.21:14:17
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1710263649
#
#
# Files generated for lab_PD1_sys on 2024.03.12.21:14:17
files:
filepath,kind,attributes,module,is_top
simulation/lab_PD1_sys.v,VERILOG,,lab_PD1_sys,true
simulation/submodules/MM_Stream_source.sv,SYSTEM_VERILOG,,MM_Stream_source,false
simulation/submodules/ST_ALU.sv,SYSTEM_VERILOG,,ST_ALU,false
simulation/submodules/my_masterA.sv,SYSTEM_VERILOG,,my_masterA,false
simulation/submodules/my_masterB.sv,SYSTEM_VERILOG,,my_masterB,false
simulation/submodules/altera_avalon_st_delay.sv,SYSTEM_VERILOG,,altera_avalon_st_delay,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0.v,VERILOG,,lab_PD1_sys_mm_interconnect_0,false
simulation/submodules/lab_PD1_sys_mm_interconnect_1.v,VERILOG,,lab_PD1_sys_mm_interconnect_1,false
simulation/submodules/lab_PD1_sys_avalon_st_adapter.v,VERILOG,,lab_PD1_sys_avalon_st_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_router,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_router_001,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/lab_PD1_sys_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,lab_PD1_sys_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab_PD1_sys.MM_Stream_source,MM_Stream_source
lab_PD1_sys.ST_ALU_0,ST_ALU
lab_PD1_sys.ST_ALU_1,ST_ALU
lab_PD1_sys.my_masterA,my_masterA
lab_PD1_sys.my_masterB,my_masterB
lab_PD1_sys.st_delay,altera_avalon_st_delay
lab_PD1_sys.st_splitter,altera_avalon_st_splitter
lab_PD1_sys.mm_interconnect_0,lab_PD1_sys_mm_interconnect_0
lab_PD1_sys.mm_interconnect_0.my_masterB_m0_translator,altera_merlin_master_translator
lab_PD1_sys.mm_interconnect_0.ST_ALU_0_s0_translator,altera_merlin_slave_translator
lab_PD1_sys.mm_interconnect_0.ST_ALU_1_s0_translator,altera_merlin_slave_translator
lab_PD1_sys.mm_interconnect_0.my_masterB_m0_agent,altera_merlin_master_agent
lab_PD1_sys.mm_interconnect_0.ST_ALU_0_s0_agent,altera_merlin_slave_agent
lab_PD1_sys.mm_interconnect_0.ST_ALU_1_s0_agent,altera_merlin_slave_agent
lab_PD1_sys.mm_interconnect_0.ST_ALU_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
lab_PD1_sys.mm_interconnect_0.ST_ALU_1_s0_agent_rsp_fifo,altera_avalon_sc_fifo
lab_PD1_sys.mm_interconnect_0.router,lab_PD1_sys_mm_interconnect_0_router
lab_PD1_sys.mm_interconnect_0.router_001,lab_PD1_sys_mm_interconnect_0_router_001
lab_PD1_sys.mm_interconnect_0.router_002,lab_PD1_sys_mm_interconnect_0_router_001
lab_PD1_sys.mm_interconnect_0.cmd_demux,lab_PD1_sys_mm_interconnect_0_cmd_demux
lab_PD1_sys.mm_interconnect_0.cmd_mux,lab_PD1_sys_mm_interconnect_0_cmd_mux
lab_PD1_sys.mm_interconnect_0.cmd_mux_001,lab_PD1_sys_mm_interconnect_0_cmd_mux
lab_PD1_sys.mm_interconnect_0.rsp_demux,lab_PD1_sys_mm_interconnect_0_rsp_demux
lab_PD1_sys.mm_interconnect_0.rsp_demux_001,lab_PD1_sys_mm_interconnect_0_rsp_demux
lab_PD1_sys.mm_interconnect_0.rsp_mux,lab_PD1_sys_mm_interconnect_0_rsp_mux
lab_PD1_sys.mm_interconnect_0.avalon_st_adapter,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter
lab_PD1_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab_PD1_sys.mm_interconnect_0.avalon_st_adapter_001,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter
lab_PD1_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab_PD1_sys.mm_interconnect_1,lab_PD1_sys_mm_interconnect_1
lab_PD1_sys.mm_interconnect_1.my_masterA_m0_translator,altera_merlin_master_translator
lab_PD1_sys.mm_interconnect_1.MM_Stream_source_s0_translator,altera_merlin_slave_translator
lab_PD1_sys.avalon_st_adapter,lab_PD1_sys_avalon_st_adapter
lab_PD1_sys.avalon_st_adapter.timing_adapter_0,lab_PD1_sys_avalon_st_adapter_timing_adapter_0
