
PiLOT_sb_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  00000000  00000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  00000190  00000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000b690  000004c0  000004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000350  20000000  0000bb50  00018000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000012c0  20000350  0000bea0  00018350  2**4
                  ALLOC
  5 .heap         0000d9f0  20001610  0000bea0  00019610  2**4
                  ALLOC
  6 .stack        00001000  2000f000  0000bea0  0001f000  2**4
                  ALLOC
  7 .comment      00000433  00000000  00000000  00018350  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000dc8  00000000  00000000  00018783  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000260c  00000000  00000000  0001954b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00015905  00000000  00000000  0001bb57  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000274a  00000000  00000000  0003145c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ed0d  00000000  00000000  00033ba6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002e7c  00000000  00000000  000428b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000056e7  00000000  00000000  00045730  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004db0  00000000  00000000  0004ae17  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 000bba6c  00000000  00000000  0004fbc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  0010b633  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000db8  00000000  00000000  0010b658  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

00000000 <__vector_table_start>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   0:	20010000 	.word	0x20010000


//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
   4:	00000191 	.word	0x00000191
void timer_intr_en(){
	NVIC_EnableIRQ(FabricIrq4_IRQn);
}

void store_pkt(){
	uint16_t i = 0;
   8:	0000037f 	.word	0x0000037f

//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
}
   c:	00000381 	.word	0x00000381
}


void vGetPktStruct(pkt_name_t pktname, void* pktdata, uint8_t pktsize){

	uint8_t i =0;
  10:	00000383 	.word	0x00000383
  14:	00000385 	.word	0x00000385
	uint8_t* pkt_data;
	pkt_data = (uint8_t* )pktdata;
  18:	00000387 	.word	0x00000387
	...
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
}
  2c:	00000389 	.word	0x00000389
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
}
  30:	0000038b 	.word	0x0000038b
  34:	00000000 	.word	0x00000000

uint8_t vc_write_reg(uint8_t vc_addr, uint8_t reg_addr,uint8_t *tx,uint8_t tx_size) {
    if((vc_write(vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
        return 1;
    }
    if((vc_write(vc_addr,(uint8_t*)tx,tx_size)) >= 10) {
  38:	0000038d 	.word	0x0000038d
  3c:	0000038f 	.word	0x0000038f
  40:	00000391 	.word	0x00000391
        return 1;
  44:	00000393 	.word	0x00000393
  48:	00008071 	.word	0x00008071
    }

    return 0;
  4c:	00008095 	.word	0x00008095
}
  50:	00000399 	.word	0x00000399
  54:	0000039b 	.word	0x0000039b
//		send_pkt_flg = 1;
		active_blck += 1;
		store_pkt();
//		MSS_GPIO_set_output(MSS_GPIO_8, 1);
		wri_ptr = 0;
		if(active_blck == 4){
  58:	0000039d 	.word	0x0000039d
  5c:	0000039f 	.word	0x0000039f
	tx_buffer[2]=0x00; //byte 2 for free register 0
	tx_buffer[3]=0x02;  //byte 3 for free register 00000010 RST2=0, RST1=1, RST0=0 for resetting
	I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
	return status;
}
  60:	000003a1 	.word	0x000003a1
  64:	000003a3 	.word	0x000003a3
			active_blck = 0;
  68:	00006021 	.word	0x00006021
  6c:	00006045 	.word	0x00006045
  70:	000003a9 	.word	0x000003a9
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
  74:	000003ab 	.word	0x000003ab
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
  78:	000003ad 	.word	0x000003ad
  7c:	000003af 	.word	0x000003af
  80:	000003b1 	.word	0x000003b1
  84:	000003b3 	.word	0x000003b3
  88:	000003b5 	.word	0x000003b5
  8c:	0000b159 	.word	0x0000b159
  90:	000003b9 	.word	0x000003b9
  94:	000003bb 	.word	0x000003bb
  98:	000003bd 	.word	0x000003bd
  9c:	000003bf 	.word	0x000003bf
  a0:	000003c1 	.word	0x000003c1
  a4:	000003c3 	.word	0x000003c3
  a8:	000003c5 	.word	0x000003c5
  ac:	000003c7 	.word	0x000003c7
  b0:	000003c9 	.word	0x000003c9
  b4:	000003cb 	.word	0x000003cb
  b8:	000003cd 	.word	0x000003cd
  bc:	000003cf 	.word	0x000003cf
  c0:	000003d1 	.word	0x000003d1
  c4:	000003d3 	.word	0x000003d3
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
  c8:	000030a5 	.word	0x000030a5
  cc:	000030b9 	.word	0x000030b9
  d0:	000030cd 	.word	0x000030cd
  d4:	000030e1 	.word	0x000030e1
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
	}
	wri_ptr += pktsize;
  d8:	000030f5 	.word	0x000030f5
  dc:	00003101 	.word	0x00003101
  e0:	0000310d 	.word	0x0000310d
  e4:	00003119 	.word	0x00003119
  e8:	00003125 	.word	0x00003125
  ec:	000003e7 	.word	0x000003e7

}
  f0:	000003e9 	.word	0x000003e9
  f4:	000003eb 	.word	0x000003eb
   }

   ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);

   rdata = check_val;
   while(rdata){
  f8:	000003ed 	.word	0x000003ed
   			op_data[i] = rem + 'A' - 10;
   		}
   		i--;
   		rdata/=16;
   	}
   	op_data[1] = '\0';
  fc:	000003ef 	.word	0x000003ef
 100:	000003f1 	.word	0x000003f1

   	echo_str("\n\r\0");
 104:	000003f3 	.word	0x000003f3
	data2[3] = rx_buffer[5];

	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
		adf_read_from_memory(RMODE_1, TX_CONFIG1_REG, rx_buffer, 6);
 108:	000003f5 	.word	0x000003f5
 10c:	000037a1 	.word	0x000037a1
   		rdata/=16;
   	}
   	op_data[1] = '\0';

   	echo_str("\n\r\0");
   	echo_str("Data: \0");
 110:	000003f9 	.word	0x000003f9
 114:	000037f9 	.word	0x000037f9
 118:	000003fd 	.word	0x000003fd
	echo_str(op_data);
 11c:	000003ff 	.word	0x000003ff
 120:	00000401 	.word	0x00000401
	data2[2] = rx_buffer[4];
	data2[3] = rx_buffer[5];

	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
 124:	00000403 	.word	0x00000403
	clr_tx[2] = 0xff;
	clr_tx[3] = 0xff;

	adf_read_from_memory(RMODE_1, GENERIC_PKT_FRAME_CFG1, rx_buf, 4);

	set_size[0] = rx_buf[2];
 128:	00000405 	.word	0x00000405
	set_size[1] = rx_buf[3];
 12c:	00000407 	.word	0x00000407
	set_size[2] = rx_buf[4];
 130:	00000409 	.word	0x00000409
	set_size[3] = *size;
 134:	0000040b 	.word	0x0000040b
 138:	0000040d 	.word	0x0000040d

//		adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, cmd_list[cmd[0] - 1].length - 3);	TODO Rectify This..Gives HardFualt Handler
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
 13c:	0000040f 	.word	0x0000040f
	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
		adf_read_from_memory(RMODE_1, TX_CONFIG1_REG, rx_buffer, 6);
	}
	tries = 0;
 140:	00000411 	.word	0x00000411
 144:	00000413 	.word	0x00000413
	if(tries >= 100) {
 148:	00000415 	.word	0x00000415
		return 1;
 14c:	00000417 	.word	0x00000417
 150:	00000419 	.word	0x00000419
	set_size[2] = rx_buf[4];
	set_size[3] = *size;

	adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, set_size, 4);

	adf_write_to_memory(WMODE_1, TX_BUFFER, tx_buf, 4);
 154:	0000041b 	.word	0x0000041b
	if(tries >= 100) {
		return 1;
	}
	return 0;

}
 158:	0000041d 	.word	0x0000041d
 15c:	0000041f 	.word	0x0000041f
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
			cmd[4] = rx_buf[5];
			cmd[5] = rx_buf[4];
 160:	00000421 	.word	0x00000421
 164:	00000423 	.word	0x00000423
 168:	00000425 	.word	0x00000425

	adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, set_size, 4);

	adf_write_to_memory(WMODE_1, TX_BUFFER, tx_buf, 4);

	chk_status();
 16c:	00000427 	.word	0x00000427

	adf_send_cmd(CMD_PHY_TX);
 170:	00000429 	.word	0x00000429
		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
			cmd[4] = rx_buf[5];
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];
 174:	0000042b 	.word	0x0000042b

	chk_status();

	adf_send_cmd(CMD_PHY_TX);

	chk_status();
 178:	0000042d 	.word	0x0000042d

	if(adf_get_state() == PHY_ON){
 17c:	0000042f 	.word	0x0000042f
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];
		}

		else if(cmd_list[cmd[0] - 1].length > 8 && cmd_list[cmd[0] - 1].length <= 16){
 180:	00000431 	.word	0x00000431
 184:	00000433 	.word	0x00000433
	...

Disassembly of section .boot_code:

00000190 <Reset_Handler>:
	adf_send_cmd(CMD_PHY_TX);

	chk_status();

	if(adf_get_state() == PHY_ON){
		adf_write_to_memory(WMODE_1, TX_BUFFER, clr_tx, 4);
 190:	f04f 0b00 	mov.w	fp, #0
 194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 456 <SF2_MDDR_MODE_CR>
 198:	6800      	ldr	r0, [r0, #0]
 19a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 452 <SF2_EDAC_CR>
 19e:	6809      	ldr	r1, [r1, #0]
	}


	return 0;
 1a0:	f001 0103 	and.w	r1, r1, #3
 1a4:	f000 001c 	and.w	r0, r0, #28
}
 1a8:	2814      	cmp	r0, #20
 1aa:	d101      	bne.n	1b0 <check_esram_edac>
 1ac:	f04b 0b02 	orr.w	fp, fp, #2

000001b0 <check_esram_edac>:
 1b0:	2900      	cmp	r1, #0

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b2:	d001      	beq.n	1b8 <check_stack_init>
 1b4:	f04b 0b01 	orr.w	fp, fp, #1

000001b8 <check_stack_init>:
 1b8:	f1bb 0f00 	cmp.w	fp, #0
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	d005      	beq.n	1ca <system_init>

000001be <clear_stack>:
 1be:	48a7      	ldr	r0, [pc, #668]	; (45c <SF2_MDDR_MODE_CR+0x6>)
 1c0:	49a7      	ldr	r1, [pc, #668]	; (460 <SF2_MDDR_MODE_CR+0xa>)
 1c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 436 <RAM_INIT_PATTERN>
 1c6:	f000 f89f 	bl	308 <fill_memory>

000001ca <system_init>:
 1ca:	48a6      	ldr	r0, [pc, #664]	; (464 <SF2_MDDR_MODE_CR+0xe>)
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	4780      	blx	r0
 1ce:	f00b 0a02 	and.w	sl, fp, #2
 1d2:	f1ba 0f00 	cmp.w	sl, #0
 1d6:	d00c      	beq.n	1f2 <remap_memory>
 1d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 44a <SF2_DDRB_NB_SIZE>
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 44e <SF2_DDRB_CR>
 1e0:	6802      	ldr	r2, [r0, #0]
 1e2:	680b      	ldr	r3, [r1, #0]
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	b40f      	push	{r0, r1, r2, r3}
 1e6:	f04f 0200 	mov.w	r2, #0
 1ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 1ee:	6002      	str	r2, [r0, #0]
 1f0:	600b      	str	r3, [r1, #0]

000001f2 <remap_memory>:
 1f2:	489d      	ldr	r0, [pc, #628]	; (468 <SF2_MDDR_MODE_CR+0x12>)
     * the next transaction.
     *
     * Make sure to clear any pending send ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	4a9d      	ldr	r2, [pc, #628]	; (46c <SF2_MDDR_MODE_CR+0x16>)
 1f6:	4b9e      	ldr	r3, [pc, #632]	; (470 <SF2_MDDR_MODE_CR+0x1a>)
 1f8:	2802      	cmp	r0, #2
 1fa:	d108      	bne.n	20e <check_esram_remap>
 1fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 43e <SF2_ESRAM_CR>
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	600a      	str	r2, [r1, #0]
 202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 446 <SF2_ENVM_REMAP_CR>
 206:	600a      	str	r2, [r1, #0]
 208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 442 <SF2_DDR_CR>
 20c:	600b      	str	r3, [r1, #0]

0000020e <check_esram_remap>:
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 20e:	2801      	cmp	r0, #1
 210:	d108      	bne.n	224 <check_mirrored_nvm>
 212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 442 <SF2_DDR_CR>
 216:	600a      	str	r2, [r1, #0]
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 446 <SF2_ENVM_REMAP_CR>
 21c:	600a      	str	r2, [r1, #0]
 21e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 43e <SF2_ESRAM_CR>
 222:	600b      	str	r3, [r1, #0]

00000224 <check_mirrored_nvm>:
 224:	4893      	ldr	r0, [pc, #588]	; (474 <SF2_MDDR_MODE_CR+0x1e>)
 226:	2800      	cmp	r0, #0
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	d109      	bne.n	23e <copy_data>
 22a:	4893      	ldr	r0, [pc, #588]	; (478 <SF2_MDDR_MODE_CR+0x22>)
 22c:	4993      	ldr	r1, [pc, #588]	; (47c <SF2_MDDR_MODE_CR+0x26>)
 22e:	4a94      	ldr	r2, [pc, #592]	; (480 <SF2_MDDR_MODE_CR+0x2a>)
 230:	f000 f832 	bl	298 <block_copy>

00000234 <copy_text>:
}
 234:	4893      	ldr	r0, [pc, #588]	; (484 <SF2_MDDR_MODE_CR+0x2e>)
 236:	4994      	ldr	r1, [pc, #592]	; (488 <SF2_MDDR_MODE_CR+0x32>)
 238:	4a94      	ldr	r2, [pc, #592]	; (48c <SF2_MDDR_MODE_CR+0x36>)
 23a:	f000 f82d 	bl	298 <block_copy>

0000023e <copy_data>:
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];

			adf_read_from_memory(RMODE_1, RX_BUFFER + 8, rx_buf, 4);
			cmd[8] = rx_buf[5];
 23e:	4894      	ldr	r0, [pc, #592]	; (490 <SF2_MDDR_MODE_CR+0x3a>)
 240:	4994      	ldr	r1, [pc, #592]	; (494 <SF2_MDDR_MODE_CR+0x3e>)
			cmd[9] = rx_buf[4];
 242:	4a95      	ldr	r2, [pc, #596]	; (498 <SF2_MDDR_MODE_CR+0x42>)
 244:	f000 f828 	bl	298 <block_copy>

00000248 <clear_bss>:
 248:	4894      	ldr	r0, [pc, #592]	; (49c <SF2_MDDR_MODE_CR+0x46>)
 24a:	4995      	ldr	r1, [pc, #596]	; (4a0 <SF2_MDDR_MODE_CR+0x4a>)
			cmd[10] = rx_buf[3];
 24c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 436 <RAM_INIT_PATTERN>
 250:	f000 f85a 	bl	308 <fill_memory>

00000254 <clear_heap>:
 254:	f1bb 0f00 	cmp.w	fp, #0
			cmd[11] = rx_buf[2];
 258:	d012      	beq.n	280 <call_glob_ctor>
 25a:	4892      	ldr	r0, [pc, #584]	; (4a4 <SF2_MDDR_MODE_CR+0x4e>)
 25c:	4992      	ldr	r1, [pc, #584]	; (4a8 <SF2_MDDR_MODE_CR+0x52>)
 25e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 43a <HEAP_INIT_PATTERN>

			adf_read_from_memory(RMODE_1, RX_BUFFER + 12, rx_buf, 4);
 262:	f000 f851 	bl	308 <fill_memory>
 266:	f00b 0a02 	and.w	sl, fp, #2
 26a:	f1ba 0f00 	cmp.w	sl, #0
 26e:	d007      	beq.n	280 <call_glob_ctor>
 270:	bc0f      	pop	{r0, r1, r2, r3}
 272:	6002      	str	r2, [r0, #0]
 274:	600b      	str	r3, [r1, #0]
 276:	bf00      	nop
 278:	f3af 8000 	nop.w
			cmd[12] = rx_buf[5];
 27c:	f3af 8000 	nop.w

00000280 <call_glob_ctor>:
 280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 4ac <SF2_MDDR_MODE_CR+0x56>
			cmd[13] = rx_buf[4];
 284:	f20f 0e03 	addw	lr, pc, #3
 288:	4700      	bx	r0

0000028a <branch_to_main>:
 28a:	f04f 0000 	mov.w	r0, #0
			cmd[14] = rx_buf[3];
 28e:	f04f 0100 	mov.w	r1, #0
 292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 4b0 <SF2_MDDR_MODE_CR+0x5a>

00000296 <ExitLoop>:
 296:	e7fe      	b.n	296 <ExitLoop>

00000298 <block_copy>:
			cmd[15] = rx_buf[2];
 298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 29c:	4288      	cmp	r0, r1
 29e:	d025      	beq.n	2ec <block_copy_exit>
 2a0:	ebb2 0201 	subs.w	r2, r2, r1
		}


		adf_write_to_memory(WMODE_1, RX_BUFFER, clr_tx_buf, 4);
 2a4:	d500      	bpl.n	2a8 <block_copy_address_ok>
 2a6:	e7fe      	b.n	2a6 <block_copy+0xe>

000002a8 <block_copy_address_ok>:
 2a8:	ea40 0301 	orr.w	r3, r0, r1
 2ac:	f013 0303 	ands.w	r3, r3, #3
 2b0:	d002      	beq.n	2b8 <block_copy_continue>

000002b2 <block_copy_byte_copy>:
 2b2:	f000 f81d 	bl	2f0 <block_copy_byte>
 2b6:	e019      	b.n	2ec <block_copy_exit>

000002b8 <block_copy_continue>:
 2b8:	f04f 0300 	mov.w	r3, #0
		adf_write_to_memory(WMODE_1, IRQ_CTRL_STATUS0, clr_tx, 4);
 2bc:	4690      	mov	r8, r2
 2be:	1112      	asrs	r2, r2, #4
 2c0:	d0f7      	beq.n	2b2 <block_copy_byte_copy>

000002c2 <block_copy_loop>:
 2c2:	429a      	cmp	r2, r3
 2c4:	bf1c      	itt	ne
 2c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
 2c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
 2ca:	f103 0301 	add.w	r3, r3, #1
 2ce:	d1f8      	bne.n	2c2 <block_copy_loop>
 2d0:	f008 080f 	and.w	r8, r8, #15
 2d4:	f1b8 0f00 	cmp.w	r8, #0
	}


	return 0;
 2d8:	d008      	beq.n	2ec <block_copy_exit>

000002da <copy_spare_bytes>:
}
 2da:	7804      	ldrb	r4, [r0, #0]
 2dc:	700c      	strb	r4, [r1, #0]
 2de:	f100 0001 	add.w	r0, r0, #1
 2e2:	f101 0101 	add.w	r1, r1, #1


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 2e6:	f1b8 0801 	subs.w	r8, r8, #1
 2ea:	d1f6      	bne.n	2da <copy_spare_bytes>

000002ec <block_copy_exit>:
 2ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

000002f0 <block_copy_byte>:
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 2f0:	b508      	push	{r3, lr}
 2f2:	f04f 0300 	mov.w	r3, #0

000002f6 <block_copy_byte_loop>:
 2f6:	7803      	ldrb	r3, [r0, #0]
 2f8:	700b      	strb	r3, [r1, #0]
 2fa:	f100 0001 	add.w	r0, r0, #1
 2fe:	f101 0101 	add.w	r1, r1, #1
 302:	3a01      	subs	r2, #1
 304:	d1f7      	bne.n	2f6 <block_copy_byte_loop>
 306:	bd08      	pop	{r3, pc}

00000308 <fill_memory>:
 308:	4288      	cmp	r0, r1
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
 30a:	d037      	beq.n	37c <fill_memory_exit>
 30c:	f000 0603 	and.w	r6, r0, #3
 310:	2e00      	cmp	r6, #0
 312:	d014      	beq.n	33e <fill_memory_end_start>
 314:	f04f 0504 	mov.w	r5, #4
 318:	eba5 0406 	sub.w	r4, r5, r6
 31c:	f04f 0708 	mov.w	r7, #8
 320:	fb07 f806 	mul.w	r8, r7, r6
 324:	4691      	mov	r9, r2
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 326:	fa69 f908 	ror.w	r9, r9, r8

0000032a <fill_memory_spare_bytes_start>:
 32a:	2c00      	cmp	r4, #0
 32c:	d007      	beq.n	33e <fill_memory_end_start>
 32e:	f880 9000 	strb.w	r9, [r0]
 332:	fa69 f907 	ror.w	r9, r9, r7
 336:	f100 0001 	add.w	r0, r0, #1
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 33a:	3c01      	subs	r4, #1
 33c:	e7f5      	b.n	32a <fill_memory_spare_bytes_start>

0000033e <fill_memory_end_start>:
 33e:	f04f 0600 	mov.w	r6, #0
 342:	460f      	mov	r7, r1
 344:	1a09      	subs	r1, r1, r0
 346:	4688      	mov	r8, r1
 348:	1109      	asrs	r1, r1, #4
 34a:	4691      	mov	r9, r2
 34c:	4614      	mov	r4, r2
 34e:	4615      	mov	r5, r2
 350:	42b1      	cmp	r1, r6
        }

        /* Handle command interrupt. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_CMDINT ) )
 352:	d006      	beq.n	362 <fill_memory_spare_bytes_end>

00000354 <fill_memory_loop>:
 354:	bf18      	it	ne
 356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
 35a:	f106 0601 	add.w	r6, r6, #1
 35e:	42b1      	cmp	r1, r6
 360:	d1f8      	bne.n	354 <fill_memory_loop>

00000362 <fill_memory_spare_bytes_end>:
 362:	f008 080f 	and.w	r8, r8, #15

00000366 <fill_memory_spare_end_loop>:
 366:	f1b8 0f00 	cmp.w	r8, #0
 36a:	d007      	beq.n	37c <fill_memory_exit>
 36c:	7002      	strb	r2, [r0, #0]
        {
            read_slave_rx_fifo( this_spi );
 36e:	ea4f 2232 	mov.w	r2, r2, ror #8
 372:	f100 0001 	add.w	r0, r0, #1

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 376:	f1b8 0801 	subs.w	r8, r8, #1
 37a:	e7f4      	b.n	366 <fill_memory_spare_end_loop>

0000037c <fill_memory_exit>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 37c:	4770      	bx	lr

0000037e <NMI_Handler>:
 37e:	e7fe      	b.n	37e <NMI_Handler>

00000380 <HardFault_Handler>:
 380:	e7fe      	b.n	380 <HardFault_Handler>

00000382 <MemManage_Handler>:
 382:	e7fe      	b.n	382 <MemManage_Handler>

00000384 <BusFault_Handler>:
 384:	e7fe      	b.n	384 <BusFault_Handler>

00000386 <UsageFault_Handler>:
 386:	e7fe      	b.n	386 <UsageFault_Handler>

00000388 <SVC_Handler>:
 388:	e7fe      	b.n	388 <SVC_Handler>

0000038a <DebugMon_Handler>:
 38a:	e7fe      	b.n	38a <DebugMon_Handler>

0000038c <PendSV_Handler>:
 38c:	e7fe      	b.n	38c <PendSV_Handler>

0000038e <SysTick_Handler>:
            }
            this_spi->cmd_done = 1u;
 38e:	e7fe      	b.n	38e <SysTick_Handler>

00000390 <WdogWakeup_IRQHandler>:
 390:	e7fe      	b.n	390 <WdogWakeup_IRQHandler>

00000392 <RTC_Wakeup_IRQHandler>:
 392:	e7fe      	b.n	392 <RTC_Wakeup_IRQHandler>
 394:	e7fe      	b.n	394 <RTC_Wakeup_IRQHandler+0x2>
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 396:	e7fe      	b.n	396 <RTC_Wakeup_IRQHandler+0x4>

00000398 <I2C0_IRQHandler>:
 398:	e7fe      	b.n	398 <I2C0_IRQHandler>

0000039a <I2C0_SMBAlert_IRQHandler>:
 39a:	e7fe      	b.n	39a <I2C0_SMBAlert_IRQHandler>

0000039c <I2C0_SMBus_IRQHandler>:
 39c:	e7fe      	b.n	39c <I2C0_SMBus_IRQHandler>

0000039e <I2C1_IRQHandler>:
 39e:	e7fe      	b.n	39e <I2C1_IRQHandler>

000003a0 <I2C1_SMBAlert_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <I2C1_SMBAlert_IRQHandler>

000003a2 <I2C1_SMBus_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <I2C1_SMBus_IRQHandler>
 3a4:	e7fe      	b.n	3a4 <I2C1_SMBus_IRQHandler+0x2>
 3a6:	e7fe      	b.n	3a6 <I2C1_SMBus_IRQHandler+0x4>

000003a8 <EthernetMAC_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <EthernetMAC_IRQHandler>

000003aa <DMA_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <DMA_IRQHandler>

000003ac <Timer1_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <Timer1_IRQHandler>

000003ae <Timer2_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <Timer2_IRQHandler>

000003b0 <CAN_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3b0:	e7fe      	b.n	3b0 <CAN_IRQHandler>

000003b2 <ENVM0_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ENVM0_IRQHandler>

000003b4 <ENVM1_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ENVM1_IRQHandler>
 3b6:	e7fe      	b.n	3b6 <ENVM1_IRQHandler+0x2>

000003b8 <USB_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <USB_IRQHandler>

000003ba <USB_DMA_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <USB_DMA_IRQHandler>

000003bc <PLL_Lock_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <PLL_Lock_IRQHandler>

000003be <PLL_LockLost_IRQHandler>:
 3be:	e7fe      	b.n	3be <PLL_LockLost_IRQHandler>

000003c0 <CommSwitchError_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <CommSwitchError_IRQHandler>

000003c2 <CacheError_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <CacheError_IRQHandler>

000003c4 <DDR_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <DDR_IRQHandler>

000003c6 <HPDMA_Complete_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <HPDMA_Complete_IRQHandler>

000003c8 <HPDMA_Error_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <HPDMA_Error_IRQHandler>

000003ca <ECC_Error_IRQHandler>:
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3ca:	e7fe      	b.n	3ca <ECC_Error_IRQHandler>

000003cc <MDDR_IOCalib_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <MDDR_IOCalib_IRQHandler>

000003ce <FAB_PLL_Lock_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <FAB_PLL_Lock_IRQHandler>

000003d0 <FAB_PLL_LockLost_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <FAB_PLL_LockLost_IRQHandler>

000003d2 <FIC64_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <FIC64_IRQHandler>
 3d4:	e7fe      	b.n	3d4 <FIC64_IRQHandler+0x2>
 3d6:	e7fe      	b.n	3d6 <FIC64_IRQHandler+0x4>
 3d8:	e7fe      	b.n	3d8 <FIC64_IRQHandler+0x6>
 3da:	e7fe      	b.n	3da <FIC64_IRQHandler+0x8>
 3dc:	e7fe      	b.n	3dc <FIC64_IRQHandler+0xa>
 3de:	e7fe      	b.n	3de <FIC64_IRQHandler+0xc>
 3e0:	e7fe      	b.n	3e0 <FIC64_IRQHandler+0xe>
 3e2:	e7fe      	b.n	3e2 <FIC64_IRQHandler+0x10>
 3e4:	e7fe      	b.n	3e4 <FIC64_IRQHandler+0x12>

000003e6 <FabricIrq9_IRQHandler>:
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 3e6:	e7fe      	b.n	3e6 <FabricIrq9_IRQHandler>

000003e8 <FabricIrq10_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <FabricIrq10_IRQHandler>

000003ea <FabricIrq11_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <FabricIrq11_IRQHandler>

000003ec <FabricIrq12_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <FabricIrq12_IRQHandler>

000003ee <FabricIrq13_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <FabricIrq13_IRQHandler>

000003f0 <FabricIrq14_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 3f0:	e7fe      	b.n	3f0 <FabricIrq14_IRQHandler>

000003f2 <FabricIrq15_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <FabricIrq15_IRQHandler>

000003f4 <GPIO0_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <GPIO0_IRQHandler>
                rx_size = this_spi->slave_rx_idx;
 3f6:	e7fe      	b.n	3f6 <GPIO0_IRQHandler+0x2>

000003f8 <GPIO2_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <GPIO2_IRQHandler>
 3fa:	e7fe      	b.n	3fa <GPIO2_IRQHandler+0x2>

000003fc <GPIO4_IRQHandler>:
                /*
                 * Re-enable command interrupt if required. 
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
 3fc:	e7fe      	b.n	3fc <GPIO4_IRQHandler>

000003fe <GPIO5_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <GPIO5_IRQHandler>

00000400 <GPIO6_IRQHandler>:
 400:	e7fe      	b.n	400 <GPIO6_IRQHandler>

00000402 <GPIO7_IRQHandler>:
 402:	e7fe      	b.n	402 <GPIO7_IRQHandler>

00000404 <GPIO8_IRQHandler>:
                {
                    this_spi->cmd_done = 0u;
 404:	e7fe      	b.n	404 <GPIO8_IRQHandler>

00000406 <GPIO9_IRQHandler>:
 406:	e7fe      	b.n	406 <GPIO9_IRQHandler>

00000408 <GPIO10_IRQHandler>:
 408:	e7fe      	b.n	408 <GPIO10_IRQHandler>

0000040a <GPIO11_IRQHandler>:
 40a:	e7fe      	b.n	40a <GPIO11_IRQHandler>

0000040c <GPIO12_IRQHandler>:
                    this_spi->resp_tx_buffer = 0u;
 40c:	e7fe      	b.n	40c <GPIO12_IRQHandler>

0000040e <GPIO13_IRQHandler>:
 40e:	e7fe      	b.n	40e <GPIO13_IRQHandler>

00000410 <GPIO14_IRQHandler>:
 410:	e7fe      	b.n	410 <GPIO14_IRQHandler>

00000412 <GPIO15_IRQHandler>:
 412:	e7fe      	b.n	412 <GPIO15_IRQHandler>

00000414 <GPIO16_IRQHandler>:
                    this_spi->resp_buff_size = 0u;
 414:	e7fe      	b.n	414 <GPIO16_IRQHandler>

00000416 <GPIO17_IRQHandler>:
 416:	e7fe      	b.n	416 <GPIO17_IRQHandler>

00000418 <GPIO18_IRQHandler>:
 418:	e7fe      	b.n	418 <GPIO18_IRQHandler>

0000041a <GPIO19_IRQHandler>:
 41a:	e7fe      	b.n	41a <GPIO19_IRQHandler>

0000041c <GPIO20_IRQHandler>:
                    this_spi->resp_buff_tx_idx = 0u;
 41c:	e7fe      	b.n	41c <GPIO20_IRQHandler>

0000041e <GPIO21_IRQHandler>:
 41e:	e7fe      	b.n	41e <GPIO21_IRQHandler>

00000420 <GPIO22_IRQHandler>:
 420:	e7fe      	b.n	420 <GPIO22_IRQHandler>

00000422 <GPIO23_IRQHandler>:
 422:	e7fe      	b.n	422 <GPIO23_IRQHandler>

00000424 <GPIO24_IRQHandler>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 424:	e7fe      	b.n	424 <GPIO24_IRQHandler>

00000426 <GPIO25_IRQHandler>:
 426:	e7fe      	b.n	426 <GPIO25_IRQHandler>

00000428 <GPIO26_IRQHandler>:
 428:	e7fe      	b.n	428 <GPIO26_IRQHandler>

0000042a <GPIO27_IRQHandler>:
 42a:	e7fe      	b.n	42a <GPIO27_IRQHandler>

0000042c <GPIO28_IRQHandler>:
 42c:	e7fe      	b.n	42c <GPIO28_IRQHandler>

0000042e <GPIO29_IRQHandler>:
 42e:	e7fe      	b.n	42e <GPIO29_IRQHandler>

00000430 <GPIO30_IRQHandler>:
 430:	e7fe      	b.n	430 <GPIO30_IRQHandler>

00000432 <GPIO31_IRQHandler>:
 432:	e7fe      	b.n	432 <GPIO31_IRQHandler>

00000434 <mscc_post_hw_cfg_init>:
 434:	4770      	bx	lr

00000436 <RAM_INIT_PATTERN>:
 436:	0000      	.short	0x0000
	...

0000043a <HEAP_INIT_PATTERN>:
 43a:	a2a2      	.short	0xa2a2
 43c:	a2a2      	.short	0xa2a2

0000043e <SF2_ESRAM_CR>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 43e:	8000      	.short	0x8000
 440:	4003      	.short	0x4003

00000442 <SF2_DDR_CR>:
 442:	8008      	.short	0x8008
 444:	4003      	.short	0x4003

00000446 <SF2_ENVM_REMAP_CR>:
 446:	8010      	.short	0x8010
 448:	4003      	.short	0x4003

0000044a <SF2_DDRB_NB_SIZE>:
 44a:	8030      	.short	0x8030
 44c:	4003      	.short	0x4003

0000044e <SF2_DDRB_CR>:
 44e:	8034      	.short	0x8034
 450:	4003      	.short	0x4003

00000452 <SF2_EDAC_CR>:
 452:	8038      	.short	0x8038
 454:	4003      	.short	0x4003

00000456 <SF2_MDDR_MODE_CR>:
 456:	0818      	.short	0x0818
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
 458:	00004002 	.word	0x00004002
 45c:	2000f000 	.word	0x2000f000
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
 460:	20010000 	.word	0x20010000
 464:	0000aad9 	.word	0x0000aad9
	...
 470:	00000001 	.word	0x00000001
	...
                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
 480:	00000190 	.word	0x00000190
 484:	000004c0 	.word	0x000004c0
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
 488:	000004c0 	.word	0x000004c0
 48c:	0000bb50 	.word	0x0000bb50
 490:	0000bb50 	.word	0x0000bb50
 494:	20000000 	.word	0x20000000
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 498:	20000350 	.word	0x20000350
 49c:	20000350 	.word	0x20000350
 4a0:	20001610 	.word	0x20001610
 4a4:	20001610 	.word	0x20001610
 4a8:	2000f000 	.word	0x2000f000
 4ac:	0000b921 	.word	0x0000b921
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
 4b0:	00002cd1 	.word	0x00002cd1
 4b4:	f3af 8000 	nop.w
 4b8:	f3af 8000 	nop.w
 4bc:	f3af 8000 	nop.w

Disassembly of section .text:

000004c0 <__do_global_dtors_aux>:
     4c0:	f240 3350 	movw	r3, #848	; 0x350
     4c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c8:	781a      	ldrb	r2, [r3, #0]
        }
    }
}
     4ca:	b90a      	cbnz	r2, 4d0 <__do_global_dtors_aux+0x10>
     4cc:	2001      	movs	r0, #1
     4ce:	7018      	strb	r0, [r3, #0]
     4d0:	4770      	bx	lr
     4d2:	bf00      	nop

000004d4 <frame_dummy>:
     4d4:	f240 0000 	movw	r0, #0
     4d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4dc:	b508      	push	{r3, lr}
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	b12b      	cbz	r3, 4ee <frame_dummy+0x1a>
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c0 0300 	movt	r3, #0
     4ea:	b103      	cbz	r3, 4ee <frame_dummy+0x1a>
     4ec:	4798      	blx	r3
     4ee:	bd08      	pop	{r3, pc}

000004f0 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
     4f0:	b480      	push	{r7}
     4f2:	b083      	sub	sp, #12
     4f4:	af00      	add	r7, sp, #0
     4f6:	6078      	str	r0, [r7, #4]
     4f8:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
     4fa:	f244 0300 	movw	r3, #16384	; 0x4000
     4fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
     502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     504:	683b      	ldr	r3, [r7, #0]
     506:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
     508:	f244 0300 	movw	r3, #16384	; 0x4000
     50c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
     512:	687b      	ldr	r3, [r7, #4]
     514:	601a      	str	r2, [r3, #0]
}
     516:	f107 070c 	add.w	r7, r7, #12
     51a:	46bd      	mov	sp, r7
     51c:	bc80      	pop	{r7}
     51e:	4770      	bx	lr

00000520 <MSS_WD_current_value>:
  @return
    This function returns the current value of the watchdog’s down-counter as
    a 32-bit unsigned integer.
 */
static __INLINE uint32_t MSS_WD_current_value(void)
{
     520:	b480      	push	{r7}
     522:	af00      	add	r7, sp, #0
    return WATCHDOG->WDOGVALUE;
     524:	f245 0300 	movw	r3, #20480	; 0x5000
     528:	f2c4 0300 	movt	r3, #16384	; 0x4000
     52c:	681b      	ldr	r3, [r3, #0]
}
     52e:	4618      	mov	r0, r3
     530:	46bd      	mov	sp, r7
     532:	bc80      	pop	{r7}
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <p1_init>:


}


void p1_init(){
     538:	b580      	push	{r7, lr}
     53a:	af00      	add	r7, sp, #0
	I2C_init(VC_SENSOR_I2C, COREI2C_0_0, VC1, I2C_PCLK_DIV_256);	//VC_Sensor
     53c:	f240 4034 	movw	r0, #1076	; 0x434
     540:	f2c2 0000 	movt	r0, #8192	; 0x2000
     544:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
     548:	f04f 0240 	mov.w	r2, #64	; 0x40
     54c:	f04f 0300 	mov.w	r3, #0
     550:	f009 fa84 	bl	9a5c <I2C_init>
	I2C_init(IMU_CORE_I2C, COREI2C_3_0, IMU_ADDR, I2C_PCLK_DIV_256);	//IMU_Sensor
     554:	f240 50c4 	movw	r0, #1476	; 0x5c4
     558:	f2c2 0000 	movt	r0, #8192	; 0x2000
     55c:	f243 0100 	movw	r1, #12288	; 0x3000
     560:	f2c5 0100 	movt	r1, #20480	; 0x5000
     564:	f04f 026a 	mov.w	r2, #106	; 0x6a
     568:	f04f 0300 	mov.w	r3, #0
     56c:	f009 fa76 	bl	9a5c <I2C_init>
	I2C_init(TEMP_ADC_CORE_I2C, COREI2C_1_0, ADC_ADDR, I2C_PCLK_DIV_256);	//Temp_ADC_Sensor
     570:	f240 40a0 	movw	r0, #1184	; 0x4a0
     574:	f2c2 0000 	movt	r0, #8192	; 0x2000
     578:	f241 0100 	movw	r1, #4096	; 0x1000
     57c:	f2c5 0100 	movt	r1, #20480	; 0x5000
     580:	f04f 0221 	mov.w	r2, #33	; 0x21
     584:	f04f 0300 	mov.w	r3, #0
     588:	f009 fa68 	bl	9a5c <I2C_init>
}
     58c:	bd80      	pop	{r7, pc}
     58e:	bf00      	nop

00000590 <make_FLetcher>:
//
//	vGetPktStruct(pld, (void*) data_test, sizeof(data_test));
//}


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
     590:	b480      	push	{r7}
     592:	b085      	sub	sp, #20
     594:	af00      	add	r7, sp, #0
     596:	6078      	str	r0, [r7, #4]
     598:	460b      	mov	r3, r1
     59a:	807b      	strh	r3, [r7, #2]
	uint8_t sumA = 0,sumB = 0,temp = 0;
     59c:	f04f 0300 	mov.w	r3, #0
     5a0:	733b      	strb	r3, [r7, #12]
     5a2:	f04f 0300 	mov.w	r3, #0
     5a6:	737b      	strb	r3, [r7, #13]
     5a8:	f04f 0300 	mov.w	r3, #0
     5ac:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
     5ae:	f04f 0300 	mov.w	r3, #0
     5b2:	73fb      	strb	r3, [r7, #15]
	for(i = 0;i<len;i++) {
     5b4:	f04f 0300 	mov.w	r3, #0
     5b8:	73fb      	strb	r3, [r7, #15]
     5ba:	e03a      	b.n	632 <make_FLetcher+0xa2>
		sumA = (sumA + data[i]) % 255;
     5bc:	7b3a      	ldrb	r2, [r7, #12]
     5be:	7bf9      	ldrb	r1, [r7, #15]
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	440b      	add	r3, r1
     5c4:	781b      	ldrb	r3, [r3, #0]
     5c6:	eb02 0103 	add.w	r1, r2, r3
     5ca:	f248 0381 	movw	r3, #32897	; 0x8081
     5ce:	f2c8 0380 	movt	r3, #32896	; 0x8080
     5d2:	fb83 2301 	smull	r2, r3, r3, r1
     5d6:	440b      	add	r3, r1
     5d8:	ea4f 12e3 	mov.w	r2, r3, asr #7
     5dc:	ea4f 73e1 	mov.w	r3, r1, asr #31
     5e0:	ebc3 0202 	rsb	r2, r3, r2
     5e4:	4613      	mov	r3, r2
     5e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
     5ea:	ebc2 0303 	rsb	r3, r2, r3
     5ee:	ebc3 0201 	rsb	r2, r3, r1
     5f2:	4613      	mov	r3, r2
     5f4:	733b      	strb	r3, [r7, #12]
		sumB = (sumB + sumA) % 255;
     5f6:	7b7a      	ldrb	r2, [r7, #13]
     5f8:	7b3b      	ldrb	r3, [r7, #12]
     5fa:	eb02 0103 	add.w	r1, r2, r3
     5fe:	f248 0381 	movw	r3, #32897	; 0x8081
     602:	f2c8 0380 	movt	r3, #32896	; 0x8080
     606:	fb83 2301 	smull	r2, r3, r3, r1
     60a:	440b      	add	r3, r1
     60c:	ea4f 12e3 	mov.w	r2, r3, asr #7
     610:	ea4f 73e1 	mov.w	r3, r1, asr #31
     614:	ebc3 0202 	rsb	r2, r3, r2
     618:	4613      	mov	r3, r2
     61a:	ea4f 2303 	mov.w	r3, r3, lsl #8
     61e:	ebc2 0303 	rsb	r3, r2, r3
     622:	ebc3 0201 	rsb	r2, r3, r1
     626:	4613      	mov	r3, r2
     628:	737b      	strb	r3, [r7, #13]


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
	uint8_t sumA = 0,sumB = 0,temp = 0;
	uint8_t i = 0;
	for(i = 0;i<len;i++) {
     62a:	7bfb      	ldrb	r3, [r7, #15]
     62c:	f103 0301 	add.w	r3, r3, #1
     630:	73fb      	strb	r3, [r7, #15]
     632:	7bfb      	ldrb	r3, [r7, #15]
     634:	887a      	ldrh	r2, [r7, #2]
     636:	429a      	cmp	r2, r3
     638:	d8c0      	bhi.n	5bc <make_FLetcher+0x2c>
		sumA = (sumA + data[i]) % 255;
		sumB = (sumB + sumA) % 255;
	}
	temp = 255 - ((sumA + sumB) % 255);
     63a:	7b3a      	ldrb	r2, [r7, #12]
     63c:	7b7b      	ldrb	r3, [r7, #13]
     63e:	eb02 0103 	add.w	r1, r2, r3
     642:	f248 0381 	movw	r3, #32897	; 0x8081
     646:	f2c8 0380 	movt	r3, #32896	; 0x8080
     64a:	fb83 2301 	smull	r2, r3, r3, r1
     64e:	440b      	add	r3, r1
     650:	ea4f 12e3 	mov.w	r2, r3, asr #7
     654:	ea4f 73e1 	mov.w	r3, r1, asr #31
     658:	ebc3 0202 	rsb	r2, r3, r2
     65c:	4613      	mov	r3, r2
     65e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     662:	ebc2 0303 	rsb	r3, r2, r3
     666:	ebc3 0201 	rsb	r2, r3, r1
     66a:	b2d3      	uxtb	r3, r2
     66c:	ea6f 0303 	mvn.w	r3, r3
     670:	73bb      	strb	r3, [r7, #14]
	sumB = 255 - ((sumA + temp) % 255);
     672:	7b3a      	ldrb	r2, [r7, #12]
     674:	7bbb      	ldrb	r3, [r7, #14]
     676:	eb02 0103 	add.w	r1, r2, r3
     67a:	f248 0381 	movw	r3, #32897	; 0x8081
     67e:	f2c8 0380 	movt	r3, #32896	; 0x8080
     682:	fb83 2301 	smull	r2, r3, r3, r1
     686:	440b      	add	r3, r1
     688:	ea4f 12e3 	mov.w	r2, r3, asr #7
     68c:	ea4f 73e1 	mov.w	r3, r1, asr #31
     690:	ebc3 0202 	rsb	r2, r3, r2
     694:	4613      	mov	r3, r2
     696:	ea4f 2303 	mov.w	r3, r3, lsl #8
     69a:	ebc2 0303 	rsb	r3, r2, r3
     69e:	ebc3 0201 	rsb	r2, r3, r1
     6a2:	b2d3      	uxtb	r3, r2
     6a4:	ea6f 0303 	mvn.w	r3, r3
     6a8:	737b      	strb	r3, [r7, #13]

	return ((sumB << 8) | temp);
     6aa:	7b7b      	ldrb	r3, [r7, #13]
     6ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
     6b0:	b29a      	uxth	r2, r3
     6b2:	7bbb      	ldrb	r3, [r7, #14]
     6b4:	ea42 0303 	orr.w	r3, r2, r3
     6b8:	b29b      	uxth	r3, r3
     6ba:	b29b      	uxth	r3, r3

}
     6bc:	4618      	mov	r0, r3
     6be:	f107 0714 	add.w	r7, r7, #20
     6c2:	46bd      	mov	sp, r7
     6c4:	bc80      	pop	{r7}
     6c6:	4770      	bx	lr

000006c8 <get_hk>:

uint16_t get_hk(){
     6c8:	b590      	push	{r4, r7, lr}
     6ca:	b08f      	sub	sp, #60	; 0x3c
     6cc:	af00      	add	r7, sp, #0
	hk_pkt = (hk_pkt_t* )data;
     6ce:	f240 6234 	movw	r2, #1588	; 0x634
     6d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
     6d6:	f240 530c 	movw	r3, #1292	; 0x50c
     6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6de:	601a      	str	r2, [r3, #0]
	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t CDH_VC[2];
	uint16_t PIS_VC[2];
	uint16_t imu_temp;
	uint16_t result=0;
     6e0:	f04f 0300 	mov.w	r3, #0
     6e4:	867b      	strh	r3, [r7, #50]	; 0x32
	uint8_t flag;
	uint8_t i = 0 ;
     6e6:	f04f 0300 	mov.w	r3, #0
     6ea:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	uint8_t msg[18] = "\n\rGot HK Readings\0";
     6ee:	f64b 2344 	movw	r3, #47684	; 0xba44
     6f2:	f2c0 0300 	movt	r3, #0
     6f6:	f107 0c04 	add.w	ip, r7, #4
     6fa:	469e      	mov	lr, r3
     6fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     700:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     704:	f8de 3000 	ldr.w	r3, [lr]
     708:	f8ac 3000 	strh.w	r3, [ip]
	uint16_t hk_status;

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
     70c:	f241 32d8 	movw	r2, #5080	; 0x13d8
     710:	f2c2 0200 	movt	r2, #8192	; 0x2000
     714:	f241 33c8 	movw	r3, #5064	; 0x13c8
     718:	f2c2 0300 	movt	r3, #8192	; 0x2000
     71c:	4610      	mov	r0, r2
     71e:	4619      	mov	r1, r3
     720:	f7ff fee6 	bl	4f0 <MSS_TIM64_get_current_value>

	result = (get_IMU_acc(&ax, &ay, &az) == 0 ? 0 : 1);
     724:	f107 0130 	add.w	r1, r7, #48	; 0x30
     728:	f107 022e 	add.w	r2, r7, #46	; 0x2e
     72c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     730:	4608      	mov	r0, r1
     732:	4611      	mov	r1, r2
     734:	461a      	mov	r2, r3
     736:	f003 fc49 	bl	3fcc <get_IMU_acc>
     73a:	4603      	mov	r3, r0
     73c:	2b00      	cmp	r3, #0
     73e:	bf0c      	ite	eq
     740:	2300      	moveq	r3, #0
     742:	2301      	movne	r3, #1
     744:	867b      	strh	r3, [r7, #50]	; 0x32
	result |= ((get_IMU_gyro(&roll_rate, &pitch_rate, &yaw_rate) == 0 ? 0 : 1) << 1);
     746:	f107 012a 	add.w	r1, r7, #42	; 0x2a
     74a:	f107 0228 	add.w	r2, r7, #40	; 0x28
     74e:	f107 0326 	add.w	r3, r7, #38	; 0x26
     752:	4608      	mov	r0, r1
     754:	4611      	mov	r1, r2
     756:	461a      	mov	r2, r3
     758:	f003 fdc4 	bl	42e4 <get_IMU_gyro>
     75c:	4603      	mov	r3, r0
     75e:	2b00      	cmp	r3, #0
     760:	d002      	beq.n	768 <get_hk+0xa0>
     762:	f04f 0302 	mov.w	r3, #2
     766:	e001      	b.n	76c <get_hk+0xa4>
     768:	f04f 0300 	mov.w	r3, #0
     76c:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     76e:	461a      	mov	r2, r3
     770:	460b      	mov	r3, r1
     772:	ea42 0303 	orr.w	r3, r2, r3
     776:	b29b      	uxth	r3, r3
     778:	867b      	strh	r3, [r7, #50]	; 0x32
	result |= ((get_IMU_temp(&imu_temp) == 0 ? : 1) << 2);
     77a:	f107 031a 	add.w	r3, r7, #26
     77e:	4618      	mov	r0, r3
     780:	f003 ff22 	bl	45c8 <get_IMU_temp>
     784:	4603      	mov	r3, r0
     786:	2b00      	cmp	r3, #0
     788:	bf14      	ite	ne
     78a:	2300      	movne	r3, #0
     78c:	2301      	moveq	r3, #1
     78e:	2b00      	cmp	r3, #0
     790:	d003      	beq.n	79a <get_hk+0xd2>
     792:	ea4f 0383 	mov.w	r3, r3, lsl #2
     796:	b29b      	uxth	r3, r3
     798:	e001      	b.n	79e <get_hk+0xd6>
     79a:	f04f 0304 	mov.w	r3, #4
     79e:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     7a0:	461a      	mov	r2, r3
     7a2:	460b      	mov	r3, r1
     7a4:	ea42 0303 	orr.w	r3, r2, r3
     7a8:	b29b      	uxth	r3, r3
     7aa:	867b      	strh	r3, [r7, #50]	; 0x32
//	CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	PIS_VC[0] = read_bus_voltage(VC1, 3, &flag);
//	CDH_VC[1] = read_shunt_voltage(VC1, 2, &flag);
//	PIS_VC[1] = read_shunt_voltage(VC1, 3, &flag);

	hk_pkt->IMG_ID = IMG_ID;
     7ac:	f240 530c 	movw	r3, #1292	; 0x50c
     7b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7b4:	681a      	ldr	r2, [r3, #0]
     7b6:	f240 0304 	movw	r3, #4
     7ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7be:	781b      	ldrb	r3, [r3, #0]
     7c0:	7453      	strb	r3, [r2, #17]
	hk_pkt->CLK_RATE = MSS_SYS_M3_CLK_FREQ / 1000;
     7c2:	f240 530c 	movw	r3, #1292	; 0x50c
     7c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ca:	681a      	ldr	r2, [r3, #0]
     7cc:	f04f 0300 	mov.w	r3, #0
     7d0:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     7d4:	7493      	strb	r3, [r2, #18]
     7d6:	f04f 0300 	mov.w	r3, #0
     7da:	ea6f 0303 	mvn.w	r3, r3
     7de:	f003 033c 	and.w	r3, r3, #60	; 0x3c
     7e2:	ea6f 0303 	mvn.w	r3, r3
     7e6:	74d3      	strb	r3, [r2, #19]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
     7e8:	f240 530c 	movw	r3, #1292	; 0x50c
     7ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7f0:	681c      	ldr	r4, [r3, #0]
     7f2:	f7ff fe95 	bl	520 <MSS_WD_current_value>
     7f6:	4603      	mov	r3, r0
     7f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     7fc:	f04f 0100 	mov.w	r1, #0
     800:	ea41 0202 	orr.w	r2, r1, r2
     804:	7522      	strb	r2, [r4, #20]
     806:	ea4f 2213 	mov.w	r2, r3, lsr #8
     80a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     80e:	f04f 0100 	mov.w	r1, #0
     812:	ea41 0202 	orr.w	r2, r1, r2
     816:	7562      	strb	r2, [r4, #21]
     818:	ea4f 4213 	mov.w	r2, r3, lsr #16
     81c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     820:	f04f 0100 	mov.w	r1, #0
     824:	ea41 0202 	orr.w	r2, r1, r2
     828:	75a2      	strb	r2, [r4, #22]
     82a:	ea4f 6313 	mov.w	r3, r3, lsr #24
     82e:	f04f 0200 	mov.w	r2, #0
     832:	ea42 0303 	orr.w	r3, r2, r3
     836:	75e3      	strb	r3, [r4, #23]
	hk_pkt->Reset_Counts = reset_counts[0];
     838:	f240 530c 	movw	r3, #1292	; 0x50c
     83c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     840:	681a      	ldr	r2, [r3, #0]
     842:	f240 3368 	movw	r3, #872	; 0x368
     846:	f2c2 0300 	movt	r3, #8192	; 0x2000
     84a:	781b      	ldrb	r3, [r3, #0]
     84c:	7693      	strb	r3, [r2, #26]
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
     84e:	f240 530c 	movw	r3, #1292	; 0x50c
     852:	f2c2 0300 	movt	r3, #8192	; 0x2000
     856:	681a      	ldr	r2, [r3, #0]
     858:	f241 33e0 	movw	r3, #5088	; 0x13e0
     85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     860:	681b      	ldr	r3, [r3, #0]
     862:	781b      	ldrb	r3, [r3, #0]
     864:	7613      	strb	r3, [r2, #24]
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;
     866:	f240 530c 	movw	r3, #1292	; 0x50c
     86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     86e:	681a      	ldr	r2, [r3, #0]
     870:	f240 3362 	movw	r3, #866	; 0x362
     874:	f2c2 0300 	movt	r3, #8192	; 0x2000
     878:	781b      	ldrb	r3, [r3, #0]
     87a:	7393      	strb	r3, [r2, #14]

	for(;i<16;i++){
     87c:	e016      	b.n	8ac <get_hk+0x1e4>
		hk_pkt->RTM[i] = RTM[i];
     87e:	f240 530c 	movw	r3, #1292	; 0x50c
     882:	f2c2 0300 	movt	r3, #8192	; 0x2000
     886:	6819      	ldr	r1, [r3, #0]
     888:	f897 0035 	ldrb.w	r0, [r7, #53]	; 0x35
     88c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
     890:	f241 03b4 	movw	r3, #4276	; 0x10b4
     894:	f2c2 0300 	movt	r3, #8192	; 0x2000
     898:	5c9a      	ldrb	r2, [r3, r2]
     89a:	eb00 0301 	add.w	r3, r0, r1
     89e:	76da      	strb	r2, [r3, #27]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
	hk_pkt->Reset_Counts = reset_counts[0];
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;

	for(;i<16;i++){
     8a0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     8a4:	f103 0301 	add.w	r3, r3, #1
     8a8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
     8ac:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     8b0:	2b0f      	cmp	r3, #15
     8b2:	d9e4      	bls.n	87e <get_hk+0x1b6>
		hk_pkt->RTM[i] = RTM[i];
	}

	hk_pkt->Cmd_RS485_Succ_counts = cmd_rs485_succ_count;
     8b4:	f240 530c 	movw	r3, #1292	; 0x50c
     8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8bc:	681a      	ldr	r2, [r3, #0]
     8be:	f240 3365 	movw	r3, #869	; 0x365
     8c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c6:	781b      	ldrb	r3, [r3, #0]
     8c8:	73d3      	strb	r3, [r2, #15]
	hk_pkt->Cmd_RS485_Fail_counts = cmd_rs485_fail_count;
     8ca:	f240 530c 	movw	r3, #1292	; 0x50c
     8ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8d2:	681a      	ldr	r2, [r3, #0]
     8d4:	f240 3366 	movw	r3, #870	; 0x366
     8d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8dc:	781b      	ldrb	r3, [r3, #0]
     8de:	7413      	strb	r3, [r2, #16]
	hk_pkt->Acc[0] = ((ax));
     8e0:	f240 530c 	movw	r3, #1292	; 0x50c
     8e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8e8:	681b      	ldr	r3, [r3, #0]
     8ea:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
     8ec:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     8f0:	f04f 0000 	mov.w	r0, #0
     8f4:	ea40 0101 	orr.w	r1, r0, r1
     8f8:	f883 102b 	strb.w	r1, [r3, #43]	; 0x2b
     8fc:	ea4f 2212 	mov.w	r2, r2, lsr #8
     900:	b292      	uxth	r2, r2
     902:	f04f 0100 	mov.w	r1, #0
     906:	ea41 0202 	orr.w	r2, r1, r2
     90a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hk_pkt->Acc[1] = ((ay));
     90e:	f240 530c 	movw	r3, #1292	; 0x50c
     912:	f2c2 0300 	movt	r3, #8192	; 0x2000
     916:	681b      	ldr	r3, [r3, #0]
     918:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
     91a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     91e:	f04f 0000 	mov.w	r0, #0
     922:	ea40 0101 	orr.w	r1, r0, r1
     926:	f883 102d 	strb.w	r1, [r3, #45]	; 0x2d
     92a:	ea4f 2212 	mov.w	r2, r2, lsr #8
     92e:	b292      	uxth	r2, r2
     930:	f04f 0100 	mov.w	r1, #0
     934:	ea41 0202 	orr.w	r2, r1, r2
     938:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	hk_pkt->Acc[2] = ((az));
     93c:	f240 530c 	movw	r3, #1292	; 0x50c
     940:	f2c2 0300 	movt	r3, #8192	; 0x2000
     944:	681b      	ldr	r3, [r3, #0]
     946:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
     948:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     94c:	f04f 0000 	mov.w	r0, #0
     950:	ea40 0101 	orr.w	r1, r0, r1
     954:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
     958:	ea4f 2212 	mov.w	r2, r2, lsr #8
     95c:	b292      	uxth	r2, r2
     95e:	f04f 0100 	mov.w	r1, #0
     962:	ea41 0202 	orr.w	r2, r1, r2
     966:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hk_pkt->Angular_Rate[0] = roll_rate;
     96a:	f240 530c 	movw	r3, #1292	; 0x50c
     96e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     972:	681b      	ldr	r3, [r3, #0]
     974:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
     976:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     97a:	f04f 0000 	mov.w	r0, #0
     97e:	ea40 0101 	orr.w	r1, r0, r1
     982:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
     986:	ea4f 2212 	mov.w	r2, r2, lsr #8
     98a:	b292      	uxth	r2, r2
     98c:	f04f 0100 	mov.w	r1, #0
     990:	ea41 0202 	orr.w	r2, r1, r2
     994:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	hk_pkt->Angular_Rate[1] = pitch_rate;
     998:	f240 530c 	movw	r3, #1292	; 0x50c
     99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9a0:	681b      	ldr	r3, [r3, #0]
     9a2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
     9a4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     9a8:	f04f 0000 	mov.w	r0, #0
     9ac:	ea40 0101 	orr.w	r1, r0, r1
     9b0:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
     9b4:	ea4f 2212 	mov.w	r2, r2, lsr #8
     9b8:	b292      	uxth	r2, r2
     9ba:	f04f 0100 	mov.w	r1, #0
     9be:	ea41 0202 	orr.w	r2, r1, r2
     9c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hk_pkt->Angular_Rate[2] = yaw_rate;
     9c6:	f240 530c 	movw	r3, #1292	; 0x50c
     9ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ce:	681b      	ldr	r3, [r3, #0]
     9d0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
     9d2:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     9d6:	f04f 0000 	mov.w	r0, #0
     9da:	ea40 0101 	orr.w	r1, r0, r1
     9de:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
     9e2:	ea4f 2212 	mov.w	r2, r2, lsr #8
     9e6:	b292      	uxth	r2, r2
     9e8:	f04f 0100 	mov.w	r1, #0
     9ec:	ea41 0202 	orr.w	r2, r1, r2
     9f0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hk_pkt->imu_temp = imu_temp;
     9f4:	f240 530c 	movw	r3, #1292	; 0x50c
     9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9fc:	681b      	ldr	r3, [r3, #0]
     9fe:	8b7a      	ldrh	r2, [r7, #26]
     a00:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     a04:	f04f 0000 	mov.w	r0, #0
     a08:	ea40 0101 	orr.w	r1, r0, r1
     a0c:	f883 1037 	strb.w	r1, [r3, #55]	; 0x37
     a10:	ea4f 2212 	mov.w	r2, r2, lsr #8
     a14:	b292      	uxth	r2, r2
     a16:	f04f 0100 	mov.w	r1, #0
     a1a:	ea41 0202 	orr.w	r2, r1, r2
     a1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

//	hk_pkt->Sensor_Board_VC[0] = read_bus_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[0] = read_bus_voltage( VC1,  3, &flag);
	hk_pkt->Voltages[0] = read_bus_voltage(VC1, 2, &flag);
     a22:	f240 530c 	movw	r3, #1292	; 0x50c
     a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2a:	681c      	ldr	r4, [r3, #0]
     a2c:	f107 0319 	add.w	r3, r7, #25
     a30:	f04f 0040 	mov.w	r0, #64	; 0x40
     a34:	f04f 0102 	mov.w	r1, #2
     a38:	461a      	mov	r2, r3
     a3a:	f003 f941 	bl	3cc0 <read_bus_voltage>
     a3e:	4603      	mov	r3, r0
     a40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a44:	f04f 0100 	mov.w	r1, #0
     a48:	ea41 0202 	orr.w	r2, r1, r2
     a4c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
     a50:	ea4f 2313 	mov.w	r3, r3, lsr #8
     a54:	b29b      	uxth	r3, r3
     a56:	f04f 0200 	mov.w	r2, #0
     a5a:	ea42 0303 	orr.w	r3, r2, r3
     a5e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	result |= flag << 3;
     a62:	7e7b      	ldrb	r3, [r7, #25]
     a64:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     a68:	b29a      	uxth	r2, r3
     a6a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     a6c:	ea42 0303 	orr.w	r3, r2, r3
     a70:	b29b      	uxth	r3, r3
     a72:	867b      	strh	r3, [r7, #50]	; 0x32
	hk_pkt->Voltages[1] = read_bus_voltage(VC1, 3, &flag);
     a74:	f240 530c 	movw	r3, #1292	; 0x50c
     a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7c:	681c      	ldr	r4, [r3, #0]
     a7e:	f107 0319 	add.w	r3, r7, #25
     a82:	f04f 0040 	mov.w	r0, #64	; 0x40
     a86:	f04f 0103 	mov.w	r1, #3
     a8a:	461a      	mov	r2, r3
     a8c:	f003 f918 	bl	3cc0 <read_bus_voltage>
     a90:	4603      	mov	r3, r0
     a92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a96:	f04f 0100 	mov.w	r1, #0
     a9a:	ea41 0202 	orr.w	r2, r1, r2
     a9e:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
     aa2:	ea4f 2313 	mov.w	r3, r3, lsr #8
     aa6:	b29b      	uxth	r3, r3
     aa8:	f04f 0200 	mov.w	r2, #0
     aac:	ea42 0303 	orr.w	r3, r2, r3
     ab0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	result |= flag << 4;
     ab4:	7e7b      	ldrb	r3, [r7, #25]
     ab6:	ea4f 1303 	mov.w	r3, r3, lsl #4
     aba:	b29a      	uxth	r2, r3
     abc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     abe:	ea42 0303 	orr.w	r3, r2, r3
     ac2:	b29b      	uxth	r3, r3
     ac4:	867b      	strh	r3, [r7, #50]	; 0x32
//	hk_pkt->Sensor_Board_VC[1] = read_shunt_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[1] = read_shunt_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[1] = read_shunt_voltage( VC1,  3, &flag);

	hk_pkt->HK_Write_Pointer = hk_partition.write_pointer;
     ac6:	f240 530c 	movw	r3, #1292	; 0x50c
     aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ace:	681b      	ldr	r3, [r3, #0]
     ad0:	f241 420c 	movw	r2, #5132	; 0x140c
     ad4:	f2c2 0200 	movt	r2, #8192	; 0x2000
     ad8:	68d2      	ldr	r2, [r2, #12]
     ada:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     ade:	f04f 0000 	mov.w	r0, #0
     ae2:	ea40 0101 	orr.w	r1, r0, r1
     ae6:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
     aea:	ea4f 2112 	mov.w	r1, r2, lsr #8
     aee:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     af2:	f04f 0000 	mov.w	r0, #0
     af6:	ea40 0101 	orr.w	r1, r0, r1
     afa:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
     afe:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b02:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b06:	f04f 0000 	mov.w	r0, #0
     b0a:	ea40 0101 	orr.w	r1, r0, r1
     b0e:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
     b12:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b16:	f04f 0100 	mov.w	r1, #0
     b1a:	ea41 0202 	orr.w	r2, r1, r2
     b1e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	hk_pkt->HK_Read_Pointer = hk_partition.read_pointer;
     b22:	f240 530c 	movw	r3, #1292	; 0x50c
     b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b2a:	681b      	ldr	r3, [r3, #0]
     b2c:	f241 420c 	movw	r2, #5132	; 0x140c
     b30:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b34:	6892      	ldr	r2, [r2, #8]
     b36:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     b3a:	f04f 0000 	mov.w	r0, #0
     b3e:	ea40 0101 	orr.w	r1, r0, r1
     b42:	f883 1041 	strb.w	r1, [r3, #65]	; 0x41
     b46:	ea4f 2112 	mov.w	r1, r2, lsr #8
     b4a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b4e:	f04f 0000 	mov.w	r0, #0
     b52:	ea40 0101 	orr.w	r1, r0, r1
     b56:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
     b5a:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b5e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b62:	f04f 0000 	mov.w	r0, #0
     b66:	ea40 0101 	orr.w	r1, r0, r1
     b6a:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
     b6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b72:	f04f 0100 	mov.w	r1, #0
     b76:	ea41 0202 	orr.w	r2, r1, r2
     b7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	hk_pkt->COMMS_Write_Pointer = comms_partition.write_pointer;
     b7e:	f240 530c 	movw	r3, #1292	; 0x50c
     b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b86:	681b      	ldr	r3, [r3, #0]
     b88:	f241 32fc 	movw	r2, #5116	; 0x13fc
     b8c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b90:	68d2      	ldr	r2, [r2, #12]
     b92:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     b96:	f04f 0000 	mov.w	r0, #0
     b9a:	ea40 0101 	orr.w	r1, r0, r1
     b9e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
     ba2:	ea4f 2112 	mov.w	r1, r2, lsr #8
     ba6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     baa:	f04f 0000 	mov.w	r0, #0
     bae:	ea40 0101 	orr.w	r1, r0, r1
     bb2:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
     bb6:	ea4f 4112 	mov.w	r1, r2, lsr #16
     bba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     bbe:	f04f 0000 	mov.w	r0, #0
     bc2:	ea40 0101 	orr.w	r1, r0, r1
     bc6:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
     bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
     bce:	f04f 0100 	mov.w	r1, #0
     bd2:	ea41 0202 	orr.w	r2, r1, r2
     bd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	hk_pkt->COMMS_Read_Pointer = comms_partition.read_pointer;
     bda:	f240 530c 	movw	r3, #1292	; 0x50c
     bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be2:	681b      	ldr	r3, [r3, #0]
     be4:	f241 32fc 	movw	r2, #5116	; 0x13fc
     be8:	f2c2 0200 	movt	r2, #8192	; 0x2000
     bec:	6892      	ldr	r2, [r2, #8]
     bee:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     bf2:	f04f 0000 	mov.w	r0, #0
     bf6:	ea40 0101 	orr.w	r1, r0, r1
     bfa:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
     bfe:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c02:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c06:	f04f 0000 	mov.w	r0, #0
     c0a:	ea40 0101 	orr.w	r1, r0, r1
     c0e:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
     c12:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c16:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c1a:	f04f 0000 	mov.w	r0, #0
     c1e:	ea40 0101 	orr.w	r1, r0, r1
     c22:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
     c26:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c2a:	f04f 0100 	mov.w	r1, #0
     c2e:	ea41 0202 	orr.w	r2, r1, r2
     c32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hk_pkt->Thermistor_Write_Pointer = thermistor_partition.write_pointer;
     c36:	f240 530c 	movw	r3, #1292	; 0x50c
     c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c3e:	681b      	ldr	r3, [r3, #0]
     c40:	f241 32e8 	movw	r2, #5096	; 0x13e8
     c44:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c48:	68d2      	ldr	r2, [r2, #12]
     c4a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c4e:	f04f 0000 	mov.w	r0, #0
     c52:	ea40 0101 	orr.w	r1, r0, r1
     c56:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
     c5a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c5e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c62:	f04f 0000 	mov.w	r0, #0
     c66:	ea40 0101 	orr.w	r1, r0, r1
     c6a:	f883 104e 	strb.w	r1, [r3, #78]	; 0x4e
     c6e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c72:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c76:	f04f 0000 	mov.w	r0, #0
     c7a:	ea40 0101 	orr.w	r1, r0, r1
     c7e:	f883 104f 	strb.w	r1, [r3, #79]	; 0x4f
     c82:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c86:	f04f 0100 	mov.w	r1, #0
     c8a:	ea41 0202 	orr.w	r2, r1, r2
     c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	hk_pkt->Thermistor_Read_Pointer = thermistor_partition.read_pointer;
     c92:	f240 530c 	movw	r3, #1292	; 0x50c
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	681b      	ldr	r3, [r3, #0]
     c9c:	f241 32e8 	movw	r2, #5096	; 0x13e8
     ca0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     ca4:	6892      	ldr	r2, [r2, #8]
     ca6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     caa:	f04f 0000 	mov.w	r0, #0
     cae:	ea40 0101 	orr.w	r1, r0, r1
     cb2:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
     cb6:	ea4f 2112 	mov.w	r1, r2, lsr #8
     cba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     cbe:	f04f 0000 	mov.w	r0, #0
     cc2:	ea40 0101 	orr.w	r1, r0, r1
     cc6:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
     cca:	ea4f 4112 	mov.w	r1, r2, lsr #16
     cce:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     cd2:	f04f 0000 	mov.w	r0, #0
     cd6:	ea40 0101 	orr.w	r1, r0, r1
     cda:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
     cde:	ea4f 6212 	mov.w	r2, r2, lsr #24
     ce2:	f04f 0100 	mov.w	r1, #0
     ce6:	ea41 0202 	orr.w	r2, r1, r2
     cea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	hk_pkt->Currents[0] = read_shunt_voltage( VC1,  2, &flag);
     cee:	f240 530c 	movw	r3, #1292	; 0x50c
     cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cf6:	681c      	ldr	r4, [r3, #0]
     cf8:	f107 0319 	add.w	r3, r7, #25
     cfc:	f04f 0040 	mov.w	r0, #64	; 0x40
     d00:	f04f 0102 	mov.w	r1, #2
     d04:	461a      	mov	r2, r3
     d06:	f003 f839 	bl	3d7c <read_shunt_voltage>
     d0a:	4603      	mov	r3, r0
     d0c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     d10:	f04f 0100 	mov.w	r1, #0
     d14:	ea41 0202 	orr.w	r2, r1, r2
     d18:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
     d1c:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d20:	b29b      	uxth	r3, r3
     d22:	f04f 0200 	mov.w	r2, #0
     d26:	ea42 0303 	orr.w	r3, r2, r3
     d2a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
	result |= flag << 5;
     d2e:	7e7b      	ldrb	r3, [r7, #25]
     d30:	ea4f 1343 	mov.w	r3, r3, lsl #5
     d34:	b29a      	uxth	r2, r3
     d36:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     d38:	ea42 0303 	orr.w	r3, r2, r3
     d3c:	b29b      	uxth	r3, r3
     d3e:	867b      	strh	r3, [r7, #50]	; 0x32
	hk_pkt->Currents[1] = read_shunt_voltage( VC1,  3, &flag);
     d40:	f240 530c 	movw	r3, #1292	; 0x50c
     d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d48:	681c      	ldr	r4, [r3, #0]
     d4a:	f107 0319 	add.w	r3, r7, #25
     d4e:	f04f 0040 	mov.w	r0, #64	; 0x40
     d52:	f04f 0103 	mov.w	r1, #3
     d56:	461a      	mov	r2, r3
     d58:	f003 f810 	bl	3d7c <read_shunt_voltage>
     d5c:	4603      	mov	r3, r0
     d5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     d62:	f04f 0100 	mov.w	r1, #0
     d66:	ea41 0202 	orr.w	r2, r1, r2
     d6a:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
     d6e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d72:	b29b      	uxth	r3, r3
     d74:	f04f 0200 	mov.w	r2, #0
     d78:	ea42 0303 	orr.w	r3, r2, r3
     d7c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	result |= flag << 6;
     d80:	7e7b      	ldrb	r3, [r7, #25]
     d82:	ea4f 1383 	mov.w	r3, r3, lsl #6
     d86:	b29a      	uxth	r2, r3
     d88:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     d8a:	ea42 0303 	orr.w	r3, r2, r3
     d8e:	b29b      	uxth	r3, r3
     d90:	867b      	strh	r3, [r7, #50]	; 0x32

	hk_pkt->latest_codeword_rx = latest_codeword;
     d92:	f240 530c 	movw	r3, #1292	; 0x50c
     d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d9a:	681a      	ldr	r2, [r3, #0]
     d9c:	f240 3354 	movw	r3, #852	; 0x354
     da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da4:	781b      	ldrb	r3, [r3, #0]
     da6:	7653      	strb	r3, [r2, #25]

	get_time_vector(Time_Vector);
     da8:	f241 4020 	movw	r0, #5152	; 0x1420
     dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
     db0:	f002 fd6e 	bl	3890 <get_time_vector>
	for(;i<32;i++){
     db4:	e017      	b.n	de6 <get_hk+0x71e>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
     db6:	f240 530c 	movw	r3, #1292	; 0x50c
     dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dbe:	6819      	ldr	r1, [r3, #0]
     dc0:	f897 0035 	ldrb.w	r0, [r7, #53]	; 0x35
     dc4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
     dc8:	f241 4320 	movw	r3, #5152	; 0x1420
     dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd0:	5c9a      	ldrb	r2, [r3, r2]
     dd2:	eb00 0301 	add.w	r3, r0, r1
     dd6:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	result |= flag << 6;

	hk_pkt->latest_codeword_rx = latest_codeword;

	get_time_vector(Time_Vector);
	for(;i<32;i++){
     dda:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     dde:	f103 0301 	add.w	r3, r3, #1
     de2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
     de6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     dea:	2b1f      	cmp	r3, #31
     dec:	d9e3      	bls.n	db6 <get_hk+0x6ee>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
	}

	hk_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, HK_API_ID))));
     dee:	f240 530c 	movw	r3, #1292	; 0x50c
     df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     df6:	681b      	ldr	r3, [r3, #0]
     df8:	f04f 0200 	mov.w	r2, #0
     dfc:	f042 0208 	orr.w	r2, r2, #8
     e00:	701a      	strb	r2, [r3, #0]
     e02:	f04f 0200 	mov.w	r2, #0
     e06:	f042 0201 	orr.w	r2, r2, #1
     e0a:	705a      	strb	r2, [r3, #1]
	hk_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((hk_seq_num++)))));
     e0c:	f240 530c 	movw	r3, #1292	; 0x50c
     e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e14:	6818      	ldr	r0, [r3, #0]
     e16:	f240 3352 	movw	r3, #850	; 0x352
     e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e1e:	8819      	ldrh	r1, [r3, #0]
     e20:	460b      	mov	r3, r1
     e22:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     e26:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     e2a:	b29b      	uxth	r3, r3
     e2c:	b29b      	uxth	r3, r3
     e2e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     e32:	fa1f fc83 	uxth.w	ip, r3
     e36:	f240 3352 	movw	r3, #850	; 0x352
     e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3e:	881a      	ldrh	r2, [r3, #0]
     e40:	4613      	mov	r3, r2
     e42:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     e46:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     e4a:	b29b      	uxth	r3, r3
     e4c:	b29b      	uxth	r3, r3
     e4e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e52:	b29b      	uxth	r3, r3
     e54:	ea4c 0303 	orr.w	r3, ip, r3
     e58:	b29b      	uxth	r3, r3
     e5a:	b29b      	uxth	r3, r3
     e5c:	f003 0cff 	and.w	ip, r3, #255	; 0xff
     e60:	f04f 0e00 	mov.w	lr, #0
     e64:	ea4e 0c0c 	orr.w	ip, lr, ip
     e68:	f880 c002 	strb.w	ip, [r0, #2]
     e6c:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e70:	b29b      	uxth	r3, r3
     e72:	f04f 0c00 	mov.w	ip, #0
     e76:	ea4c 0303 	orr.w	r3, ip, r3
     e7a:	70c3      	strb	r3, [r0, #3]
     e7c:	f101 0301 	add.w	r3, r1, #1
     e80:	b299      	uxth	r1, r3
     e82:	f240 3352 	movw	r3, #850	; 0x352
     e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e8a:	8019      	strh	r1, [r3, #0]
     e8c:	f102 0301 	add.w	r3, r2, #1
     e90:	b29a      	uxth	r2, r3
     e92:	f240 3352 	movw	r3, #850	; 0x352
     e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e9a:	801a      	strh	r2, [r3, #0]
	hk_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(HK_PKT_LENGTH))));
     e9c:	f240 530c 	movw	r3, #1292	; 0x50c
     ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea4:	681b      	ldr	r3, [r3, #0]
     ea6:	f04f 0200 	mov.w	r2, #0
     eaa:	711a      	strb	r2, [r3, #4]
     eac:	f04f 0200 	mov.w	r2, #0
     eb0:	f042 027c 	orr.w	r2, r2, #124	; 0x7c
     eb4:	715a      	strb	r2, [r3, #5]
	hk_pkt->ccsds_s2 = current_time_lower;
     eb6:	f240 530c 	movw	r3, #1292	; 0x50c
     eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ebe:	681b      	ldr	r3, [r3, #0]
     ec0:	f241 32c8 	movw	r2, #5064	; 0x13c8
     ec4:	f2c2 0200 	movt	r2, #8192	; 0x2000
     ec8:	e9d2 0100 	ldrd	r0, r1, [r2]
     ecc:	4602      	mov	r2, r0
     ece:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     ed2:	f04f 0000 	mov.w	r0, #0
     ed6:	ea40 0101 	orr.w	r1, r0, r1
     eda:	7299      	strb	r1, [r3, #10]
     edc:	ea4f 2112 	mov.w	r1, r2, lsr #8
     ee0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     ee4:	f04f 0000 	mov.w	r0, #0
     ee8:	ea40 0101 	orr.w	r1, r0, r1
     eec:	72d9      	strb	r1, [r3, #11]
     eee:	ea4f 4112 	mov.w	r1, r2, lsr #16
     ef2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     ef6:	f04f 0000 	mov.w	r0, #0
     efa:	ea40 0101 	orr.w	r1, r0, r1
     efe:	7319      	strb	r1, [r3, #12]
     f00:	ea4f 6212 	mov.w	r2, r2, lsr #24
     f04:	f04f 0100 	mov.w	r1, #0
     f08:	ea41 0202 	orr.w	r2, r1, r2
     f0c:	735a      	strb	r2, [r3, #13]
	hk_pkt->ccsds_s1 = current_time_upper;
     f0e:	f240 530c 	movw	r3, #1292	; 0x50c
     f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f16:	681b      	ldr	r3, [r3, #0]
     f18:	f241 32d8 	movw	r2, #5080	; 0x13d8
     f1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     f20:	e9d2 0100 	ldrd	r0, r1, [r2]
     f24:	4602      	mov	r2, r0
     f26:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     f2a:	f04f 0000 	mov.w	r0, #0
     f2e:	ea40 0101 	orr.w	r1, r0, r1
     f32:	7199      	strb	r1, [r3, #6]
     f34:	ea4f 2112 	mov.w	r1, r2, lsr #8
     f38:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     f3c:	f04f 0000 	mov.w	r0, #0
     f40:	ea40 0101 	orr.w	r1, r0, r1
     f44:	71d9      	strb	r1, [r3, #7]
     f46:	ea4f 4112 	mov.w	r1, r2, lsr #16
     f4a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     f4e:	f04f 0000 	mov.w	r0, #0
     f52:	ea40 0101 	orr.w	r1, r0, r1
     f56:	7219      	strb	r1, [r3, #8]
     f58:	ea4f 6212 	mov.w	r2, r2, lsr #24
     f5c:	f04f 0100 	mov.w	r1, #0
     f60:	ea41 0202 	orr.w	r2, r1, r2
     f64:	725a      	strb	r2, [r3, #9]

	if(store_in_sd_card){
     f66:	f240 3355 	movw	r3, #853	; 0x355
     f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6e:	781b      	ldrb	r3, [r3, #0]
     f70:	2b00      	cmp	r3, #0
     f72:	d05c      	beq.n	102e <MAIN_STACK_SIZE+0x2e>
		sd_dump = 1;
     f74:	f240 3367 	movw	r3, #871	; 0x367
     f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f7c:	f04f 0201 	mov.w	r2, #1
     f80:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
     f82:	f240 530c 	movw	r3, #1292	; 0x50c
     f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8a:	681a      	ldr	r2, [r3, #0]
     f8c:	f240 3367 	movw	r3, #871	; 0x367
     f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f94:	781b      	ldrb	r3, [r3, #0]
     f96:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
     f9a:	f240 530c 	movw	r3, #1292	; 0x50c
     f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa2:	681c      	ldr	r4, [r3, #0]
     fa4:	f240 6034 	movw	r0, #1588	; 0x634
     fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fac:	f04f 017a 	mov.w	r1, #122	; 0x7a
     fb0:	f7ff faee 	bl	590 <make_FLetcher>
     fb4:	4603      	mov	r3, r0
     fb6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     fba:	f04f 0100 	mov.w	r1, #0
     fbe:	ea41 0202 	orr.w	r2, r1, r2
     fc2:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
     fc6:	ea4f 2313 	mov.w	r3, r3, lsr #8
     fca:	b29b      	uxth	r3, r3
     fcc:	f04f 0200 	mov.w	r2, #0
     fd0:	ea42 0303 	orr.w	r3, r2, r3
     fd4:	f884 307b 	strb.w	r3, [r4, #123]	; 0x7b
		result |= ((store_data(&hk_partition, data) == 0 ? 0 : 1) << 7);
     fd8:	f241 400c 	movw	r0, #5132	; 0x140c
     fdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fe0:	f240 6134 	movw	r1, #1588	; 0x634
     fe4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     fe8:	f003 ffa0 	bl	4f2c <store_data>
     fec:	4603      	mov	r3, r0
     fee:	2b00      	cmp	r3, #0
     ff0:	d002      	beq.n	ff8 <get_hk+0x930>
     ff2:	f04f 0380 	mov.w	r3, #128	; 0x80
     ff6:	e001      	b.n	ffc <get_hk+0x934>
     ff8:	f04f 0300 	mov.w	r3, #0
     ffc:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     ffe:	461a      	mov	r2, r3
    1000:	460b      	mov	r3, r1
    1002:	ea42 0303 	orr.w	r3, r2, r3
    1006:	b29b      	uxth	r3, r3
    1008:	867b      	strh	r3, [r7, #50]	; 0x32
//		a = MSS_GPIO_get_inputs();
//		if(a && 0x01 == 0){
//			store_in_sd_card = 0;
//		}
//		store_in_sd_card = 0;
		store_data(&hk_partition, data);
    100a:	f241 400c 	movw	r0, #5132	; 0x140c
    100e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1012:	f240 6134 	movw	r1, #1588	; 0x634
    1016:	f2c2 0100 	movt	r1, #8192	; 0x2000
    101a:	f003 ff87 	bl	4f2c <store_data>
		store_in_sd_card = 0;
    101e:	f240 3355 	movw	r3, #853	; 0x355
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	f04f 0200 	mov.w	r2, #0
    102a:	701a      	strb	r2, [r3, #0]
    102c:	e03d      	b.n	10aa <MAIN_STACK_SIZE+0xaa>
	}
	else{
		sd_dump = 0;
    102e:	f240 3367 	movw	r3, #871	; 0x367
    1032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1036:	f04f 0200 	mov.w	r2, #0
    103a:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
    103c:	f240 530c 	movw	r3, #1292	; 0x50c
    1040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1044:	681a      	ldr	r2, [r3, #0]
    1046:	f240 3367 	movw	r3, #871	; 0x367
    104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104e:	781b      	ldrb	r3, [r3, #0]
    1050:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
    1054:	f240 530c 	movw	r3, #1292	; 0x50c
    1058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105c:	681c      	ldr	r4, [r3, #0]
    105e:	f240 6034 	movw	r0, #1588	; 0x634
    1062:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1066:	f04f 017a 	mov.w	r1, #122	; 0x7a
    106a:	f7ff fa91 	bl	590 <make_FLetcher>
    106e:	4603      	mov	r3, r0
    1070:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1074:	f04f 0100 	mov.w	r1, #0
    1078:	ea41 0202 	orr.w	r2, r1, r2
    107c:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
    1080:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1084:	b29b      	uxth	r3, r3
    1086:	f04f 0200 	mov.w	r2, #0
    108a:	ea42 0303 	orr.w	r3, r2, r3
    108e:	f884 307b 	strb.w	r3, [r4, #123]	; 0x7b
//		vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    1092:	f241 40c0 	movw	r0, #5312	; 0x14c0
    1096:	f2c2 0000 	movt	r0, #8192	; 0x2000
    109a:	f240 6134 	movw	r1, #1588	; 0x634
    109e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10a2:	f04f 027c 	mov.w	r2, #124	; 0x7c
    10a6:	f004 ff49 	bl	5f3c <MSS_UART_polled_tx>
	}

	return result;
    10aa:	8e7b      	ldrh	r3, [r7, #50]	; 0x32


//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
//	MSS_UART_polled_tx_string(&g_mss_uart0, msg);
}
    10ac:	4618      	mov	r0, r3
    10ae:	f107 073c 	add.w	r7, r7, #60	; 0x3c
    10b2:	46bd      	mov	sp, r7
    10b4:	bd90      	pop	{r4, r7, pc}
    10b6:	bf00      	nop

000010b8 <get_temp>:


uint16_t get_temp(){
    10b8:	b5b0      	push	{r4, r5, r7, lr}
    10ba:	b082      	sub	sp, #8
    10bc:	af00      	add	r7, sp, #0
	uint8_t i = 0;
    10be:	f04f 0300 	mov.w	r3, #0
    10c2:	713b      	strb	r3, [r7, #4]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
    10c4:	f04f 0300 	mov.w	r3, #0
    10c8:	717b      	strb	r3, [r7, #5]
	uint16_t res = 0;
    10ca:	f04f 0300 	mov.w	r3, #0
    10ce:	80fb      	strh	r3, [r7, #6]
	thermistor_pkt = (thermistor_pkt_t*) data;
    10d0:	f240 6234 	movw	r2, #1588	; 0x634
    10d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    10d8:	f240 6330 	movw	r3, #1584	; 0x630
    10dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e0:	601a      	str	r2, [r3, #0]

	for(;i<8;i++){
    10e2:	e03a      	b.n	115a <get_temp+0xa2>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
    10e4:	f240 6330 	movw	r3, #1584	; 0x630
    10e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ec:	681c      	ldr	r4, [r3, #0]
    10ee:	793d      	ldrb	r5, [r7, #4]
    10f0:	793a      	ldrb	r2, [r7, #4]
    10f2:	f107 0303 	add.w	r3, r7, #3
    10f6:	f240 40a0 	movw	r0, #1184	; 0x4a0
    10fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10fe:	f04f 0121 	mov.w	r1, #33	; 0x21
    1102:	f002 ff13 	bl	3f2c <get_ADC_value>
    1106:	4603      	mov	r3, r0
    1108:	4619      	mov	r1, r3
    110a:	f105 0204 	add.w	r2, r5, #4
    110e:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    1112:	ea4f 0342 	mov.w	r3, r2, lsl #1
    1116:	4423      	add	r3, r4
    1118:	f04f 0c00 	mov.w	ip, #0
    111c:	ea4c 0000 	orr.w	r0, ip, r0
    1120:	7198      	strb	r0, [r3, #6]
    1122:	ea4f 2311 	mov.w	r3, r1, lsr #8
    1126:	b298      	uxth	r0, r3
    1128:	ea4f 0342 	mov.w	r3, r2, lsl #1
    112c:	4423      	add	r3, r4
    112e:	f04f 0200 	mov.w	r2, #0
    1132:	4611      	mov	r1, r2
    1134:	4602      	mov	r2, r0
    1136:	ea41 0202 	orr.w	r2, r1, r2
    113a:	71da      	strb	r2, [r3, #7]
		res |= (flag << i);
    113c:	78fb      	ldrb	r3, [r7, #3]
    113e:	461a      	mov	r2, r3
    1140:	793b      	ldrb	r3, [r7, #4]
    1142:	fa02 f303 	lsl.w	r3, r2, r3
    1146:	b29a      	uxth	r2, r3
    1148:	88fb      	ldrh	r3, [r7, #6]
    114a:	ea42 0303 	orr.w	r3, r2, r3
    114e:	b29b      	uxth	r3, r3
    1150:	80fb      	strh	r3, [r7, #6]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
	uint16_t res = 0;
	thermistor_pkt = (thermistor_pkt_t*) data;

	for(;i<8;i++){
    1152:	793b      	ldrb	r3, [r7, #4]
    1154:	f103 0301 	add.w	r3, r3, #1
    1158:	713b      	strb	r3, [r7, #4]
    115a:	793b      	ldrb	r3, [r7, #4]
    115c:	2b07      	cmp	r3, #7
    115e:	d9c1      	bls.n	10e4 <get_temp+0x2c>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
		res |= (flag << i);
	}

	if(store_in_sd_card){
    1160:	f240 3355 	movw	r3, #853	; 0x355
    1164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1168:	781b      	ldrb	r3, [r3, #0]
    116a:	2b00      	cmp	r3, #0
    116c:	d014      	beq.n	1198 <get_temp+0xe0>
		sd_dump_thermistor = 1;
    116e:	f04f 0301 	mov.w	r3, #1
    1172:	717b      	strb	r3, [r7, #5]
		store_data(&thermistor_partition, data);
    1174:	f241 30e8 	movw	r0, #5096	; 0x13e8
    1178:	f2c2 0000 	movt	r0, #8192	; 0x2000
    117c:	f240 6134 	movw	r1, #1588	; 0x634
    1180:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1184:	f003 fed2 	bl	4f2c <store_data>
		store_in_sd_card = 0;
    1188:	f240 3355 	movw	r3, #853	; 0x355
    118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1190:	f04f 0200 	mov.w	r2, #0
    1194:	701a      	strb	r2, [r3, #0]
    1196:	e00e      	b.n	11b6 <get_temp+0xfe>
	}
	else{
		sd_dump_thermistor = 0;
    1198:	f04f 0300 	mov.w	r3, #0
    119c:	717b      	strb	r3, [r7, #5]
//		vGetPktStruct(thermistor, (void*) thermistor_pkt, sizeof(thermistor_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    119e:	f241 40c0 	movw	r0, #5312	; 0x14c0
    11a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11a6:	f240 6134 	movw	r1, #1588	; 0x634
    11aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
    11ae:	f04f 027c 	mov.w	r2, #124	; 0x7c
    11b2:	f004 fec3 	bl	5f3c <MSS_UART_polled_tx>
	}

	return res;
    11b6:	88fb      	ldrh	r3, [r7, #6]
}
    11b8:	4618      	mov	r0, r3
    11ba:	f107 0708 	add.w	r7, r7, #8
    11be:	46bd      	mov	sp, r7
    11c0:	bdb0      	pop	{r4, r5, r7, pc}
    11c2:	bf00      	nop

000011c4 <get_sd_data>:

void get_sd_data(){
    11c4:	b580      	push	{r7, lr}
    11c6:	af00      	add	r7, sp, #0
	read_data(&hk_partition, data);
    11c8:	f241 400c 	movw	r0, #5132	; 0x140c
    11cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11d0:	f240 6134 	movw	r1, #1588	; 0x634
    11d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    11d8:	f003 fed6 	bl	4f88 <read_data>
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    11dc:	f241 40c0 	movw	r0, #5312	; 0x14c0
    11e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e4:	f240 6134 	movw	r1, #1588	; 0x634
    11e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    11ec:	f04f 027c 	mov.w	r2, #124	; 0x7c
    11f0:	f004 fea4 	bl	5f3c <MSS_UART_polled_tx>
}
    11f4:	bd80      	pop	{r7, pc}
    11f6:	bf00      	nop

000011f8 <get_gmc>:

uint8_t status;
uint16_t ADC_voltages[8];


uint8_t get_gmc(){
    11f8:	b590      	push	{r4, r7, lr}
    11fa:	b083      	sub	sp, #12
    11fc:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    11fe:	f04f 0300 	mov.w	r3, #0
    1202:	80fb      	strh	r3, [r7, #6]
	gmc_pkt = (gmc_pkt_t*) data;
    1204:	f240 6234 	movw	r2, #1588	; 0x634
    1208:	f2c2 0200 	movt	r2, #8192	; 0x2000
    120c:	f241 1330 	movw	r3, #4400	; 0x1130
    1210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1214:	601a      	str	r2, [r3, #0]
	status = get_count(&counter_i2c, count_val);
    1216:	f241 0048 	movw	r0, #4168	; 0x1048
    121a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    121e:	f241 114c 	movw	r1, #4428	; 0x114c
    1222:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1226:	f003 ff0f 	bl	5048 <get_count>
    122a:	4603      	mov	r3, r0
    122c:	461a      	mov	r2, r3
    122e:	f241 1378 	movw	r3, #4472	; 0x1178
    1232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1236:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    1238:	f241 1378 	movw	r3, #4472	; 0x1178
    123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1240:	781b      	ldrb	r3, [r3, #0]
    1242:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1246:	b2da      	uxtb	r2, r3
    1248:	f241 1378 	movw	r3, #4472	; 0x1178
    124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1250:	701a      	strb	r2, [r3, #0]
	gmc_radiation_count = count_val[0];
    1252:	f241 134c 	movw	r3, #4428	; 0x114c
    1256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    125a:	781b      	ldrb	r3, [r3, #0]
    125c:	461a      	mov	r2, r3
    125e:	f241 1348 	movw	r3, #4424	; 0x1148
    1262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1266:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1268:	f241 1348 	movw	r3, #4424	; 0x1148
    126c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1270:	681b      	ldr	r3, [r3, #0]
    1272:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1276:	f241 1348 	movw	r3, #4424	; 0x1148
    127a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    127e:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[1];
    1280:	f241 134c 	movw	r3, #4428	; 0x114c
    1284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1288:	785b      	ldrb	r3, [r3, #1]
    128a:	461a      	mov	r2, r3
    128c:	f241 1348 	movw	r3, #4424	; 0x1148
    1290:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1294:	681b      	ldr	r3, [r3, #0]
    1296:	ea42 0203 	orr.w	r2, r2, r3
    129a:	f241 1348 	movw	r3, #4424	; 0x1148
    129e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a2:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    12a4:	f241 1348 	movw	r3, #4424	; 0x1148
    12a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ac:	681b      	ldr	r3, [r3, #0]
    12ae:	ea4f 2203 	mov.w	r2, r3, lsl #8
    12b2:	f241 1348 	movw	r3, #4424	; 0x1148
    12b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ba:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[2];
    12bc:	f241 134c 	movw	r3, #4428	; 0x114c
    12c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c4:	789b      	ldrb	r3, [r3, #2]
    12c6:	461a      	mov	r2, r3
    12c8:	f241 1348 	movw	r3, #4424	; 0x1148
    12cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d0:	681b      	ldr	r3, [r3, #0]
    12d2:	ea42 0203 	orr.w	r2, r2, r3
    12d6:	f241 1348 	movw	r3, #4424	; 0x1148
    12da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12de:	601a      	str	r2, [r3, #0]



	status = get_free_res(&counter_i2c, free_res);
    12e0:	f241 0048 	movw	r0, #4168	; 0x1048
    12e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12e8:	f241 1150 	movw	r1, #4432	; 0x1150
    12ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    12f0:	f003 fed4 	bl	509c <get_free_res>
    12f4:	4603      	mov	r3, r0
    12f6:	461a      	mov	r2, r3
    12f8:	f241 1378 	movw	r3, #4472	; 0x1178
    12fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1300:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    1302:	f241 1378 	movw	r3, #4472	; 0x1178
    1306:	f2c2 0300 	movt	r3, #8192	; 0x2000
    130a:	781b      	ldrb	r3, [r3, #0]
    130c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1310:	b2da      	uxtb	r2, r3
    1312:	f241 1378 	movw	r3, #4472	; 0x1178
    1316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    131a:	701a      	strb	r2, [r3, #0]
	gmc_free_res_value = count_val[0];
    131c:	f241 134c 	movw	r3, #4428	; 0x114c
    1320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1324:	781b      	ldrb	r3, [r3, #0]
    1326:	461a      	mov	r2, r3
    1328:	f241 1374 	movw	r3, #4468	; 0x1174
    132c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1330:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    1332:	f241 1374 	movw	r3, #4468	; 0x1174
    1336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133a:	681b      	ldr	r3, [r3, #0]
    133c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1340:	f241 1374 	movw	r3, #4468	; 0x1174
    1344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1348:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[1];
    134a:	f241 134c 	movw	r3, #4428	; 0x114c
    134e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1352:	785b      	ldrb	r3, [r3, #1]
    1354:	461a      	mov	r2, r3
    1356:	f241 1374 	movw	r3, #4468	; 0x1174
    135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    135e:	681b      	ldr	r3, [r3, #0]
    1360:	ea42 0203 	orr.w	r2, r2, r3
    1364:	f241 1374 	movw	r3, #4468	; 0x1174
    1368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136c:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    136e:	f241 1374 	movw	r3, #4468	; 0x1174
    1372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1376:	681b      	ldr	r3, [r3, #0]
    1378:	ea4f 2203 	mov.w	r2, r3, lsl #8
    137c:	f241 1374 	movw	r3, #4468	; 0x1174
    1380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1384:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[2];
    1386:	f241 134c 	movw	r3, #4428	; 0x114c
    138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    138e:	789b      	ldrb	r3, [r3, #2]
    1390:	461a      	mov	r2, r3
    1392:	f241 1374 	movw	r3, #4468	; 0x1174
    1396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    139a:	681b      	ldr	r3, [r3, #0]
    139c:	ea42 0203 	orr.w	r2, r2, r3
    13a0:	f241 1374 	movw	r3, #4468	; 0x1174
    13a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a8:	601a      	str	r2, [r3, #0]

	get_gmc_voltages(&counter_i2c, ADC_voltages);
    13aa:	f241 1334 	movw	r3, #4404	; 0x1134
    13ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b2:	f241 0048 	movw	r0, #4168	; 0x1048
    13b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13ba:	4619      	mov	r1, r3
    13bc:	f003 feb4 	bl	5128 <get_gmc_voltages>

	gmc_pkt->IMG_ID = IMG_ID;
    13c0:	f241 1330 	movw	r3, #4400	; 0x1130
    13c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c8:	681a      	ldr	r2, [r3, #0]
    13ca:	f240 0304 	movw	r3, #4
    13ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13d2:	781b      	ldrb	r3, [r3, #0]
    13d4:	7393      	strb	r3, [r2, #14]
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
    13d6:	f241 1330 	movw	r3, #4400	; 0x1130
    13da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13de:	681b      	ldr	r3, [r3, #0]
    13e0:	f241 1248 	movw	r2, #4424	; 0x1148
    13e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    13e8:	6812      	ldr	r2, [r2, #0]
    13ea:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    13ee:	f04f 0000 	mov.w	r0, #0
    13f2:	ea40 0101 	orr.w	r1, r0, r1
    13f6:	73d9      	strb	r1, [r3, #15]
    13f8:	ea4f 2112 	mov.w	r1, r2, lsr #8
    13fc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1400:	f04f 0000 	mov.w	r0, #0
    1404:	ea40 0101 	orr.w	r1, r0, r1
    1408:	7419      	strb	r1, [r3, #16]
    140a:	ea4f 4112 	mov.w	r1, r2, lsr #16
    140e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1412:	f04f 0000 	mov.w	r0, #0
    1416:	ea40 0101 	orr.w	r1, r0, r1
    141a:	7459      	strb	r1, [r3, #17]
    141c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1420:	f04f 0100 	mov.w	r1, #0
    1424:	ea41 0202 	orr.w	r2, r1, r2
    1428:	749a      	strb	r2, [r3, #18]
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
    142a:	f241 1330 	movw	r3, #4400	; 0x1130
    142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1432:	681b      	ldr	r3, [r3, #0]
    1434:	f241 1274 	movw	r2, #4468	; 0x1174
    1438:	f2c2 0200 	movt	r2, #8192	; 0x2000
    143c:	6812      	ldr	r2, [r2, #0]
    143e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1442:	f04f 0000 	mov.w	r0, #0
    1446:	ea40 0101 	orr.w	r1, r0, r1
    144a:	74d9      	strb	r1, [r3, #19]
    144c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1450:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1454:	f04f 0000 	mov.w	r0, #0
    1458:	ea40 0101 	orr.w	r1, r0, r1
    145c:	7519      	strb	r1, [r3, #20]
    145e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1462:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1466:	f04f 0000 	mov.w	r0, #0
    146a:	ea40 0101 	orr.w	r1, r0, r1
    146e:	7559      	strb	r1, [r3, #21]
    1470:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1474:	f04f 0100 	mov.w	r1, #0
    1478:	ea41 0202 	orr.w	r2, r1, r2
    147c:	759a      	strb	r2, [r3, #22]
	for (i=0; i<8; i++){
    147e:	f04f 0300 	mov.w	r3, #0
    1482:	80fb      	strh	r3, [r7, #6]
    1484:	e02a      	b.n	14dc <get_gmc+0x2e4>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
    1486:	f241 1330 	movw	r3, #4400	; 0x1130
    148a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    148e:	681a      	ldr	r2, [r3, #0]
    1490:	88f9      	ldrh	r1, [r7, #6]
    1492:	88f8      	ldrh	r0, [r7, #6]
    1494:	f241 1334 	movw	r3, #4404	; 0x1134
    1498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    149c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    14a0:	f101 0108 	add.w	r1, r1, #8
    14a4:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    14a8:	ea4f 0341 	mov.w	r3, r1, lsl #1
    14ac:	4413      	add	r3, r2
    14ae:	f04f 0e00 	mov.w	lr, #0
    14b2:	ea4e 0c0c 	orr.w	ip, lr, ip
    14b6:	f883 c007 	strb.w	ip, [r3, #7]
    14ba:	ea4f 2310 	mov.w	r3, r0, lsr #8
    14be:	b298      	uxth	r0, r3
    14c0:	ea4f 0341 	mov.w	r3, r1, lsl #1
    14c4:	4413      	add	r3, r2
    14c6:	f04f 0200 	mov.w	r2, #0
    14ca:	4611      	mov	r1, r2
    14cc:	4602      	mov	r2, r0
    14ce:	ea41 0202 	orr.w	r2, r1, r2
    14d2:	721a      	strb	r2, [r3, #8]
	get_gmc_voltages(&counter_i2c, ADC_voltages);

	gmc_pkt->IMG_ID = IMG_ID;
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
	for (i=0; i<8; i++){
    14d4:	88fb      	ldrh	r3, [r7, #6]
    14d6:	f103 0301 	add.w	r3, r3, #1
    14da:	80fb      	strh	r3, [r7, #6]
    14dc:	88fb      	ldrh	r3, [r7, #6]
    14de:	2b07      	cmp	r3, #7
    14e0:	d9d1      	bls.n	1486 <get_gmc+0x28e>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
	}

//	get_time_vector(Time_Vector);

	i = 0;
    14e2:	f04f 0300 	mov.w	r3, #0
    14e6:	80fb      	strh	r3, [r7, #6]
//	for(;i<32;i++){
//		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
//	}

	gmc_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, GMC_API_ID))));
    14e8:	f241 1330 	movw	r3, #4400	; 0x1130
    14ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14f0:	681b      	ldr	r3, [r3, #0]
    14f2:	f04f 0200 	mov.w	r2, #0
    14f6:	f042 0208 	orr.w	r2, r2, #8
    14fa:	701a      	strb	r2, [r3, #0]
    14fc:	f04f 0200 	mov.w	r2, #0
    1500:	f042 0202 	orr.w	r2, r2, #2
    1504:	705a      	strb	r2, [r3, #1]
	gmc_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((gmc_seq_num++)))));
    1506:	f241 1330 	movw	r3, #4400	; 0x1130
    150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150e:	6818      	ldr	r0, [r3, #0]
    1510:	f240 335a 	movw	r3, #858	; 0x35a
    1514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1518:	8819      	ldrh	r1, [r3, #0]
    151a:	460b      	mov	r3, r1
    151c:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1520:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1524:	b29b      	uxth	r3, r3
    1526:	b29b      	uxth	r3, r3
    1528:	ea4f 2303 	mov.w	r3, r3, lsl #8
    152c:	fa1f fc83 	uxth.w	ip, r3
    1530:	f240 335a 	movw	r3, #858	; 0x35a
    1534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1538:	881a      	ldrh	r2, [r3, #0]
    153a:	4613      	mov	r3, r2
    153c:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1540:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1544:	b29b      	uxth	r3, r3
    1546:	b29b      	uxth	r3, r3
    1548:	ea4f 2313 	mov.w	r3, r3, lsr #8
    154c:	b29b      	uxth	r3, r3
    154e:	ea4c 0303 	orr.w	r3, ip, r3
    1552:	b29b      	uxth	r3, r3
    1554:	b29b      	uxth	r3, r3
    1556:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    155a:	f04f 0e00 	mov.w	lr, #0
    155e:	ea4e 0c0c 	orr.w	ip, lr, ip
    1562:	f880 c002 	strb.w	ip, [r0, #2]
    1566:	ea4f 2313 	mov.w	r3, r3, lsr #8
    156a:	b29b      	uxth	r3, r3
    156c:	f04f 0c00 	mov.w	ip, #0
    1570:	ea4c 0303 	orr.w	r3, ip, r3
    1574:	70c3      	strb	r3, [r0, #3]
    1576:	f101 0301 	add.w	r3, r1, #1
    157a:	b299      	uxth	r1, r3
    157c:	f240 335a 	movw	r3, #858	; 0x35a
    1580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1584:	8019      	strh	r1, [r3, #0]
    1586:	f102 0301 	add.w	r3, r2, #1
    158a:	b29a      	uxth	r2, r3
    158c:	f240 335a 	movw	r3, #858	; 0x35a
    1590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1594:	801a      	strh	r2, [r3, #0]
	gmc_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(GMC_PKT_LENGTH))));
    1596:	f241 1330 	movw	r3, #4400	; 0x1130
    159a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159e:	681b      	ldr	r3, [r3, #0]
    15a0:	f04f 0200 	mov.w	r2, #0
    15a4:	711a      	strb	r2, [r3, #4]
    15a6:	f04f 0200 	mov.w	r2, #0
    15aa:	f042 024a 	orr.w	r2, r2, #74	; 0x4a
    15ae:	715a      	strb	r2, [r3, #5]
	gmc_pkt->ccsds_s1 = 0;
    15b0:	f241 1330 	movw	r3, #4400	; 0x1130
    15b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b8:	681b      	ldr	r3, [r3, #0]
    15ba:	f04f 0200 	mov.w	r2, #0
    15be:	719a      	strb	r2, [r3, #6]
    15c0:	f04f 0200 	mov.w	r2, #0
    15c4:	71da      	strb	r2, [r3, #7]
    15c6:	f04f 0200 	mov.w	r2, #0
    15ca:	721a      	strb	r2, [r3, #8]
    15cc:	f04f 0200 	mov.w	r2, #0
    15d0:	725a      	strb	r2, [r3, #9]

	gmc_pkt->ccsds_s2 = 0;
    15d2:	f241 1330 	movw	r3, #4400	; 0x1130
    15d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15da:	681b      	ldr	r3, [r3, #0]
    15dc:	f04f 0200 	mov.w	r2, #0
    15e0:	729a      	strb	r2, [r3, #10]
    15e2:	f04f 0200 	mov.w	r2, #0
    15e6:	72da      	strb	r2, [r3, #11]
    15e8:	f04f 0200 	mov.w	r2, #0
    15ec:	731a      	strb	r2, [r3, #12]
    15ee:	f04f 0200 	mov.w	r2, #0
    15f2:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    15f4:	f240 3355 	movw	r3, #853	; 0x355
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	781b      	ldrb	r3, [r3, #0]
    15fe:	2b00      	cmp	r3, #0
    1600:	d03c      	beq.n	167c <get_gmc+0x484>
			sd_dump_gmc = 1;
    1602:	f240 3357 	movw	r3, #855	; 0x357
    1606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    160a:	f04f 0201 	mov.w	r2, #1
    160e:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    1610:	f241 1330 	movw	r3, #4400	; 0x1130
    1614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1618:	681a      	ldr	r2, [r3, #0]
    161a:	f240 3357 	movw	r3, #855	; 0x357
    161e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1622:	781b      	ldrb	r3, [r3, #0]
    1624:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1628:	f241 1330 	movw	r3, #4400	; 0x1130
    162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1630:	681c      	ldr	r4, [r3, #0]
    1632:	f240 6034 	movw	r0, #1588	; 0x634
    1636:	f2c2 0000 	movt	r0, #8192	; 0x2000
    163a:	f04f 0148 	mov.w	r1, #72	; 0x48
    163e:	f7fe ffa7 	bl	590 <make_FLetcher>
    1642:	4603      	mov	r3, r0
    1644:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1648:	f04f 0100 	mov.w	r1, #0
    164c:	ea41 0202 	orr.w	r2, r1, r2
    1650:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1654:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1658:	b29b      	uxth	r3, r3
    165a:	f04f 0200 	mov.w	r2, #0
    165e:	ea42 0303 	orr.w	r3, r2, r3
    1662:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			store_data(&gmc_partition, data);
    1666:	f241 10a0 	movw	r0, #4512	; 0x11a0
    166a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    166e:	f240 6134 	movw	r1, #1588	; 0x634
    1672:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1676:	f003 fc59 	bl	4f2c <store_data>
    167a:	e03d      	b.n	16f8 <get_gmc+0x500>
	//		store_in_sd_card = 0;
		}
		else{
			sd_dump_gmc = 0;
    167c:	f240 3357 	movw	r3, #855	; 0x357
    1680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1684:	f04f 0200 	mov.w	r2, #0
    1688:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    168a:	f241 1330 	movw	r3, #4400	; 0x1130
    168e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1692:	681a      	ldr	r2, [r3, #0]
    1694:	f240 3357 	movw	r3, #855	; 0x357
    1698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169c:	781b      	ldrb	r3, [r3, #0]
    169e:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    16a2:	f241 1330 	movw	r3, #4400	; 0x1130
    16a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16aa:	681c      	ldr	r4, [r3, #0]
    16ac:	f240 6034 	movw	r0, #1588	; 0x634
    16b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16b4:	f04f 0148 	mov.w	r1, #72	; 0x48
    16b8:	f7fe ff6a 	bl	590 <make_FLetcher>
    16bc:	4603      	mov	r3, r0
    16be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    16c2:	f04f 0100 	mov.w	r1, #0
    16c6:	ea41 0202 	orr.w	r2, r1, r2
    16ca:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    16ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    16d2:	b29b      	uxth	r3, r3
    16d4:	f04f 0200 	mov.w	r2, #0
    16d8:	ea42 0303 	orr.w	r3, r2, r3
    16dc:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
			MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(gmc_pkt_t));
    16e0:	f241 40c0 	movw	r0, #5312	; 0x14c0
    16e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16e8:	f240 6134 	movw	r1, #1588	; 0x634
    16ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    16f0:	f04f 024a 	mov.w	r2, #74	; 0x4a
    16f4:	f004 fc22 	bl	5f3c <MSS_UART_polled_tx>
		}


	return status;
    16f8:	f241 1378 	movw	r3, #4472	; 0x1178
    16fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1700:	781b      	ldrb	r3, [r3, #0]
}
    1702:	4618      	mov	r0, r3
    1704:	f107 070c 	add.w	r7, r7, #12
    1708:	46bd      	mov	sp, r7
    170a:	bd90      	pop	{r4, r7, pc}

0000170c <get_comms>:

uint16_t get_comms(){
    170c:	b590      	push	{r4, r7, lr}
    170e:	b083      	sub	sp, #12
    1710:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    1712:	f04f 0300 	mov.w	r3, #0
    1716:	80fb      	strh	r3, [r7, #6]
	comms_pkt = (comms_pkt_t*) data;
    1718:	f240 6234 	movw	r2, #1588	; 0x634
    171c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1720:	f241 1344 	movw	r3, #4420	; 0x1144
    1724:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1728:	601a      	str	r2, [r3, #0]
//	data_test[0]++;
	for(;i<8;i++){
    172a:	e00c      	b.n	1746 <get_comms+0x3a>
		cmd_adf_data[i] = 0;
    172c:	88fa      	ldrh	r2, [r7, #6]
    172e:	f241 1354 	movw	r3, #4436	; 0x1154
    1732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1736:	f04f 0100 	mov.w	r1, #0
    173a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

uint16_t get_comms(){
	uint16_t i = 0;
	comms_pkt = (comms_pkt_t*) data;
//	data_test[0]++;
	for(;i<8;i++){
    173e:	88fb      	ldrh	r3, [r7, #6]
    1740:	f103 0301 	add.w	r3, r3, #1
    1744:	80fb      	strh	r3, [r7, #6]
    1746:	88fb      	ldrh	r3, [r7, #6]
    1748:	2b07      	cmp	r3, #7
    174a:	d9ef      	bls.n	172c <get_comms+0x20>
		cmd_adf_data[i] = 0;
	}
	i = 0;
    174c:	f04f 0300 	mov.w	r3, #0
    1750:	80fb      	strh	r3, [r7, #6]
	get_rssi_data(&rssi);
    1752:	f241 30f8 	movw	r0, #5112	; 0x13f8
    1756:	f2c2 0000 	movt	r0, #8192	; 0x2000
    175a:	f004 f9db 	bl	5b14 <get_rssi_data>
	comms_pkt->IMG_ID = IMG_ID;
    175e:	f241 1344 	movw	r3, #4420	; 0x1144
    1762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1766:	681a      	ldr	r2, [r3, #0]
    1768:	f240 0304 	movw	r3, #4
    176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1770:	781b      	ldrb	r3, [r3, #0]
    1772:	7393      	strb	r3, [r2, #14]
	comms_pkt->comms_adf_rssi = rssi;
    1774:	f241 1344 	movw	r3, #4420	; 0x1144
    1778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177c:	681a      	ldr	r2, [r3, #0]
    177e:	f241 33f8 	movw	r3, #5112	; 0x13f8
    1782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1786:	881b      	ldrh	r3, [r3, #0]
    1788:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    178c:	f04f 0000 	mov.w	r0, #0
    1790:	ea40 0101 	orr.w	r1, r0, r1
    1794:	7511      	strb	r1, [r2, #20]
    1796:	ea4f 2313 	mov.w	r3, r3, lsr #8
    179a:	b29b      	uxth	r3, r3
    179c:	f04f 0100 	mov.w	r1, #0
    17a0:	ea41 0303 	orr.w	r3, r1, r3
    17a4:	7553      	strb	r3, [r2, #21]
	comms_pkt->comms_adf_cmd_rx = cmd_rx_count;
    17a6:	f241 1344 	movw	r3, #4420	; 0x1144
    17aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ae:	681a      	ldr	r2, [r3, #0]
    17b0:	f240 3362 	movw	r3, #866	; 0x362
    17b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17b8:	781b      	ldrb	r3, [r3, #0]
    17ba:	73d3      	strb	r3, [r2, #15]
	comms_pkt->comms_adf_cmd_succ = cmd_succ_count;
    17bc:	f241 1344 	movw	r3, #4420	; 0x1144
    17c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c4:	681a      	ldr	r2, [r3, #0]
    17c6:	f240 3363 	movw	r3, #867	; 0x363
    17ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ce:	781b      	ldrb	r3, [r3, #0]
    17d0:	7413      	strb	r3, [r2, #16]
	comms_pkt->comms_adf_cmd_reject = cmd_reject_count;
    17d2:	f241 1344 	movw	r3, #4420	; 0x1144
    17d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17da:	681a      	ldr	r2, [r3, #0]
    17dc:	f240 3364 	movw	r3, #868	; 0x364
    17e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e4:	781b      	ldrb	r3, [r3, #0]
    17e6:	7453      	strb	r3, [r2, #17]
	comms_pkt->comms_adf_rssi_cca = rssi_cca;
    17e8:	f241 1344 	movw	r3, #4420	; 0x1144
    17ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17f0:	681a      	ldr	r2, [r3, #0]
    17f2:	f241 33e4 	movw	r3, #5092	; 0x13e4
    17f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17fa:	881b      	ldrh	r3, [r3, #0]
    17fc:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1800:	f04f 0000 	mov.w	r0, #0
    1804:	ea40 0101 	orr.w	r1, r0, r1
    1808:	7491      	strb	r1, [r2, #18]
    180a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    180e:	b29b      	uxth	r3, r3
    1810:	f04f 0100 	mov.w	r1, #0
    1814:	ea41 0303 	orr.w	r3, r1, r3
    1818:	74d3      	strb	r3, [r2, #19]
	comms_pkt->comms_adf_preamble_patt = get_preamble_pkt();
    181a:	f241 1344 	movw	r3, #4420	; 0x1144
    181e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1822:	681c      	ldr	r4, [r3, #0]
    1824:	f004 fa1a 	bl	5c5c <get_preamble_pkt>
    1828:	4603      	mov	r3, r0
    182a:	75a3      	strb	r3, [r4, #22]
	comms_pkt->comms_adf_sync_word = get_sync_word();
    182c:	f241 1344 	movw	r3, #4420	; 0x1144
    1830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1834:	681c      	ldr	r4, [r3, #0]
    1836:	f004 fa29 	bl	5c8c <get_sync_word>
    183a:	4603      	mov	r3, r0
    183c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1840:	f04f 0100 	mov.w	r1, #0
    1844:	ea41 0202 	orr.w	r2, r1, r2
    1848:	75e2      	strb	r2, [r4, #23]
    184a:	ea4f 2213 	mov.w	r2, r3, lsr #8
    184e:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1852:	f04f 0100 	mov.w	r1, #0
    1856:	ea41 0202 	orr.w	r2, r1, r2
    185a:	7622      	strb	r2, [r4, #24]
    185c:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1860:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1864:	f04f 0100 	mov.w	r1, #0
    1868:	ea41 0202 	orr.w	r2, r1, r2
    186c:	7662      	strb	r2, [r4, #25]
    186e:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1872:	f04f 0200 	mov.w	r2, #0
    1876:	ea42 0303 	orr.w	r3, r2, r3
    187a:	76a3      	strb	r3, [r4, #26]
	comms_pkt->comms_adf_freq = get_freq();
    187c:	f241 1344 	movw	r3, #4420	; 0x1144
    1880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1884:	681c      	ldr	r4, [r3, #0]
    1886:	f004 fa29 	bl	5cdc <get_freq>
    188a:	4603      	mov	r3, r0
    188c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1890:	f04f 0100 	mov.w	r1, #0
    1894:	ea41 0202 	orr.w	r2, r1, r2
    1898:	76e2      	strb	r2, [r4, #27]
    189a:	ea4f 2213 	mov.w	r2, r3, lsr #8
    189e:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    18a2:	f04f 0100 	mov.w	r1, #0
    18a6:	ea41 0202 	orr.w	r2, r1, r2
    18aa:	7722      	strb	r2, [r4, #28]
    18ac:	ea4f 4213 	mov.w	r2, r3, lsr #16
    18b0:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    18b4:	f04f 0100 	mov.w	r1, #0
    18b8:	ea41 0202 	orr.w	r2, r1, r2
    18bc:	7762      	strb	r2, [r4, #29]
    18be:	ea4f 6313 	mov.w	r3, r3, lsr #24
    18c2:	f04f 0200 	mov.w	r2, #0
    18c6:	ea42 0303 	orr.w	r3, r2, r3
    18ca:	77a3      	strb	r3, [r4, #30]
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
    18cc:	f241 1344 	movw	r3, #4420	; 0x1144
    18d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18d4:	681b      	ldr	r3, [r3, #0]
    18d6:	f240 325c 	movw	r2, #860	; 0x35c
    18da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18de:	6812      	ldr	r2, [r2, #0]
    18e0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    18e4:	f04f 0000 	mov.w	r0, #0
    18e8:	ea40 0101 	orr.w	r1, r0, r1
    18ec:	77d9      	strb	r1, [r3, #31]
    18ee:	ea4f 2112 	mov.w	r1, r2, lsr #8
    18f2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    18f6:	f04f 0000 	mov.w	r0, #0
    18fa:	ea40 0101 	orr.w	r1, r0, r1
    18fe:	f883 1020 	strb.w	r1, [r3, #32]
    1902:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1906:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    190a:	f04f 0000 	mov.w	r0, #0
    190e:	ea40 0101 	orr.w	r1, r0, r1
    1912:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    1916:	ea4f 6212 	mov.w	r2, r2, lsr #24
    191a:	f04f 0100 	mov.w	r1, #0
    191e:	ea41 0202 	orr.w	r2, r1, r2
    1922:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
    1926:	f241 1344 	movw	r3, #4420	; 0x1144
    192a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    192e:	681a      	ldr	r2, [r3, #0]
    1930:	f240 3360 	movw	r3, #864	; 0x360
    1934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1938:	781b      	ldrb	r3, [r3, #0]
    193a:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
	comms_pkt->comms_adf_state = adf_get_state();
    193e:	f241 1344 	movw	r3, #4420	; 0x1144
    1942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1946:	681c      	ldr	r4, [r3, #0]
    1948:	f004 f896 	bl	5a78 <adf_get_state>
    194c:	4603      	mov	r3, r0
    194e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44

	for(;i<cmd_adf_read_No_double_words;i++){
    1952:	e043      	b.n	19dc <get_comms+0x2d0>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
    1954:	f241 1344 	movw	r3, #4420	; 0x1144
    1958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    195c:	681b      	ldr	r3, [r3, #0]
    195e:	88f8      	ldrh	r0, [r7, #6]
    1960:	88f9      	ldrh	r1, [r7, #6]
    1962:	f241 1254 	movw	r2, #4436	; 0x1154
    1966:	f2c2 0200 	movt	r2, #8192	; 0x2000
    196a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    196e:	f100 0208 	add.w	r2, r0, #8
    1972:	f001 0cff 	and.w	ip, r1, #255	; 0xff
    1976:	ea4f 0082 	mov.w	r0, r2, lsl #2
    197a:	4418      	add	r0, r3
    197c:	f04f 0e00 	mov.w	lr, #0
    1980:	ea4e 0c0c 	orr.w	ip, lr, ip
    1984:	f880 c004 	strb.w	ip, [r0, #4]
    1988:	ea4f 2011 	mov.w	r0, r1, lsr #8
    198c:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1990:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1994:	4418      	add	r0, r3
    1996:	f04f 0e00 	mov.w	lr, #0
    199a:	ea4e 0c0c 	orr.w	ip, lr, ip
    199e:	f880 c005 	strb.w	ip, [r0, #5]
    19a2:	ea4f 4011 	mov.w	r0, r1, lsr #16
    19a6:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    19aa:	ea4f 0082 	mov.w	r0, r2, lsl #2
    19ae:	4418      	add	r0, r3
    19b0:	f04f 0e00 	mov.w	lr, #0
    19b4:	ea4e 0c0c 	orr.w	ip, lr, ip
    19b8:	f880 c006 	strb.w	ip, [r0, #6]
    19bc:	ea4f 6011 	mov.w	r0, r1, lsr #24
    19c0:	ea4f 0282 	mov.w	r2, r2, lsl #2
    19c4:	441a      	add	r2, r3
    19c6:	f04f 0300 	mov.w	r3, #0
    19ca:	4619      	mov	r1, r3
    19cc:	4603      	mov	r3, r0
    19ce:	ea41 0303 	orr.w	r3, r1, r3
    19d2:	71d3      	strb	r3, [r2, #7]
	comms_pkt->comms_adf_freq = get_freq();
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
	comms_pkt->comms_adf_state = adf_get_state();

	for(;i<cmd_adf_read_No_double_words;i++){
    19d4:	88fb      	ldrh	r3, [r7, #6]
    19d6:	f103 0301 	add.w	r3, r3, #1
    19da:	80fb      	strh	r3, [r7, #6]
    19dc:	f240 3360 	movw	r3, #864	; 0x360
    19e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e4:	781b      	ldrb	r3, [r3, #0]
    19e6:	88fa      	ldrh	r2, [r7, #6]
    19e8:	429a      	cmp	r2, r3
    19ea:	d3b3      	bcc.n	1954 <get_comms+0x248>



//	comms_pkt->comms_adf_state = adf_get_state();

	comms_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, COMMS_API_ID))));
    19ec:	f241 1344 	movw	r3, #4420	; 0x1144
    19f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f4:	681b      	ldr	r3, [r3, #0]
    19f6:	f04f 0200 	mov.w	r2, #0
    19fa:	f042 0208 	orr.w	r2, r2, #8
    19fe:	701a      	strb	r2, [r3, #0]
    1a00:	f04f 0200 	mov.w	r2, #0
    1a04:	f042 0203 	orr.w	r2, r2, #3
    1a08:	705a      	strb	r2, [r3, #1]
	comms_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((comms_seq_num++)))));
    1a0a:	f241 1344 	movw	r3, #4420	; 0x1144
    1a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a12:	6818      	ldr	r0, [r3, #0]
    1a14:	f240 3358 	movw	r3, #856	; 0x358
    1a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a1c:	8819      	ldrh	r1, [r3, #0]
    1a1e:	460b      	mov	r3, r1
    1a20:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1a24:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1a28:	b29b      	uxth	r3, r3
    1a2a:	b29b      	uxth	r3, r3
    1a2c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1a30:	fa1f fc83 	uxth.w	ip, r3
    1a34:	f240 3358 	movw	r3, #856	; 0x358
    1a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a3c:	881a      	ldrh	r2, [r3, #0]
    1a3e:	4613      	mov	r3, r2
    1a40:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1a44:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1a48:	b29b      	uxth	r3, r3
    1a4a:	b29b      	uxth	r3, r3
    1a4c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1a50:	b29b      	uxth	r3, r3
    1a52:	ea4c 0303 	orr.w	r3, ip, r3
    1a56:	b29b      	uxth	r3, r3
    1a58:	b29b      	uxth	r3, r3
    1a5a:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    1a5e:	f04f 0e00 	mov.w	lr, #0
    1a62:	ea4e 0c0c 	orr.w	ip, lr, ip
    1a66:	f880 c002 	strb.w	ip, [r0, #2]
    1a6a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1a6e:	b29b      	uxth	r3, r3
    1a70:	f04f 0c00 	mov.w	ip, #0
    1a74:	ea4c 0303 	orr.w	r3, ip, r3
    1a78:	70c3      	strb	r3, [r0, #3]
    1a7a:	f101 0301 	add.w	r3, r1, #1
    1a7e:	b299      	uxth	r1, r3
    1a80:	f240 3358 	movw	r3, #856	; 0x358
    1a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a88:	8019      	strh	r1, [r3, #0]
    1a8a:	f102 0301 	add.w	r3, r2, #1
    1a8e:	b29a      	uxth	r2, r3
    1a90:	f240 3358 	movw	r3, #856	; 0x358
    1a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a98:	801a      	strh	r2, [r3, #0]
	comms_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(COMMS_PKT_LENGTH))));
    1a9a:	f241 1344 	movw	r3, #4420	; 0x1144
    1a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa2:	681b      	ldr	r3, [r3, #0]
    1aa4:	f04f 0200 	mov.w	r2, #0
    1aa8:	711a      	strb	r2, [r3, #4]
    1aaa:	f04f 0200 	mov.w	r2, #0
    1aae:	f042 0268 	orr.w	r2, r2, #104	; 0x68
    1ab2:	715a      	strb	r2, [r3, #5]
	comms_pkt->ccsds_s1 = 0;
    1ab4:	f241 1344 	movw	r3, #4420	; 0x1144
    1ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1abc:	681b      	ldr	r3, [r3, #0]
    1abe:	f04f 0200 	mov.w	r2, #0
    1ac2:	719a      	strb	r2, [r3, #6]
    1ac4:	f04f 0200 	mov.w	r2, #0
    1ac8:	71da      	strb	r2, [r3, #7]
    1aca:	f04f 0200 	mov.w	r2, #0
    1ace:	721a      	strb	r2, [r3, #8]
    1ad0:	f04f 0200 	mov.w	r2, #0
    1ad4:	725a      	strb	r2, [r3, #9]

	comms_pkt->ccsds_s2 = 0;
    1ad6:	f241 1344 	movw	r3, #4420	; 0x1144
    1ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ade:	681b      	ldr	r3, [r3, #0]
    1ae0:	f04f 0200 	mov.w	r2, #0
    1ae4:	729a      	strb	r2, [r3, #10]
    1ae6:	f04f 0200 	mov.w	r2, #0
    1aea:	72da      	strb	r2, [r3, #11]
    1aec:	f04f 0200 	mov.w	r2, #0
    1af0:	731a      	strb	r2, [r3, #12]
    1af2:	f04f 0200 	mov.w	r2, #0
    1af6:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    1af8:	f240 3355 	movw	r3, #853	; 0x355
    1afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b00:	781b      	ldrb	r3, [r3, #0]
    1b02:	2b00      	cmp	r3, #0
    1b04:	d043      	beq.n	1b8e <get_comms+0x482>
		sd_dump_comms = 1;
    1b06:	f240 3356 	movw	r3, #854	; 0x356
    1b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b0e:	f04f 0201 	mov.w	r2, #1
    1b12:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    1b14:	f241 1344 	movw	r3, #4420	; 0x1144
    1b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1c:	681a      	ldr	r2, [r3, #0]
    1b1e:	f240 3356 	movw	r3, #854	; 0x356
    1b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b26:	781b      	ldrb	r3, [r3, #0]
    1b28:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    1b2c:	f241 1344 	movw	r3, #4420	; 0x1144
    1b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b34:	681c      	ldr	r4, [r3, #0]
    1b36:	f240 6034 	movw	r0, #1588	; 0x634
    1b3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b3e:	f04f 0166 	mov.w	r1, #102	; 0x66
    1b42:	f7fe fd25 	bl	590 <make_FLetcher>
    1b46:	4603      	mov	r3, r0
    1b48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1b4c:	f04f 0100 	mov.w	r1, #0
    1b50:	ea41 0202 	orr.w	r2, r1, r2
    1b54:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    1b58:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1b5c:	b29b      	uxth	r3, r3
    1b5e:	f04f 0200 	mov.w	r2, #0
    1b62:	ea42 0303 	orr.w	r3, r2, r3
    1b66:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		store_data(&comms_partition, data);
    1b6a:	f241 30fc 	movw	r0, #5116	; 0x13fc
    1b6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b72:	f240 6134 	movw	r1, #1588	; 0x634
    1b76:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1b7a:	f003 f9d7 	bl	4f2c <store_data>
		store_in_sd_card = 0;
    1b7e:	f240 3355 	movw	r3, #853	; 0x355
    1b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b86:	f04f 0200 	mov.w	r2, #0
    1b8a:	701a      	strb	r2, [r3, #0]
    1b8c:	e03d      	b.n	1c0a <get_comms+0x4fe>
	}
	else{
		sd_dump_comms = 0;
    1b8e:	f240 3356 	movw	r3, #854	; 0x356
    1b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b96:	f04f 0200 	mov.w	r2, #0
    1b9a:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    1b9c:	f241 1344 	movw	r3, #4420	; 0x1144
    1ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba4:	681a      	ldr	r2, [r3, #0]
    1ba6:	f240 3356 	movw	r3, #854	; 0x356
    1baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bae:	781b      	ldrb	r3, [r3, #0]
    1bb0:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    1bb4:	f241 1344 	movw	r3, #4420	; 0x1144
    1bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bbc:	681c      	ldr	r4, [r3, #0]
    1bbe:	f240 6034 	movw	r0, #1588	; 0x634
    1bc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bc6:	f04f 0166 	mov.w	r1, #102	; 0x66
    1bca:	f7fe fce1 	bl	590 <make_FLetcher>
    1bce:	4603      	mov	r3, r0
    1bd0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1bd4:	f04f 0100 	mov.w	r1, #0
    1bd8:	ea41 0202 	orr.w	r2, r1, r2
    1bdc:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    1be0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1be4:	b29b      	uxth	r3, r3
    1be6:	f04f 0200 	mov.w	r2, #0
    1bea:	ea42 0303 	orr.w	r3, r2, r3
    1bee:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
    1bf2:	f241 40c0 	movw	r0, #5312	; 0x14c0
    1bf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bfa:	f240 6134 	movw	r1, #1588	; 0x634
    1bfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1c02:	f04f 0268 	mov.w	r2, #104	; 0x68
    1c06:	f004 f999 	bl	5f3c <MSS_UART_polled_tx>
	}

//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
//	vGetPktStruct(comms, (void*) data_test, sizeof(data_test));
}
    1c0a:	f107 070c 	add.w	r7, r7, #12
    1c0e:	46bd      	mov	sp, r7
    1c10:	bd90      	pop	{r4, r7, pc}
    1c12:	bf00      	nop

00001c14 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1c14:	b480      	push	{r7}
    1c16:	b083      	sub	sp, #12
    1c18:	af00      	add	r7, sp, #0
    1c1a:	4603      	mov	r3, r0
    1c1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1c1e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c22:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c26:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1c2a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c2e:	79f9      	ldrb	r1, [r7, #7]
    1c30:	f001 011f 	and.w	r1, r1, #31
    1c34:	f04f 0001 	mov.w	r0, #1
    1c38:	fa00 f101 	lsl.w	r1, r0, r1
    1c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c40:	f107 070c 	add.w	r7, r7, #12
    1c44:	46bd      	mov	sp, r7
    1c46:	bc80      	pop	{r7}
    1c48:	4770      	bx	lr
    1c4a:	bf00      	nop

00001c4c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1c4c:	b480      	push	{r7}
    1c4e:	b083      	sub	sp, #12
    1c50:	af00      	add	r7, sp, #0
    1c52:	4603      	mov	r3, r0
    1c54:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1c56:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c5e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1c62:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c66:	79f9      	ldrb	r1, [r7, #7]
    1c68:	f001 011f 	and.w	r1, r1, #31
    1c6c:	f04f 0001 	mov.w	r0, #1
    1c70:	fa00 f101 	lsl.w	r1, r0, r1
    1c74:	f102 0220 	add.w	r2, r2, #32
    1c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c7c:	f107 070c 	add.w	r7, r7, #12
    1c80:	46bd      	mov	sp, r7
    1c82:	bc80      	pop	{r7}
    1c84:	4770      	bx	lr
    1c86:	bf00      	nop

00001c88 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1c88:	b480      	push	{r7}
    1c8a:	b083      	sub	sp, #12
    1c8c:	af00      	add	r7, sp, #0
    1c8e:	4603      	mov	r3, r0
    1c90:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1c92:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c9a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1c9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ca2:	79f9      	ldrb	r1, [r7, #7]
    1ca4:	f001 011f 	and.w	r1, r1, #31
    1ca8:	f04f 0001 	mov.w	r0, #1
    1cac:	fa00 f101 	lsl.w	r1, r0, r1
    1cb0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1cb8:	f107 070c 	add.w	r7, r7, #12
    1cbc:	46bd      	mov	sp, r7
    1cbe:	bc80      	pop	{r7}
    1cc0:	4770      	bx	lr
    1cc2:	bf00      	nop

00001cc4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1cc4:	b480      	push	{r7}
    1cc6:	b083      	sub	sp, #12
    1cc8:	af00      	add	r7, sp, #0
    1cca:	4603      	mov	r3, r0
    1ccc:	6039      	str	r1, [r7, #0]
    1cce:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    1cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
    1cd4:	2b00      	cmp	r3, #0
    1cd6:	da10      	bge.n	1cfa <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    1cd8:	f64e 5300 	movw	r3, #60672	; 0xed00
    1cdc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1ce0:	79fa      	ldrb	r2, [r7, #7]
    1ce2:	f002 020f 	and.w	r2, r2, #15
    1ce6:	f1a2 0104 	sub.w	r1, r2, #4
    1cea:	683a      	ldr	r2, [r7, #0]
    1cec:	b2d2      	uxtb	r2, r2
    1cee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    1cf2:	b2d2      	uxtb	r2, r2
    1cf4:	440b      	add	r3, r1
    1cf6:	761a      	strb	r2, [r3, #24]
    1cf8:	e00d      	b.n	1d16 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    1cfa:	f24e 1300 	movw	r3, #57600	; 0xe100
    1cfe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d02:	f997 1007 	ldrsb.w	r1, [r7, #7]
    1d06:	683a      	ldr	r2, [r7, #0]
    1d08:	b2d2      	uxtb	r2, r2
    1d0a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    1d0e:	b2d2      	uxtb	r2, r2
    1d10:	440b      	add	r3, r1
    1d12:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    1d16:	f107 070c 	add.w	r7, r7, #12
    1d1a:	46bd      	mov	sp, r7
    1d1c:	bc80      	pop	{r7}
    1d1e:	4770      	bx	lr

00001d20 <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init(mss_timer_mode_t mode)
{
    1d20:	b580      	push	{r7, lr}
    1d22:	b082      	sub	sp, #8
    1d24:	af00      	add	r7, sp, #0
    1d26:	4603      	mov	r3, r0
    1d28:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);         /* disable timer 1 interrupt within NVIC */
    1d2a:	f04f 000e 	mov.w	r0, #14
    1d2e:	f7ff ff8d 	bl	1c4c <NVIC_DisableIRQ>
    NVIC_DisableIRQ(Timer2_IRQn);         /* disable timer 2 interrupt within NVIC */
    1d32:	f04f 000f 	mov.w	r0, #15
    1d36:	f7ff ff89 	bl	1c4c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1d3a:	f248 0300 	movw	r3, #32768	; 0x8000
    1d3e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1d42:	f248 0200 	movw	r2, #32768	; 0x8000
    1d46:	f2c4 0203 	movt	r2, #16387	; 0x4003
    1d4a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    1d4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    1d50:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 1u;                     /* switch to 64 bits mode */
    1d52:	f244 0300 	movw	r3, #16384	; 0x4000
    1d56:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d5a:	f04f 0201 	mov.w	r2, #1
    1d5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0u;            /* disable timer */
    1d60:	f240 0300 	movw	r3, #0
    1d64:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1d68:	f04f 0200 	mov.w	r2, #0
    1d6c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0u;             /* disable interrupt */
    1d70:	f240 0300 	movw	r3, #0
    1d74:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1d78:	f04f 0200 	mov.w	r2, #0
    1d7c:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
    1d80:	f240 0300 	movw	r3, #0
    1d84:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1d88:	79fa      	ldrb	r2, [r7, #7]
    1d8a:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1u;                   /* clear timer 1 interrupt */
    1d8e:	f244 0300 	movw	r3, #16384	; 0x4000
    1d92:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d96:	f04f 0201 	mov.w	r2, #1
    1d9a:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1u;                   /* clear timer 2 interrupt */
    1d9c:	f244 0300 	movw	r3, #16384	; 0x4000
    1da0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1da4:	f04f 0201 	mov.w	r2, #1
    1da8:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ(Timer1_IRQn);    /* clear timer 1 interrupt within NVIC */
    1daa:	f04f 000e 	mov.w	r0, #14
    1dae:	f7ff ff6b 	bl	1c88 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ(Timer2_IRQn);    /* clear timer 2 interrupt within NVIC */
    1db2:	f04f 000f 	mov.w	r0, #15
    1db6:	f7ff ff67 	bl	1c88 <NVIC_ClearPendingIRQ>
}
    1dba:	f107 0708 	add.w	r7, r7, #8
    1dbe:	46bd      	mov	sp, r7
    1dc0:	bd80      	pop	{r7, pc}
    1dc2:	bf00      	nop

00001dc4 <MSS_TIM64_start>:
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
  Note: The MSS_TIM64_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM64_stop() function.
 */
static __INLINE void MSS_TIM64_start(void)
{
    1dc4:	b480      	push	{r7}
    1dc6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1u;    /* enable timer */
    1dc8:	f240 0300 	movw	r3, #0
    1dcc:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1dd0:	f04f 0201 	mov.w	r2, #1
    1dd4:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
    1dd8:	46bd      	mov	sp, r7
    1dda:	bc80      	pop	{r7}
    1ddc:	4770      	bx	lr
    1dde:	bf00      	nop

00001de0 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    1de0:	b480      	push	{r7}
    1de2:	b083      	sub	sp, #12
    1de4:	af00      	add	r7, sp, #0
    1de6:	6078      	str	r0, [r7, #4]
    1de8:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    1dea:	f244 0300 	movw	r3, #16384	; 0x4000
    1dee:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1df2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    1df4:	683b      	ldr	r3, [r7, #0]
    1df6:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    1df8:	f244 0300 	movw	r3, #16384	; 0x4000
    1dfc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1e02:	687b      	ldr	r3, [r7, #4]
    1e04:	601a      	str	r2, [r3, #0]
}
    1e06:	f107 070c 	add.w	r7, r7, #12
    1e0a:	46bd      	mov	sp, r7
    1e0c:	bc80      	pop	{r7}
    1e0e:	4770      	bx	lr

00001e10 <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
    1e10:	b480      	push	{r7}
    1e12:	b083      	sub	sp, #12
    1e14:	af00      	add	r7, sp, #0
    1e16:	6078      	str	r0, [r7, #4]
    1e18:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
    1e1a:	f244 0300 	movw	r3, #16384	; 0x4000
    1e1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e22:	687a      	ldr	r2, [r7, #4]
    1e24:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
    1e26:	f244 0300 	movw	r3, #16384	; 0x4000
    1e2a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e2e:	683a      	ldr	r2, [r7, #0]
    1e30:	63da      	str	r2, [r3, #60]	; 0x3c
}
    1e32:	f107 070c 	add.w	r7, r7, #12
    1e36:	46bd      	mov	sp, r7
    1e38:	bc80      	pop	{r7}
    1e3a:	4770      	bx	lr

00001e3c <MSS_WD_init>:
        
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_init(void)
{
    1e3c:	b580      	push	{r7, lr}
    1e3e:	b082      	sub	sp, #8
    1e40:	af00      	add	r7, sp, #0
    uint32_t wdg_value;
    
    /* Disable interrupts. */
    WATCHDOG->WDOGCONTROL &= ~(MSS_WDOG_TIMEOUT_IRQ_ENABLE_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK);
    1e42:	f245 0300 	movw	r3, #20480	; 0x5000
    1e46:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e4a:	f245 0200 	movw	r2, #20480	; 0x5000
    1e4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1e52:	6952      	ldr	r2, [r2, #20]
    1e54:	f022 0203 	bic.w	r2, r2, #3
    1e58:	615a      	str	r2, [r3, #20]
    
    /* Clear any existing interrupts. */
    WATCHDOG->WDOGRIS = MSS_WDOG_TIMEOUT_IRQ_CLEAR_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK;
    1e5a:	f245 0300 	movw	r3, #20480	; 0x5000
    1e5e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e62:	f04f 0203 	mov.w	r2, #3
    1e66:	61da      	str	r2, [r3, #28]
    
    /* Clear any pending wakeup interrupt from Cortex-M3 NVIC */
    NVIC_ClearPendingIRQ(WdogWakeup_IRQn);
    1e68:	f04f 0000 	mov.w	r0, #0
    1e6c:	f7ff ff0c 	bl	1c88 <NVIC_ClearPendingIRQ>
    
    /* Reload watchdog with new load value if in allowed window. */
    wdg_value = WATCHDOG->WDOGVALUE;
    1e70:	f245 0300 	movw	r3, #20480	; 0x5000
    1e74:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e78:	681b      	ldr	r3, [r3, #0]
    1e7a:	607b      	str	r3, [r7, #4]
    if(wdg_value < WATCHDOG->WDOGMVRP)
    1e7c:	f245 0300 	movw	r3, #20480	; 0x5000
    1e80:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e84:	689a      	ldr	r2, [r3, #8]
    1e86:	687b      	ldr	r3, [r7, #4]
    1e88:	429a      	cmp	r2, r3
    1e8a:	d908      	bls.n	1e9e <MSS_WD_init+0x62>
    {
        WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    1e8c:	f245 0300 	movw	r3, #20480	; 0x5000
    1e90:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e94:	f64d 6242 	movw	r2, #56898	; 0xde42
    1e98:	f6ca 4215 	movt	r2, #44053	; 0xac15
    1e9c:	60da      	str	r2, [r3, #12]
    }
}
    1e9e:	f107 0708 	add.w	r7, r7, #8
    1ea2:	46bd      	mov	sp, r7
    1ea4:	bd80      	pop	{r7, pc}
    1ea6:	bf00      	nop

00001ea8 <MSS_WD_reload>:
 
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_reload(void)
{
    1ea8:	b480      	push	{r7}
    1eaa:	af00      	add	r7, sp, #0
    WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    1eac:	f245 0300 	movw	r3, #20480	; 0x5000
    1eb0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1eb4:	f64d 6242 	movw	r2, #56898	; 0xde42
    1eb8:	f6ca 4215 	movt	r2, #44053	; 0xac15
    1ebc:	60da      	str	r2, [r3, #12]
}
    1ebe:	46bd      	mov	sp, r7
    1ec0:	bc80      	pop	{r7}
    1ec2:	4770      	bx	lr

00001ec4 <form_log_packet>:

//Declare variable for status for each packet
uint16_t hk_status,gmc_status,comms_status,therm_status;

//Function to form Log packet
void form_log_packet() {
    1ec4:	b598      	push	{r3, r4, r7, lr}
    1ec6:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    1ec8:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1ecc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ed0:	f241 33c8 	movw	r3, #5064	; 0x13c8
    1ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ed8:	4610      	mov	r0, r2
    1eda:	4619      	mov	r1, r3
    1edc:	f7ff ff80 	bl	1de0 <MSS_TIM64_get_current_value>
	log_packet_ptr->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(ccsds_p1(tlm_pkt_type,LOGS_API_ID));
    1ee0:	f241 139c 	movw	r3, #4508	; 0x119c
    1ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee8:	681b      	ldr	r3, [r3, #0]
    1eea:	f04f 0200 	mov.w	r2, #0
    1eee:	f042 0208 	orr.w	r2, r2, #8
    1ef2:	701a      	strb	r2, [r3, #0]
    1ef4:	f04f 0200 	mov.w	r2, #0
    1ef8:	f042 0206 	orr.w	r2, r2, #6
    1efc:	705a      	strb	r2, [r3, #1]
	log_packet_ptr->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(ccsds_p2((logs_seq_no)));
    1efe:	f241 139c 	movw	r3, #4508	; 0x119c
    1f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f06:	681a      	ldr	r2, [r3, #0]
    1f08:	f241 33bc 	movw	r3, #5052	; 0x13bc
    1f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f10:	881b      	ldrh	r3, [r3, #0]
    1f12:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1f16:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1f1a:	b29b      	uxth	r3, r3
    1f1c:	b29b      	uxth	r3, r3
    1f1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1f22:	b299      	uxth	r1, r3
    1f24:	f241 33bc 	movw	r3, #5052	; 0x13bc
    1f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f2c:	881b      	ldrh	r3, [r3, #0]
    1f2e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1f32:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1f36:	b29b      	uxth	r3, r3
    1f38:	b29b      	uxth	r3, r3
    1f3a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1f3e:	b29b      	uxth	r3, r3
    1f40:	ea41 0303 	orr.w	r3, r1, r3
    1f44:	b29b      	uxth	r3, r3
    1f46:	b29b      	uxth	r3, r3
    1f48:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1f4c:	f04f 0000 	mov.w	r0, #0
    1f50:	ea40 0101 	orr.w	r1, r0, r1
    1f54:	7091      	strb	r1, [r2, #2]
    1f56:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1f5a:	b29b      	uxth	r3, r3
    1f5c:	f04f 0100 	mov.w	r1, #0
    1f60:	ea41 0303 	orr.w	r3, r1, r3
    1f64:	70d3      	strb	r3, [r2, #3]
	log_packet_ptr->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(ccsds_p3(LOGS_PKT_LENGTH));
    1f66:	f241 139c 	movw	r3, #4508	; 0x119c
    1f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f6e:	681b      	ldr	r3, [r3, #0]
    1f70:	f04f 0200 	mov.w	r2, #0
    1f74:	711a      	strb	r2, [r3, #4]
    1f76:	f04f 0200 	mov.w	r2, #0
    1f7a:	f042 027e 	orr.w	r2, r2, #126	; 0x7e
    1f7e:	715a      	strb	r2, [r3, #5]
	log_packet_ptr->ccsds_s2 = current_time_lower;
    1f80:	f241 139c 	movw	r3, #4508	; 0x119c
    1f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f88:	681b      	ldr	r3, [r3, #0]
    1f8a:	f241 32c8 	movw	r2, #5064	; 0x13c8
    1f8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f92:	e9d2 0100 	ldrd	r0, r1, [r2]
    1f96:	4602      	mov	r2, r0
    1f98:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1f9c:	f04f 0000 	mov.w	r0, #0
    1fa0:	ea40 0101 	orr.w	r1, r0, r1
    1fa4:	7299      	strb	r1, [r3, #10]
    1fa6:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1faa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1fae:	f04f 0000 	mov.w	r0, #0
    1fb2:	ea40 0101 	orr.w	r1, r0, r1
    1fb6:	72d9      	strb	r1, [r3, #11]
    1fb8:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1fbc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1fc0:	f04f 0000 	mov.w	r0, #0
    1fc4:	ea40 0101 	orr.w	r1, r0, r1
    1fc8:	7319      	strb	r1, [r3, #12]
    1fca:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1fce:	f04f 0100 	mov.w	r1, #0
    1fd2:	ea41 0202 	orr.w	r2, r1, r2
    1fd6:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->ccsds_s1 = current_time_upper;
    1fd8:	f241 139c 	movw	r3, #4508	; 0x119c
    1fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe0:	681b      	ldr	r3, [r3, #0]
    1fe2:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1fe6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1fea:	e9d2 0100 	ldrd	r0, r1, [r2]
    1fee:	4602      	mov	r2, r0
    1ff0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1ff4:	f04f 0000 	mov.w	r0, #0
    1ff8:	ea40 0101 	orr.w	r1, r0, r1
    1ffc:	7199      	strb	r1, [r3, #6]
    1ffe:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2002:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2006:	f04f 0000 	mov.w	r0, #0
    200a:	ea40 0101 	orr.w	r1, r0, r1
    200e:	71d9      	strb	r1, [r3, #7]
    2010:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2014:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2018:	f04f 0000 	mov.w	r0, #0
    201c:	ea40 0101 	orr.w	r1, r0, r1
    2020:	7219      	strb	r1, [r3, #8]
    2022:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2026:	f04f 0100 	mov.w	r1, #0
    202a:	ea41 0202 	orr.w	r2, r1, r2
    202e:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->Fletcher_Code = make_FLetcher(log_data,LOGS_PKT_LENGTH-2);
    2030:	f241 139c 	movw	r3, #4508	; 0x119c
    2034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2038:	681c      	ldr	r4, [r3, #0]
    203a:	f241 10b8 	movw	r0, #4536	; 0x11b8
    203e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2042:	f04f 017c 	mov.w	r1, #124	; 0x7c
    2046:	f7fe faa3 	bl	590 <make_FLetcher>
    204a:	4603      	mov	r3, r0
    204c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2050:	f04f 0100 	mov.w	r1, #0
    2054:	ea41 0202 	orr.w	r2, r1, r2
    2058:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    205c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2060:	b29b      	uxth	r3, r3
    2062:	f04f 0200 	mov.w	r2, #0
    2066:	ea42 0303 	orr.w	r3, r2, r3
    206a:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
	//Need to replace the below l
	// add_to_queue(LOGS_PKT_LENGTH,&log_p,log_data,&logs_miss,LOGS_TASK_ID);
	if(store_in_sd_card){
    206e:	f240 3355 	movw	r3, #853	; 0x355
    2072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2076:	781b      	ldrb	r3, [r3, #0]
    2078:	2b00      	cmp	r3, #0
    207a:	d00a      	beq.n	2092 <form_log_packet+0x1ce>
		store_data(&log_partiton, log_data);
    207c:	f241 1084 	movw	r0, #4484	; 0x1184
    2080:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2084:	f241 11b8 	movw	r1, #4536	; 0x11b8
    2088:	f2c2 0100 	movt	r1, #8192	; 0x2000
    208c:	f002 ff4e 	bl	4f2c <store_data>
    2090:	e00b      	b.n	20aa <form_log_packet+0x1e6>
	}
	else{
//		vGetPktStruct(logs, (void*) log_packet_ptr, sizeof(log_packet_t));
		MSS_UART_polled_tx(&g_mss_uart0, log_data, sizeof(log_packet_t));
    2092:	f241 40c0 	movw	r0, #5312	; 0x14c0
    2096:	f2c2 0000 	movt	r0, #8192	; 0x2000
    209a:	f241 11b8 	movw	r1, #4536	; 0x11b8
    209e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    20a2:	f04f 027e 	mov.w	r2, #126	; 0x7e
    20a6:	f003 ff49 	bl	5f3c <MSS_UART_polled_tx>
	}
	log_counter = 0;
    20aa:	f241 1380 	movw	r3, #4480	; 0x1180
    20ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b2:	f04f 0200 	mov.w	r2, #0
    20b6:	701a      	strb	r2, [r3, #0]
	logs_seq_no++;
    20b8:	f241 33bc 	movw	r3, #5052	; 0x13bc
    20bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20c0:	881b      	ldrh	r3, [r3, #0]
    20c2:	f103 0301 	add.w	r3, r3, #1
    20c6:	b29a      	uxth	r2, r3
    20c8:	f241 33bc 	movw	r3, #5052	; 0x13bc
    20cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d0:	801a      	strh	r2, [r3, #0]
}
    20d2:	bd98      	pop	{r3, r4, r7, pc}

000020d4 <HK_ISR>:
void HK_ISR(){
    20d4:	b580      	push	{r7, lr}
    20d6:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    20d8:	f241 32d8 	movw	r2, #5080	; 0x13d8
    20dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    20e0:	f241 33c8 	movw	r3, #5064	; 0x13c8
    20e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e8:	4610      	mov	r0, r2
    20ea:	4619      	mov	r1, r3
    20ec:	f7ff fe78 	bl	1de0 <MSS_TIM64_get_current_value>

	hk_status = get_hk();
    20f0:	f7fe faea 	bl	6c8 <get_hk>
    20f4:	4603      	mov	r3, r0
    20f6:	461a      	mov	r2, r3
    20f8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    20fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2100:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    2102:	f241 1380 	movw	r3, #4480	; 0x1180
    2106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    210a:	781b      	ldrb	r3, [r3, #0]
    210c:	2b09      	cmp	r3, #9
    210e:	d901      	bls.n	2114 <HK_ISR+0x40>
		form_log_packet();
    2110:	f7ff fed8 	bl	1ec4 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = HK_TASK_ID;
    2114:	f241 139c 	movw	r3, #4508	; 0x119c
    2118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    211c:	6819      	ldr	r1, [r3, #0]
    211e:	f241 1380 	movw	r3, #4480	; 0x1180
    2122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2126:	781b      	ldrb	r3, [r3, #0]
    2128:	461a      	mov	r2, r3
    212a:	4613      	mov	r3, r2
    212c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2130:	4413      	add	r3, r2
    2132:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2136:	4413      	add	r3, r2
    2138:	440b      	add	r3, r1
    213a:	f103 0316 	add.w	r3, r3, #22
    213e:	f04f 0202 	mov.w	r2, #2
    2142:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2144:	f241 139c 	movw	r3, #4508	; 0x119c
    2148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    214c:	6818      	ldr	r0, [r3, #0]
    214e:	f241 1380 	movw	r3, #4480	; 0x1180
    2152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2156:	781b      	ldrb	r3, [r3, #0]
    2158:	4619      	mov	r1, r3
    215a:	f241 33d8 	movw	r3, #5080	; 0x13d8
    215e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2162:	e9d3 2300 	ldrd	r2, r3, [r3]
    2166:	460b      	mov	r3, r1
    2168:	ea4f 0383 	mov.w	r3, r3, lsl #2
    216c:	440b      	add	r3, r1
    216e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2172:	440b      	add	r3, r1
    2174:	4403      	add	r3, r0
    2176:	f103 0308 	add.w	r3, r3, #8
    217a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    217e:	f04f 0000 	mov.w	r0, #0
    2182:	ea40 0101 	orr.w	r1, r0, r1
    2186:	7299      	strb	r1, [r3, #10]
    2188:	ea4f 2112 	mov.w	r1, r2, lsr #8
    218c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2190:	f04f 0000 	mov.w	r0, #0
    2194:	ea40 0101 	orr.w	r1, r0, r1
    2198:	72d9      	strb	r1, [r3, #11]
    219a:	ea4f 4112 	mov.w	r1, r2, lsr #16
    219e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    21a2:	f04f 0000 	mov.w	r0, #0
    21a6:	ea40 0101 	orr.w	r1, r0, r1
    21aa:	7319      	strb	r1, [r3, #12]
    21ac:	ea4f 6212 	mov.w	r2, r2, lsr #24
    21b0:	f04f 0100 	mov.w	r1, #0
    21b4:	ea41 0202 	orr.w	r2, r1, r2
    21b8:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    21ba:	f241 139c 	movw	r3, #4508	; 0x119c
    21be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c2:	6818      	ldr	r0, [r3, #0]
    21c4:	f241 1380 	movw	r3, #4480	; 0x1180
    21c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21cc:	781b      	ldrb	r3, [r3, #0]
    21ce:	4619      	mov	r1, r3
    21d0:	f241 33c8 	movw	r3, #5064	; 0x13c8
    21d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    21dc:	460b      	mov	r3, r1
    21de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    21e2:	440b      	add	r3, r1
    21e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    21e8:	440b      	add	r3, r1
    21ea:	4403      	add	r3, r0
    21ec:	f103 0308 	add.w	r3, r3, #8
    21f0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    21f4:	f04f 0000 	mov.w	r0, #0
    21f8:	ea40 0101 	orr.w	r1, r0, r1
    21fc:	7199      	strb	r1, [r3, #6]
    21fe:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2202:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2206:	f04f 0000 	mov.w	r0, #0
    220a:	ea40 0101 	orr.w	r1, r0, r1
    220e:	71d9      	strb	r1, [r3, #7]
    2210:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2214:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2218:	f04f 0000 	mov.w	r0, #0
    221c:	ea40 0101 	orr.w	r1, r0, r1
    2220:	7219      	strb	r1, [r3, #8]
    2222:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2226:	f04f 0100 	mov.w	r1, #0
    222a:	ea41 0202 	orr.w	r2, r1, r2
    222e:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = hk_status;
    2230:	f241 139c 	movw	r3, #4508	; 0x119c
    2234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2238:	6818      	ldr	r0, [r3, #0]
    223a:	f241 1380 	movw	r3, #4480	; 0x1180
    223e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2242:	781b      	ldrb	r3, [r3, #0]
    2244:	461a      	mov	r2, r3
    2246:	f241 33d4 	movw	r3, #5076	; 0x13d4
    224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    224e:	8819      	ldrh	r1, [r3, #0]
    2250:	4613      	mov	r3, r2
    2252:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2256:	4413      	add	r3, r2
    2258:	ea4f 0343 	mov.w	r3, r3, lsl #1
    225c:	4413      	add	r3, r2
    225e:	4403      	add	r3, r0
    2260:	f103 0310 	add.w	r3, r3, #16
    2264:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2268:	f04f 0000 	mov.w	r0, #0
    226c:	ea40 0202 	orr.w	r2, r0, r2
    2270:	71da      	strb	r2, [r3, #7]
    2272:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2276:	b292      	uxth	r2, r2
    2278:	f04f 0100 	mov.w	r1, #0
    227c:	ea41 0202 	orr.w	r2, r1, r2
    2280:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2282:	f241 1380 	movw	r3, #4480	; 0x1180
    2286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    228a:	781b      	ldrb	r3, [r3, #0]
    228c:	f103 0301 	add.w	r3, r3, #1
    2290:	b2da      	uxtb	r2, r3
    2292:	f241 1380 	movw	r3, #4480	; 0x1180
    2296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    229a:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&hk_timer);
    229c:	f241 401c 	movw	r0, #5148	; 0x141c
    22a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22a4:	f007 f832 	bl	930c <TMR_clear_int>
}
    22a8:	bd80      	pop	{r7, pc}
    22aa:	bf00      	nop

000022ac <GMC_ISR>:

void GMC_ISR(){
    22ac:	b580      	push	{r7, lr}
    22ae:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    22b0:	f241 32d8 	movw	r2, #5080	; 0x13d8
    22b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    22b8:	f241 33c8 	movw	r3, #5064	; 0x13c8
    22bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22c0:	4610      	mov	r0, r2
    22c2:	4619      	mov	r1, r3
    22c4:	f7ff fd8c 	bl	1de0 <MSS_TIM64_get_current_value>
	gmc_status = get_gmc();
    22c8:	f7fe ff96 	bl	11f8 <get_gmc>
    22cc:	4603      	mov	r3, r0
    22ce:	461a      	mov	r2, r3
    22d0:	f241 13b2 	movw	r3, #4530	; 0x11b2
    22d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22d8:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    22da:	f241 1380 	movw	r3, #4480	; 0x1180
    22de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e2:	781b      	ldrb	r3, [r3, #0]
    22e4:	2b09      	cmp	r3, #9
    22e6:	d901      	bls.n	22ec <GMC_ISR+0x40>
		form_log_packet();
    22e8:	f7ff fdec 	bl	1ec4 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = GMC_TASK_ID;
    22ec:	f241 139c 	movw	r3, #4508	; 0x119c
    22f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f4:	6819      	ldr	r1, [r3, #0]
    22f6:	f241 1380 	movw	r3, #4480	; 0x1180
    22fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22fe:	781b      	ldrb	r3, [r3, #0]
    2300:	461a      	mov	r2, r3
    2302:	4613      	mov	r3, r2
    2304:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2308:	4413      	add	r3, r2
    230a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    230e:	4413      	add	r3, r2
    2310:	440b      	add	r3, r1
    2312:	f103 0316 	add.w	r3, r3, #22
    2316:	f04f 0206 	mov.w	r2, #6
    231a:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    231c:	f241 139c 	movw	r3, #4508	; 0x119c
    2320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2324:	6818      	ldr	r0, [r3, #0]
    2326:	f241 1380 	movw	r3, #4480	; 0x1180
    232a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    232e:	781b      	ldrb	r3, [r3, #0]
    2330:	4619      	mov	r1, r3
    2332:	f241 33d8 	movw	r3, #5080	; 0x13d8
    2336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    233a:	e9d3 2300 	ldrd	r2, r3, [r3]
    233e:	460b      	mov	r3, r1
    2340:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2344:	440b      	add	r3, r1
    2346:	ea4f 0343 	mov.w	r3, r3, lsl #1
    234a:	440b      	add	r3, r1
    234c:	4403      	add	r3, r0
    234e:	f103 0308 	add.w	r3, r3, #8
    2352:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2356:	f04f 0000 	mov.w	r0, #0
    235a:	ea40 0101 	orr.w	r1, r0, r1
    235e:	7299      	strb	r1, [r3, #10]
    2360:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2364:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2368:	f04f 0000 	mov.w	r0, #0
    236c:	ea40 0101 	orr.w	r1, r0, r1
    2370:	72d9      	strb	r1, [r3, #11]
    2372:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2376:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    237a:	f04f 0000 	mov.w	r0, #0
    237e:	ea40 0101 	orr.w	r1, r0, r1
    2382:	7319      	strb	r1, [r3, #12]
    2384:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2388:	f04f 0100 	mov.w	r1, #0
    238c:	ea41 0202 	orr.w	r2, r1, r2
    2390:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2392:	f241 139c 	movw	r3, #4508	; 0x119c
    2396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    239a:	6818      	ldr	r0, [r3, #0]
    239c:	f241 1380 	movw	r3, #4480	; 0x1180
    23a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23a4:	781b      	ldrb	r3, [r3, #0]
    23a6:	4619      	mov	r1, r3
    23a8:	f241 33c8 	movw	r3, #5064	; 0x13c8
    23ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23b0:	e9d3 2300 	ldrd	r2, r3, [r3]
    23b4:	460b      	mov	r3, r1
    23b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    23ba:	440b      	add	r3, r1
    23bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    23c0:	440b      	add	r3, r1
    23c2:	4403      	add	r3, r0
    23c4:	f103 0308 	add.w	r3, r3, #8
    23c8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    23cc:	f04f 0000 	mov.w	r0, #0
    23d0:	ea40 0101 	orr.w	r1, r0, r1
    23d4:	7199      	strb	r1, [r3, #6]
    23d6:	ea4f 2112 	mov.w	r1, r2, lsr #8
    23da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    23de:	f04f 0000 	mov.w	r0, #0
    23e2:	ea40 0101 	orr.w	r1, r0, r1
    23e6:	71d9      	strb	r1, [r3, #7]
    23e8:	ea4f 4112 	mov.w	r1, r2, lsr #16
    23ec:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    23f0:	f04f 0000 	mov.w	r0, #0
    23f4:	ea40 0101 	orr.w	r1, r0, r1
    23f8:	7219      	strb	r1, [r3, #8]
    23fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
    23fe:	f04f 0100 	mov.w	r1, #0
    2402:	ea41 0202 	orr.w	r2, r1, r2
    2406:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = gmc_status;
    2408:	f241 139c 	movw	r3, #4508	; 0x119c
    240c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2410:	6818      	ldr	r0, [r3, #0]
    2412:	f241 1380 	movw	r3, #4480	; 0x1180
    2416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    241a:	781b      	ldrb	r3, [r3, #0]
    241c:	461a      	mov	r2, r3
    241e:	f241 13b2 	movw	r3, #4530	; 0x11b2
    2422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2426:	8819      	ldrh	r1, [r3, #0]
    2428:	4613      	mov	r3, r2
    242a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    242e:	4413      	add	r3, r2
    2430:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2434:	4413      	add	r3, r2
    2436:	4403      	add	r3, r0
    2438:	f103 0310 	add.w	r3, r3, #16
    243c:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2440:	f04f 0000 	mov.w	r0, #0
    2444:	ea40 0202 	orr.w	r2, r0, r2
    2448:	71da      	strb	r2, [r3, #7]
    244a:	ea4f 2211 	mov.w	r2, r1, lsr #8
    244e:	b292      	uxth	r2, r2
    2450:	f04f 0100 	mov.w	r1, #0
    2454:	ea41 0202 	orr.w	r2, r1, r2
    2458:	721a      	strb	r2, [r3, #8]
	log_counter++;
    245a:	f241 1380 	movw	r3, #4480	; 0x1180
    245e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2462:	781b      	ldrb	r3, [r3, #0]
    2464:	f103 0301 	add.w	r3, r3, #1
    2468:	b2da      	uxtb	r2, r3
    246a:	f241 1380 	movw	r3, #4480	; 0x1180
    246e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2472:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&gmc_timer);
    2474:	f241 30b8 	movw	r0, #5048	; 0x13b8
    2478:	f2c2 0000 	movt	r0, #8192	; 0x2000
    247c:	f006 ff46 	bl	930c <TMR_clear_int>
}
    2480:	bd80      	pop	{r7, pc}
    2482:	bf00      	nop

00002484 <COMMS_ISR>:

void COMMS_ISR(){
    2484:	b580      	push	{r7, lr}
    2486:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    2488:	f241 32d8 	movw	r2, #5080	; 0x13d8
    248c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2490:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2498:	4610      	mov	r0, r2
    249a:	4619      	mov	r1, r3
    249c:	f7ff fca0 	bl	1de0 <MSS_TIM64_get_current_value>
	comms_status = get_comms();
    24a0:	f7ff f934 	bl	170c <get_comms>
    24a4:	4603      	mov	r3, r0
    24a6:	461a      	mov	r2, r3
    24a8:	f241 4340 	movw	r3, #5184	; 0x1440
    24ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24b0:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    24b2:	f241 1380 	movw	r3, #4480	; 0x1180
    24b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ba:	781b      	ldrb	r3, [r3, #0]
    24bc:	2b09      	cmp	r3, #9
    24be:	d901      	bls.n	24c4 <COMMS_ISR+0x40>
		form_log_packet();
    24c0:	f7ff fd00 	bl	1ec4 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = COMMS_TASK_ID;
    24c4:	f241 139c 	movw	r3, #4508	; 0x119c
    24c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24cc:	6819      	ldr	r1, [r3, #0]
    24ce:	f241 1380 	movw	r3, #4480	; 0x1180
    24d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24d6:	781b      	ldrb	r3, [r3, #0]
    24d8:	461a      	mov	r2, r3
    24da:	4613      	mov	r3, r2
    24dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    24e0:	4413      	add	r3, r2
    24e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    24e6:	4413      	add	r3, r2
    24e8:	440b      	add	r3, r1
    24ea:	f103 0316 	add.w	r3, r3, #22
    24ee:	f04f 0204 	mov.w	r2, #4
    24f2:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    24f4:	f241 139c 	movw	r3, #4508	; 0x119c
    24f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24fc:	6818      	ldr	r0, [r3, #0]
    24fe:	f241 1380 	movw	r3, #4480	; 0x1180
    2502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2506:	781b      	ldrb	r3, [r3, #0]
    2508:	4619      	mov	r1, r3
    250a:	f241 33d8 	movw	r3, #5080	; 0x13d8
    250e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2512:	e9d3 2300 	ldrd	r2, r3, [r3]
    2516:	460b      	mov	r3, r1
    2518:	ea4f 0383 	mov.w	r3, r3, lsl #2
    251c:	440b      	add	r3, r1
    251e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2522:	440b      	add	r3, r1
    2524:	4403      	add	r3, r0
    2526:	f103 0308 	add.w	r3, r3, #8
    252a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    252e:	f04f 0000 	mov.w	r0, #0
    2532:	ea40 0101 	orr.w	r1, r0, r1
    2536:	7299      	strb	r1, [r3, #10]
    2538:	ea4f 2112 	mov.w	r1, r2, lsr #8
    253c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2540:	f04f 0000 	mov.w	r0, #0
    2544:	ea40 0101 	orr.w	r1, r0, r1
    2548:	72d9      	strb	r1, [r3, #11]
    254a:	ea4f 4112 	mov.w	r1, r2, lsr #16
    254e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2552:	f04f 0000 	mov.w	r0, #0
    2556:	ea40 0101 	orr.w	r1, r0, r1
    255a:	7319      	strb	r1, [r3, #12]
    255c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2560:	f04f 0100 	mov.w	r1, #0
    2564:	ea41 0202 	orr.w	r2, r1, r2
    2568:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    256a:	f241 139c 	movw	r3, #4508	; 0x119c
    256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2572:	6818      	ldr	r0, [r3, #0]
    2574:	f241 1380 	movw	r3, #4480	; 0x1180
    2578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    257c:	781b      	ldrb	r3, [r3, #0]
    257e:	4619      	mov	r1, r3
    2580:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2584:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2588:	e9d3 2300 	ldrd	r2, r3, [r3]
    258c:	460b      	mov	r3, r1
    258e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2592:	440b      	add	r3, r1
    2594:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2598:	440b      	add	r3, r1
    259a:	4403      	add	r3, r0
    259c:	f103 0308 	add.w	r3, r3, #8
    25a0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    25a4:	f04f 0000 	mov.w	r0, #0
    25a8:	ea40 0101 	orr.w	r1, r0, r1
    25ac:	7199      	strb	r1, [r3, #6]
    25ae:	ea4f 2112 	mov.w	r1, r2, lsr #8
    25b2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    25b6:	f04f 0000 	mov.w	r0, #0
    25ba:	ea40 0101 	orr.w	r1, r0, r1
    25be:	71d9      	strb	r1, [r3, #7]
    25c0:	ea4f 4112 	mov.w	r1, r2, lsr #16
    25c4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    25c8:	f04f 0000 	mov.w	r0, #0
    25cc:	ea40 0101 	orr.w	r1, r0, r1
    25d0:	7219      	strb	r1, [r3, #8]
    25d2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    25d6:	f04f 0100 	mov.w	r1, #0
    25da:	ea41 0202 	orr.w	r2, r1, r2
    25de:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = comms_status;
    25e0:	f241 139c 	movw	r3, #4508	; 0x119c
    25e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25e8:	6818      	ldr	r0, [r3, #0]
    25ea:	f241 1380 	movw	r3, #4480	; 0x1180
    25ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f2:	781b      	ldrb	r3, [r3, #0]
    25f4:	461a      	mov	r2, r3
    25f6:	f241 4340 	movw	r3, #5184	; 0x1440
    25fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25fe:	8819      	ldrh	r1, [r3, #0]
    2600:	4613      	mov	r3, r2
    2602:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2606:	4413      	add	r3, r2
    2608:	ea4f 0343 	mov.w	r3, r3, lsl #1
    260c:	4413      	add	r3, r2
    260e:	4403      	add	r3, r0
    2610:	f103 0310 	add.w	r3, r3, #16
    2614:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2618:	f04f 0000 	mov.w	r0, #0
    261c:	ea40 0202 	orr.w	r2, r0, r2
    2620:	71da      	strb	r2, [r3, #7]
    2622:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2626:	b292      	uxth	r2, r2
    2628:	f04f 0100 	mov.w	r1, #0
    262c:	ea41 0202 	orr.w	r2, r1, r2
    2630:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2632:	f241 1380 	movw	r3, #4480	; 0x1180
    2636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263a:	781b      	ldrb	r3, [r3, #0]
    263c:	f103 0301 	add.w	r3, r3, #1
    2640:	b2da      	uxtb	r2, r3
    2642:	f241 1380 	movw	r3, #4480	; 0x1180
    2646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    264a:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&comms_timer);
    264c:	f241 1094 	movw	r0, #4500	; 0x1194
    2650:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2654:	f006 fe5a 	bl	930c <TMR_clear_int>
}
    2658:	bd80      	pop	{r7, pc}
    265a:	bf00      	nop

0000265c <THER_ISR>:

void THER_ISR(){
    265c:	b580      	push	{r7, lr}
    265e:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    2660:	f241 32d8 	movw	r2, #5080	; 0x13d8
    2664:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2668:	f241 33c8 	movw	r3, #5064	; 0x13c8
    266c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2670:	4610      	mov	r0, r2
    2672:	4619      	mov	r1, r3
    2674:	f7ff fbb4 	bl	1de0 <MSS_TIM64_get_current_value>
	therm_status =  get_temp();
    2678:	f7fe fd1e 	bl	10b8 <get_temp>
    267c:	4603      	mov	r3, r0
    267e:	461a      	mov	r2, r3
    2680:	f241 1398 	movw	r3, #4504	; 0x1198
    2684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2688:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    268a:	f241 1380 	movw	r3, #4480	; 0x1180
    268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2692:	781b      	ldrb	r3, [r3, #0]
    2694:	2b09      	cmp	r3, #9
    2696:	d901      	bls.n	269c <THER_ISR+0x40>
		form_log_packet();
    2698:	f7ff fc14 	bl	1ec4 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = THERMISTOR_TASK_ID;
    269c:	f241 139c 	movw	r3, #4508	; 0x119c
    26a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26a4:	6819      	ldr	r1, [r3, #0]
    26a6:	f241 1380 	movw	r3, #4480	; 0x1180
    26aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ae:	781b      	ldrb	r3, [r3, #0]
    26b0:	461a      	mov	r2, r3
    26b2:	4613      	mov	r3, r2
    26b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26b8:	4413      	add	r3, r2
    26ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26be:	4413      	add	r3, r2
    26c0:	440b      	add	r3, r1
    26c2:	f103 0316 	add.w	r3, r3, #22
    26c6:	f04f 0201 	mov.w	r2, #1
    26ca:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    26cc:	f241 139c 	movw	r3, #4508	; 0x119c
    26d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d4:	6818      	ldr	r0, [r3, #0]
    26d6:	f241 1380 	movw	r3, #4480	; 0x1180
    26da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26de:	781b      	ldrb	r3, [r3, #0]
    26e0:	4619      	mov	r1, r3
    26e2:	f241 33d8 	movw	r3, #5080	; 0x13d8
    26e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    26ee:	460b      	mov	r3, r1
    26f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26f4:	440b      	add	r3, r1
    26f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26fa:	440b      	add	r3, r1
    26fc:	4403      	add	r3, r0
    26fe:	f103 0308 	add.w	r3, r3, #8
    2702:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2706:	f04f 0000 	mov.w	r0, #0
    270a:	ea40 0101 	orr.w	r1, r0, r1
    270e:	7299      	strb	r1, [r3, #10]
    2710:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2714:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2718:	f04f 0000 	mov.w	r0, #0
    271c:	ea40 0101 	orr.w	r1, r0, r1
    2720:	72d9      	strb	r1, [r3, #11]
    2722:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2726:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    272a:	f04f 0000 	mov.w	r0, #0
    272e:	ea40 0101 	orr.w	r1, r0, r1
    2732:	7319      	strb	r1, [r3, #12]
    2734:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2738:	f04f 0100 	mov.w	r1, #0
    273c:	ea41 0202 	orr.w	r2, r1, r2
    2740:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2742:	f241 139c 	movw	r3, #4508	; 0x119c
    2746:	f2c2 0300 	movt	r3, #8192	; 0x2000
    274a:	6818      	ldr	r0, [r3, #0]
    274c:	f241 1380 	movw	r3, #4480	; 0x1180
    2750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2754:	781b      	ldrb	r3, [r3, #0]
    2756:	4619      	mov	r1, r3
    2758:	f241 33c8 	movw	r3, #5064	; 0x13c8
    275c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2760:	e9d3 2300 	ldrd	r2, r3, [r3]
    2764:	460b      	mov	r3, r1
    2766:	ea4f 0383 	mov.w	r3, r3, lsl #2
    276a:	440b      	add	r3, r1
    276c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2770:	440b      	add	r3, r1
    2772:	4403      	add	r3, r0
    2774:	f103 0308 	add.w	r3, r3, #8
    2778:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    277c:	f04f 0000 	mov.w	r0, #0
    2780:	ea40 0101 	orr.w	r1, r0, r1
    2784:	7199      	strb	r1, [r3, #6]
    2786:	ea4f 2112 	mov.w	r1, r2, lsr #8
    278a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    278e:	f04f 0000 	mov.w	r0, #0
    2792:	ea40 0101 	orr.w	r1, r0, r1
    2796:	71d9      	strb	r1, [r3, #7]
    2798:	ea4f 4112 	mov.w	r1, r2, lsr #16
    279c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    27a0:	f04f 0000 	mov.w	r0, #0
    27a4:	ea40 0101 	orr.w	r1, r0, r1
    27a8:	7219      	strb	r1, [r3, #8]
    27aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
    27ae:	f04f 0100 	mov.w	r1, #0
    27b2:	ea41 0202 	orr.w	r2, r1, r2
    27b6:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = therm_status;
    27b8:	f241 139c 	movw	r3, #4508	; 0x119c
    27bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c0:	6818      	ldr	r0, [r3, #0]
    27c2:	f241 1380 	movw	r3, #4480	; 0x1180
    27c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ca:	781b      	ldrb	r3, [r3, #0]
    27cc:	461a      	mov	r2, r3
    27ce:	f241 1398 	movw	r3, #4504	; 0x1198
    27d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d6:	8819      	ldrh	r1, [r3, #0]
    27d8:	4613      	mov	r3, r2
    27da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27de:	4413      	add	r3, r2
    27e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    27e4:	4413      	add	r3, r2
    27e6:	4403      	add	r3, r0
    27e8:	f103 0310 	add.w	r3, r3, #16
    27ec:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    27f0:	f04f 0000 	mov.w	r0, #0
    27f4:	ea40 0202 	orr.w	r2, r0, r2
    27f8:	71da      	strb	r2, [r3, #7]
    27fa:	ea4f 2211 	mov.w	r2, r1, lsr #8
    27fe:	b292      	uxth	r2, r2
    2800:	f04f 0100 	mov.w	r1, #0
    2804:	ea41 0202 	orr.w	r2, r1, r2
    2808:	721a      	strb	r2, [r3, #8]
	log_counter++;
    280a:	f241 1380 	movw	r3, #4480	; 0x1180
    280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2812:	781b      	ldrb	r3, [r3, #0]
    2814:	f103 0301 	add.w	r3, r3, #1
    2818:	b2da      	uxtb	r2, r3
    281a:	f241 1380 	movw	r3, #4480	; 0x1180
    281e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2822:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&temp_timer);
    2824:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2828:	f2c2 0000 	movt	r0, #8192	; 0x2000
    282c:	f006 fd6e 	bl	930c <TMR_clear_int>
}
    2830:	bd80      	pop	{r7, pc}
    2832:	bf00      	nop

00002834 <SD_ISR>:

void SD_ISR(){
    2834:	b580      	push	{r7, lr}
    2836:	af00      	add	r7, sp, #0
	get_sd_data();
    2838:	f7fe fcc4 	bl	11c4 <get_sd_data>
	if(hk_partition.read_pointer < hk_partition.write_pointer && store_in_sd_card == 0){
    283c:	f241 430c 	movw	r3, #5132	; 0x140c
    2840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2844:	689a      	ldr	r2, [r3, #8]
    2846:	f241 430c 	movw	r3, #5132	; 0x140c
    284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    284e:	68db      	ldr	r3, [r3, #12]
    2850:	429a      	cmp	r2, r3
    2852:	d208      	bcs.n	2866 <SD_ISR+0x32>
    2854:	f240 3355 	movw	r3, #853	; 0x355
    2858:	f2c2 0300 	movt	r3, #8192	; 0x2000
    285c:	781b      	ldrb	r3, [r3, #0]
    285e:	2b00      	cmp	r3, #0
    2860:	d101      	bne.n	2866 <SD_ISR+0x32>
		get_sd_data();
    2862:	f7fe fcaf 	bl	11c4 <get_sd_data>
	}

	TMR_clear_int(&sd_timer);
    2866:	f241 30d0 	movw	r0, #5072	; 0x13d0
    286a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    286e:	f006 fd4d 	bl	930c <TMR_clear_int>
}
    2872:	bd80      	pop	{r7, pc}

00002874 <timer_intr_set>:

void timer_intr_set(){
    2874:	b580      	push	{r7, lr}
    2876:	b082      	sub	sp, #8
    2878:	af02      	add	r7, sp, #8
	TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, HK_PKT_PERIOD);
    287a:	f645 735e 	movw	r3, #24414	; 0x5f5e
    287e:	9300      	str	r3, [sp, #0]
    2880:	f241 401c 	movw	r0, #5148	; 0x141c
    2884:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2888:	f246 0100 	movw	r1, #24576	; 0x6000
    288c:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2890:	f04f 0200 	mov.w	r2, #0
    2894:	f04f 0309 	mov.w	r3, #9
    2898:	f006 fc76 	bl	9188 <TMR_init>
	TMR_enable_int(&hk_timer);
    289c:	f241 401c 	movw	r0, #5148	; 0x141c
    28a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28a4:	f006 fd14 	bl	92d0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq4_IRQn);
    28a8:	f04f 0026 	mov.w	r0, #38	; 0x26
    28ac:	f7ff f9b2 	bl	1c14 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq4_IRQn, 254);
    28b0:	f04f 0026 	mov.w	r0, #38	; 0x26
    28b4:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    28b8:	f7ff fa04 	bl	1cc4 <NVIC_SetPriority>

	TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, COMMS_PKT_PERIOD);
    28bc:	f649 0396 	movw	r3, #39062	; 0x9896
    28c0:	9300      	str	r3, [sp, #0]
    28c2:	f241 1094 	movw	r0, #4500	; 0x1194
    28c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28ca:	f247 0100 	movw	r1, #28672	; 0x7000
    28ce:	f2c5 0100 	movt	r1, #20480	; 0x5000
    28d2:	f04f 0200 	mov.w	r2, #0
    28d6:	f04f 0309 	mov.w	r3, #9
    28da:	f006 fc55 	bl	9188 <TMR_init>
	TMR_enable_int(&comms_timer);
    28de:	f241 1094 	movw	r0, #4500	; 0x1194
    28e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28e6:	f006 fcf3 	bl	92d0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq5_IRQn);
    28ea:	f04f 0027 	mov.w	r0, #39	; 0x27
    28ee:	f7ff f991 	bl	1c14 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq5_IRQn, 254);
    28f2:	f04f 0027 	mov.w	r0, #39	; 0x27
    28f6:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    28fa:	f7ff f9e3 	bl	1cc4 <NVIC_SetPriority>


	TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, TEMP_PKT_PERIOD);
    28fe:	f64b 63bc 	movw	r3, #48828	; 0xbebc
    2902:	9300      	str	r3, [sp, #0]
    2904:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2908:	f2c2 0000 	movt	r0, #8192	; 0x2000
    290c:	f248 0100 	movw	r1, #32768	; 0x8000
    2910:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2914:	f04f 0200 	mov.w	r2, #0
    2918:	f04f 0309 	mov.w	r3, #9
    291c:	f006 fc34 	bl	9188 <TMR_init>
	TMR_enable_int(&temp_timer);
    2920:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2924:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2928:	f006 fcd2 	bl	92d0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq6_IRQn);
    292c:	f04f 0028 	mov.w	r0, #40	; 0x28
    2930:	f7ff f970 	bl	1c14 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq6_IRQn, 254);
    2934:	f04f 0028 	mov.w	r0, #40	; 0x28
    2938:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    293c:	f7ff f9c2 	bl	1cc4 <NVIC_SetPriority>

	TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, SD_PKT_PERIOD);
    2940:	f247 3358 	movw	r3, #29528	; 0x7358
    2944:	f2c0 0307 	movt	r3, #7
    2948:	9300      	str	r3, [sp, #0]
    294a:	f241 30d0 	movw	r0, #5072	; 0x13d0
    294e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2952:	f249 0100 	movw	r1, #36864	; 0x9000
    2956:	f2c5 0100 	movt	r1, #20480	; 0x5000
    295a:	f04f 0200 	mov.w	r2, #0
    295e:	f04f 0309 	mov.w	r3, #9
    2962:	f006 fc11 	bl	9188 <TMR_init>
	TMR_enable_int(&sd_timer);
    2966:	f241 30d0 	movw	r0, #5072	; 0x13d0
    296a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    296e:	f006 fcaf 	bl	92d0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq7_IRQn);
    2972:	f04f 0029 	mov.w	r0, #41	; 0x29
    2976:	f7ff f94d 	bl	1c14 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq7_IRQn, 254);
    297a:	f04f 0029 	mov.w	r0, #41	; 0x29
    297e:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2982:	f7ff f99f 	bl	1cc4 <NVIC_SetPriority>

	TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, GMC_PKT_PERIOD);
    2986:	f645 735e 	movw	r3, #24414	; 0x5f5e
    298a:	9300      	str	r3, [sp, #0]
    298c:	f241 30b8 	movw	r0, #5048	; 0x13b8
    2990:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2994:	f24a 0100 	movw	r1, #40960	; 0xa000
    2998:	f2c5 0100 	movt	r1, #20480	; 0x5000
    299c:	f04f 0200 	mov.w	r2, #0
    29a0:	f04f 0309 	mov.w	r3, #9
    29a4:	f006 fbf0 	bl	9188 <TMR_init>
	TMR_enable_int(&gmc_timer);
    29a8:	f241 30b8 	movw	r0, #5048	; 0x13b8
    29ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29b0:	f006 fc8e 	bl	92d0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq8_IRQn);
    29b4:	f04f 002a 	mov.w	r0, #42	; 0x2a
    29b8:	f7ff f92c 	bl	1c14 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq8_IRQn, 254);
    29bc:	f04f 002a 	mov.w	r0, #42	; 0x2a
    29c0:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    29c4:	f7ff f97e 	bl	1cc4 <NVIC_SetPriority>

	TMR_start(&hk_timer);
    29c8:	f241 401c 	movw	r0, #5148	; 0x141c
    29cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29d0:	f006 fc42 	bl	9258 <TMR_start>
	TMR_start(&comms_timer);
    29d4:	f241 1094 	movw	r0, #4500	; 0x1194
    29d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29dc:	f006 fc3c 	bl	9258 <TMR_start>
//	TMR_start(&temp_timer);
//	TMR_start(&sd_timer);
//	TMR_start(&gmc_timer);
}
    29e0:	46bd      	mov	sp, r7
    29e2:	bd80      	pop	{r7, pc}

000029e4 <get_cmd>:
void timer_ena(){
//	NVIC_EnableIRQ(FabricIrq4_IRQn);
	NVIC_EnableIRQ(FabricIrq5_IRQn);
}

void get_cmd(uint8_t* cmd, uint8_t src){
    29e4:	b580      	push	{r7, lr}
    29e6:	b082      	sub	sp, #8
    29e8:	af00      	add	r7, sp, #0
    29ea:	6078      	str	r0, [r7, #4]
    29ec:	460b      	mov	r3, r1
    29ee:	70fb      	strb	r3, [r7, #3]

	rx_cmd_pkt = (rx_cmd_t*) cmd;
    29f0:	687a      	ldr	r2, [r7, #4]
    29f2:	f241 33e0 	movw	r3, #5088	; 0x13e0
    29f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29fa:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, src)){
    29fc:	f241 33e0 	movw	r3, #5088	; 0x13e0
    2a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a04:	681a      	ldr	r2, [r3, #0]
    2a06:	78fb      	ldrb	r3, [r7, #3]
    2a08:	4610      	mov	r0, r2
    2a0a:	4619      	mov	r1, r3
    2a0c:	f000 fb90 	bl	3130 <cmd_valid>
    2a10:	4603      	mov	r3, r0
    2a12:	2b00      	cmp	r3, #0
    2a14:	d026      	beq.n	2a64 <get_cmd+0x80>
		cmd_engine(rx_cmd_pkt);
    2a16:	f241 33e0 	movw	r3, #5088	; 0x13e0
    2a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a1e:	681b      	ldr	r3, [r3, #0]
    2a20:	4618      	mov	r0, r3
    2a22:	f000 fc01 	bl	3228 <cmd_engine>
		if(src == 0){
    2a26:	78fb      	ldrb	r3, [r7, #3]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d10d      	bne.n	2a48 <get_cmd+0x64>
			cmd_rs485_succ_count++;
    2a2c:	f240 3365 	movw	r3, #869	; 0x365
    2a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a34:	781b      	ldrb	r3, [r3, #0]
    2a36:	f103 0301 	add.w	r3, r3, #1
    2a3a:	b2da      	uxtb	r2, r3
    2a3c:	f240 3365 	movw	r3, #869	; 0x365
    2a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a44:	701a      	strb	r2, [r3, #0]
		}
		else{
			cmd_succ_count++;
    2a46:	e02b      	b.n	2aa0 <get_cmd+0xbc>
    2a48:	f240 3363 	movw	r3, #867	; 0x363
    2a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a50:	781b      	ldrb	r3, [r3, #0]
    2a52:	f103 0301 	add.w	r3, r3, #1
    2a56:	b2da      	uxtb	r2, r3
    2a58:	f240 3363 	movw	r3, #867	; 0x363
    2a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a60:	701a      	strb	r2, [r3, #0]
    2a62:	e01d      	b.n	2aa0 <get_cmd+0xbc>
		}


	}
	else{
		if(src == 0){
    2a64:	78fb      	ldrb	r3, [r7, #3]
    2a66:	2b00      	cmp	r3, #0
    2a68:	d10d      	bne.n	2a86 <get_cmd+0xa2>
			cmd_rs485_fail_count++;
    2a6a:	f240 3366 	movw	r3, #870	; 0x366
    2a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a72:	781b      	ldrb	r3, [r3, #0]
    2a74:	f103 0301 	add.w	r3, r3, #1
    2a78:	b2da      	uxtb	r2, r3
    2a7a:	f240 3366 	movw	r3, #870	; 0x366
    2a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a82:	701a      	strb	r2, [r3, #0]
    2a84:	e00c      	b.n	2aa0 <get_cmd+0xbc>
		}
		else{
			cmd_reject_count++;
    2a86:	f240 3364 	movw	r3, #868	; 0x364
    2a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a8e:	781b      	ldrb	r3, [r3, #0]
    2a90:	f103 0301 	add.w	r3, r3, #1
    2a94:	b2da      	uxtb	r2, r3
    2a96:	f240 3364 	movw	r3, #868	; 0x364
    2a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a9e:	701a      	strb	r2, [r3, #0]
		}

	}
}
    2aa0:	f107 0708 	add.w	r7, r7, #8
    2aa4:	46bd      	mov	sp, r7
    2aa6:	bd80      	pop	{r7, pc}

00002aa8 <init_cmd_engine>:

void init_cmd_engine(){
    2aa8:	b580      	push	{r7, lr}
    2aaa:	af00      	add	r7, sp, #0
	add_cmd(0, 2, cmd_noop);
    2aac:	f243 2379 	movw	r3, #12921	; 0x3279
    2ab0:	f2c0 0300 	movt	r3, #0
    2ab4:	f04f 0000 	mov.w	r0, #0
    2ab8:	f04f 0102 	mov.w	r1, #2
    2abc:	461a      	mov	r2, r3
    2abe:	f000 fb55 	bl	316c <add_cmd>
	add_cmd(1, 3, set_pkt_rate);
    2ac2:	f243 238d 	movw	r3, #12941	; 0x328d
    2ac6:	f2c0 0300 	movt	r3, #0
    2aca:	f04f 0001 	mov.w	r0, #1
    2ace:	f04f 0103 	mov.w	r1, #3
    2ad2:	461a      	mov	r2, r3
    2ad4:	f000 fb4a 	bl	316c <add_cmd>
	add_cmd(2, 3, exe_iap);
    2ad8:	f243 43a5 	movw	r3, #13477	; 0x34a5
    2adc:	f2c0 0300 	movt	r3, #0
    2ae0:	f04f 0002 	mov.w	r0, #2
    2ae4:	f04f 0103 	mov.w	r1, #3
    2ae8:	461a      	mov	r2, r3
    2aea:	f000 fb3f 	bl	316c <add_cmd>
	add_cmd(3, 6, read_adf_reg);
    2aee:	f243 53d1 	movw	r3, #13777	; 0x35d1
    2af2:	f2c0 0300 	movt	r3, #0
    2af6:	f04f 0003 	mov.w	r0, #3
    2afa:	f04f 0106 	mov.w	r1, #6
    2afe:	461a      	mov	r2, r3
    2b00:	f000 fb34 	bl	316c <add_cmd>
	add_cmd(4, 16, exe_rtm);
    2b04:	f243 63d1 	movw	r3, #14033	; 0x36d1
    2b08:	f2c0 0300 	movt	r3, #0
    2b0c:	f04f 0004 	mov.w	r0, #4
    2b10:	f04f 0110 	mov.w	r1, #16
    2b14:	461a      	mov	r2, r3
    2b16:	f000 fb29 	bl	316c <add_cmd>
}
    2b1a:	bd80      	pop	{r7, pc}

00002b1c <Tim64_init>:

//Function to initialise 64 bit timer
void Tim64_init() {
    2b1c:	b580      	push	{r7, lr}
    2b1e:	af00      	add	r7, sp, #0
	MSS_TIM64_init(MSS_TIMER_ONE_SHOT_MODE);
    2b20:	f04f 0001 	mov.w	r0, #1
    2b24:	f7ff f8fc 	bl	1d20 <MSS_TIM64_init>
	MSS_TIM64_load_immediate(0xFFFFFFFF,0xFFFFFFFF);
    2b28:	f04f 30ff 	mov.w	r0, #4294967295
    2b2c:	f04f 31ff 	mov.w	r1, #4294967295
    2b30:	f7ff f96e 	bl	1e10 <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
    2b34:	f7ff f946 	bl	1dc4 <MSS_TIM64_start>
}
    2b38:	bd80      	pop	{r7, pc}
    2b3a:	bf00      	nop

00002b3c <get_init>:

void get_init(){
    2b3c:	b590      	push	{r4, r7, lr}
    2b3e:	b083      	sub	sp, #12
    2b40:	af00      	add	r7, sp, #0
	init_pkt = (init_packet_t* )data;
    2b42:	f240 6234 	movw	r2, #1588	; 0x634
    2b46:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b4a:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b52:	601a      	str	r2, [r3, #0]
	init_pkt->Status_1 = stat1;
    2b54:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b5c:	681a      	ldr	r2, [r3, #0]
    2b5e:	f240 336c 	movw	r3, #876	; 0x36c
    2b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b66:	781b      	ldrb	r3, [r3, #0]
    2b68:	73d3      	strb	r3, [r2, #15]
	init_pkt->Adf_init_status = adf_status;
    2b6a:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b72:	681a      	ldr	r2, [r3, #0]
    2b74:	f240 336e 	movw	r3, #878	; 0x36e
    2b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b7c:	781b      	ldrb	r3, [r3, #0]
    2b7e:	7413      	strb	r3, [r2, #16]
	init_pkt->status_2 = stat2;
    2b80:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b88:	681a      	ldr	r2, [r3, #0]
    2b8a:	f240 336d 	movw	r3, #877	; 0x36d
    2b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b92:	781b      	ldrb	r3, [r3, #0]
    2b94:	7453      	strb	r3, [r2, #17]
	init_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, INIT_API_ID))));
    2b96:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	f04f 0200 	mov.w	r2, #0
    2ba4:	f042 0208 	orr.w	r2, r2, #8
    2ba8:	701a      	strb	r2, [r3, #0]
    2baa:	f04f 0200 	mov.w	r2, #0
    2bae:	f042 0205 	orr.w	r2, r2, #5
    2bb2:	705a      	strb	r2, [r3, #1]
	init_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((0)))));
    2bb4:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bbc:	681a      	ldr	r2, [r3, #0]
    2bbe:	f04f 0300 	mov.w	r3, #0
    2bc2:	ea6f 6383 	mvn.w	r3, r3, lsl #26
    2bc6:	ea6f 6393 	mvn.w	r3, r3, lsr #26
    2bca:	7093      	strb	r3, [r2, #2]
    2bcc:	f04f 0300 	mov.w	r3, #0
    2bd0:	70d3      	strb	r3, [r2, #3]
	init_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(INIT_PKT_LENGTH))));
    2bd2:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bda:	681b      	ldr	r3, [r3, #0]
    2bdc:	f04f 0200 	mov.w	r2, #0
    2be0:	711a      	strb	r2, [r3, #4]
    2be2:	f04f 0200 	mov.w	r2, #0
    2be6:	f042 0234 	orr.w	r2, r2, #52	; 0x34
    2bea:	715a      	strb	r2, [r3, #5]
	init_pkt->ccsds_s1 = 0;
    2bec:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf4:	681b      	ldr	r3, [r3, #0]
    2bf6:	f04f 0200 	mov.w	r2, #0
    2bfa:	719a      	strb	r2, [r3, #6]
    2bfc:	f04f 0200 	mov.w	r2, #0
    2c00:	71da      	strb	r2, [r3, #7]
    2c02:	f04f 0200 	mov.w	r2, #0
    2c06:	721a      	strb	r2, [r3, #8]
    2c08:	f04f 0200 	mov.w	r2, #0
    2c0c:	725a      	strb	r2, [r3, #9]
	init_pkt->ccsds_s2 = 0;
    2c0e:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c16:	681b      	ldr	r3, [r3, #0]
    2c18:	f04f 0200 	mov.w	r2, #0
    2c1c:	729a      	strb	r2, [r3, #10]
    2c1e:	f04f 0200 	mov.w	r2, #0
    2c22:	72da      	strb	r2, [r3, #11]
    2c24:	f04f 0200 	mov.w	r2, #0
    2c28:	731a      	strb	r2, [r3, #12]
    2c2a:	f04f 0200 	mov.w	r2, #0
    2c2e:	735a      	strb	r2, [r3, #13]

	uint8_t i = 0;
    2c30:	f04f 0300 	mov.w	r3, #0
    2c34:	71fb      	strb	r3, [r7, #7]

	get_time_vector(Time_Vector);
    2c36:	f241 4020 	movw	r0, #5152	; 0x1420
    2c3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c3e:	f000 fe27 	bl	3890 <get_time_vector>
	for(;i<32;i++){
    2c42:	e012      	b.n	2c6a <get_init+0x12e>
		init_pkt->GTime_SVector[i] = Time_Vector[i];
    2c44:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c4c:	6819      	ldr	r1, [r3, #0]
    2c4e:	79f8      	ldrb	r0, [r7, #7]
    2c50:	79fa      	ldrb	r2, [r7, #7]
    2c52:	f241 4320 	movw	r3, #5152	; 0x1420
    2c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c5a:	5c9a      	ldrb	r2, [r3, r2]
    2c5c:	eb00 0301 	add.w	r3, r0, r1
    2c60:	749a      	strb	r2, [r3, #18]
	init_pkt->ccsds_s2 = 0;

	uint8_t i = 0;

	get_time_vector(Time_Vector);
	for(;i<32;i++){
    2c62:	79fb      	ldrb	r3, [r7, #7]
    2c64:	f103 0301 	add.w	r3, r3, #1
    2c68:	71fb      	strb	r3, [r7, #7]
    2c6a:	79fb      	ldrb	r3, [r7, #7]
    2c6c:	2b1f      	cmp	r3, #31
    2c6e:	d9e9      	bls.n	2c44 <get_init+0x108>
		init_pkt->GTime_SVector[i] = Time_Vector[i];
	}
	init_pkt->Fletcher_Code = make_FLetcher(data, sizeof(init_packet_t) - 2);
    2c70:	f241 13b4 	movw	r3, #4532	; 0x11b4
    2c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c78:	681c      	ldr	r4, [r3, #0]
    2c7a:	f240 6034 	movw	r0, #1588	; 0x634
    2c7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c82:	f04f 0132 	mov.w	r1, #50	; 0x32
    2c86:	f7fd fc83 	bl	590 <make_FLetcher>
    2c8a:	4603      	mov	r3, r0
    2c8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2c90:	f04f 0100 	mov.w	r1, #0
    2c94:	ea41 0202 	orr.w	r2, r1, r2
    2c98:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
    2c9c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2ca0:	b29b      	uxth	r3, r3
    2ca2:	f04f 0200 	mov.w	r2, #0
    2ca6:	ea42 0303 	orr.w	r3, r2, r3
    2caa:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33


//	vGetPktStruct(init, (void*) init_pkt, sizeof(init_packet_t));
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(init_packet_t));
    2cae:	f241 40c0 	movw	r0, #5312	; 0x14c0
    2cb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2cb6:	f240 6134 	movw	r1, #1588	; 0x634
    2cba:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2cbe:	f04f 0234 	mov.w	r2, #52	; 0x34
    2cc2:	f003 f93b 	bl	5f3c <MSS_UART_polled_tx>

}
    2cc6:	f107 070c 	add.w	r7, r7, #12
    2cca:	46bd      	mov	sp, r7
    2ccc:	bd90      	pop	{r4, r7, pc}
    2cce:	bf00      	nop

00002cd0 <main>:

int main(){
    2cd0:	b580      	push	{r7, lr}
    2cd2:	b08c      	sub	sp, #48	; 0x30
    2cd4:	af02      	add	r7, sp, #8
//adf_init
	//gmc_init
	//sd_init
	//pslv_interface_init
	//interface_init
	MSS_WD_init();
    2cd6:	f7ff f8b1 	bl	1e3c <MSS_WD_init>
	MSS_WD_reload();
    2cda:	f7ff f8e5 	bl	1ea8 <MSS_WD_reload>
	p1_init();
    2cde:	f7fd fc2b 	bl	538 <p1_init>
	MSS_GPIO_init();
    2ce2:	f006 f955 	bl	8f90 <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    2ce6:	f04f 0000 	mov.w	r0, #0
    2cea:	f04f 0105 	mov.w	r1, #5
    2cee:	f006 f9a5 	bl	903c <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_OUTPUT_MODE);
    2cf2:	f04f 0002 	mov.w	r0, #2
    2cf6:	f04f 0105 	mov.w	r1, #5
    2cfa:	f006 f99f 	bl	903c <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    2cfe:	f04f 0006 	mov.w	r0, #6
    2d02:	f04f 0105 	mov.w	r1, #5
    2d06:	f006 f999 	bl	903c <MSS_GPIO_config>

	MSS_GPIO_set_output(MSS_GPIO_0, 1);	//Control_Interface ON
    2d0a:	f04f 0000 	mov.w	r0, #0
    2d0e:	f04f 0101 	mov.w	r1, #1
    2d12:	f006 f9b1 	bl	9078 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(MSS_GPIO_2, 1);	//COmms_ON
    2d16:	f04f 0002 	mov.w	r0, #2
    2d1a:	f04f 0101 	mov.w	r1, #1
    2d1e:	f006 f9ab 	bl	9078 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(MSS_GPIO_6, 1);	//GMC_on
    2d22:	f04f 0006 	mov.w	r0, #6
    2d26:	f04f 0101 	mov.w	r1, #1
    2d2a:	f006 f9a5 	bl	9078 <MSS_GPIO_set_output>

	MSS_SYS_init(MSS_SYS_NO_EVENT_HANDLER);
    2d2e:	f04f 0000 	mov.w	r0, #0
    2d32:	f003 fd37 	bl	67a4 <MSS_SYS_init>
	MSS_SPI_init( &g_mss_spi0 );
    2d36:	f241 5084 	movw	r0, #5508	; 0x1584
    2d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d3e:	f004 fb47 	bl	73d0 <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi0, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 8u, 8);
    2d42:	f04f 0308 	mov.w	r3, #8
    2d46:	9300      	str	r3, [sp, #0]
    2d48:	f241 5084 	movw	r0, #5508	; 0x1584
    2d4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d50:	f04f 0100 	mov.w	r1, #0
    2d54:	f04f 0200 	mov.w	r2, #0
    2d58:	f04f 0308 	mov.w	r3, #8
    2d5c:	f004 fc82 	bl	7664 <MSS_SPI_configure_master_mode>

	MSS_SPI_init(&g_mss_spi1);
    2d60:	f241 5000 	movw	r0, #5376	; 0x1500
    2d64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d68:	f004 fb32 	bl	73d0 <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi1, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 512, 8);
    2d6c:	f04f 0308 	mov.w	r3, #8
    2d70:	9300      	str	r3, [sp, #0]
    2d72:	f241 5000 	movw	r0, #5376	; 0x1500
    2d76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d7a:	f04f 0100 	mov.w	r1, #0
    2d7e:	f04f 0200 	mov.w	r2, #0
    2d82:	f44f 7300 	mov.w	r3, #512	; 0x200
    2d86:	f004 fc6d 	bl	7664 <MSS_SPI_configure_master_mode>

	initialise_partition(&hk_partition, HK_BLOCK_INIT, HK_BLOCK_END);
    2d8a:	f241 400c 	movw	r0, #5132	; 0x140c
    2d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d92:	f04f 010a 	mov.w	r1, #10
    2d96:	f641 220a 	movw	r2, #6666	; 0x1a0a
    2d9a:	f2c0 024f 	movt	r2, #79	; 0x4f
    2d9e:	f002 f8ad 	bl	4efc <initialise_partition>
	initialise_partition(&comms_partition, COMMS_BLOCK_INIT, COMMS_BLOCK_END);
    2da2:	f241 30fc 	movw	r0, #5116	; 0x13fc
    2da6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2daa:	f240 31d2 	movw	r1, #978	; 0x3d2
    2dae:	f2c0 0157 	movt	r1, #87	; 0x57
    2db2:	f64c 6252 	movw	r2, #52818	; 0xce52
    2db6:	f2c0 0257 	movt	r2, #87	; 0x57
    2dba:	f002 f89f 	bl	4efc <initialise_partition>
	initialise_partition(&thermistor_partition, THERMISTOR_BLOCK_INIT, THERMISTOR_BLOCK_END);
    2dbe:	f241 30e8 	movw	r0, #5096	; 0x13e8
    2dc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2dc6:	f246 417e 	movw	r1, #25726	; 0x647e
    2dca:	f2c0 0159 	movt	r1, #89	; 0x59
    2dce:	f645 12fe 	movw	r2, #23038	; 0x59fe
    2dd2:	f2c0 027a 	movt	r2, #122	; 0x7a
    2dd6:	f002 f891 	bl	4efc <initialise_partition>
	initialise_partition(&gmc_partition, GMC_BLOCK_INIT, GMC_BLOCK_END);
    2dda:	f241 10a0 	movw	r0, #4512	; 0x11a0
    2dde:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2de2:	f44f 712f 	mov.w	r1, #700	; 0x2bc
    2de6:	f44f 7248 	mov.w	r2, #800	; 0x320
    2dea:	f002 f887 	bl	4efc <initialise_partition>
	initialise_partition(&log_partiton, LOGS_BLOCK_INIT, LOGS_BLOCK_END);
    2dee:	f241 1084 	movw	r0, #4484	; 0x1184
    2df2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2df6:	f641 216e 	movw	r1, #6766	; 0x1a6e
    2dfa:	f2c0 014f 	movt	r1, #79	; 0x4f
    2dfe:	f240 326e 	movw	r2, #878	; 0x36e
    2e02:	f2c0 0257 	movt	r2, #87	; 0x57
    2e06:	f002 f879 	bl	4efc <initialise_partition>

	uint8_t init_envm[3];
	init_envm[0] = 0x00;
    2e0a:	f04f 0300 	mov.w	r3, #0
    2e0e:	733b      	strb	r3, [r7, #12]
	init_envm[1] = 0x00;
    2e10:	f04f 0300 	mov.w	r3, #0
    2e14:	737b      	strb	r3, [r7, #13]
	init_envm[2] = 0x00;
    2e16:	f04f 0300 	mov.w	r3, #0
    2e1a:	73bb      	strb	r3, [r7, #14]
	NVM_write(REPRO_CODE_WORD_ADDR, init_envm, 3, NVM_DO_NOT_LOCK_PAGE);
    2e1c:	f240 0308 	movw	r3, #8
    2e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e24:	681a      	ldr	r2, [r3, #0]
    2e26:	f107 030c 	add.w	r3, r7, #12
    2e2a:	4610      	mov	r0, r2
    2e2c:	4619      	mov	r1, r3
    2e2e:	f04f 0203 	mov.w	r2, #3
    2e32:	f04f 0300 	mov.w	r3, #0
    2e36:	f005 f93f 	bl	80b8 <NVM_write>

	//Assign log packet pointer to log data buffer
	log_packet_ptr = (log_packet_t*)log_data;
    2e3a:	f241 12b8 	movw	r2, #4536	; 0x11b8
    2e3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2e42:	f241 139c 	movw	r3, #4508	; 0x119c
    2e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e4a:	601a      	str	r2, [r3, #0]

	//Initialise log counter to zero
	log_counter = 0;
    2e4c:	f241 1380 	movw	r3, #4480	; 0x1180
    2e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e54:	f04f 0200 	mov.w	r2, #0
    2e58:	701a      	strb	r2, [r3, #0]

	//Initailise the log sequence number
	logs_seq_no = 1;
    2e5a:	f241 33bc 	movw	r3, #5052	; 0x13bc
    2e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e62:	f04f 0201 	mov.w	r2, #1
    2e66:	801a      	strh	r2, [r3, #0]

	//Function to initialise 64 bit timer
	Tim64_init();
    2e68:	f7ff fe58 	bl	2b1c <Tim64_init>

	uint8_t mode = 0;
    2e6c:	f04f 0300 	mov.w	r3, #0
    2e70:	747b      	strb	r3, [r7, #17]
	counter_init(&counter_i2c);
    2e72:	f241 0048 	movw	r0, #4168	; 0x1048
    2e76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e7a:	f002 f8b3 	bl	4fe4 <counter_init>

	stat1 |= ADC_Init(TEMP_ADC_CORE_I2C, ADC_ADDR);
    2e7e:	f240 40a0 	movw	r0, #1184	; 0x4a0
    2e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e86:	f04f 0121 	mov.w	r1, #33	; 0x21
    2e8a:	f000 ffd7 	bl	3e3c <ADC_Init>
    2e8e:	4603      	mov	r3, r0
    2e90:	461a      	mov	r2, r3
    2e92:	f240 336c 	movw	r3, #876	; 0x36c
    2e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e9a:	781b      	ldrb	r3, [r3, #0]
    2e9c:	ea42 0303 	orr.w	r3, r2, r3
    2ea0:	b2da      	uxtb	r2, r3
    2ea2:	f240 336c 	movw	r3, #876	; 0x36c
    2ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eaa:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 1);
    2eac:	f240 336c 	movw	r3, #876	; 0x36c
    2eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eb4:	781b      	ldrb	r3, [r3, #0]
    2eb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2eba:	b2da      	uxtb	r2, r3
    2ebc:	f240 336c 	movw	r3, #876	; 0x36c
    2ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec4:	701a      	strb	r2, [r3, #0]
	stat1 |= ADC_Init(&counter_i2c, ADC_ADDR);
    2ec6:	f241 0048 	movw	r0, #4168	; 0x1048
    2eca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ece:	f04f 0121 	mov.w	r1, #33	; 0x21
    2ed2:	f000 ffb3 	bl	3e3c <ADC_Init>
    2ed6:	4603      	mov	r3, r0
    2ed8:	461a      	mov	r2, r3
    2eda:	f240 336c 	movw	r3, #876	; 0x36c
    2ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ee2:	781b      	ldrb	r3, [r3, #0]
    2ee4:	ea42 0303 	orr.w	r3, r2, r3
    2ee8:	b2da      	uxtb	r2, r3
    2eea:	f240 336c 	movw	r3, #876	; 0x36c
    2eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ef2:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 1);
    2ef4:	f240 336c 	movw	r3, #876	; 0x36c
    2ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2efc:	781b      	ldrb	r3, [r3, #0]
    2efe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2f02:	b2da      	uxtb	r2, r3
    2f04:	f240 336c 	movw	r3, #876	; 0x36c
    2f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f0c:	701a      	strb	r2, [r3, #0]
	stat1 |= SD_Init();
    2f0e:	f001 fbbb 	bl	4688 <SD_Init>
    2f12:	4603      	mov	r3, r0
    2f14:	461a      	mov	r2, r3
    2f16:	f240 336c 	movw	r3, #876	; 0x36c
    2f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f1e:	781b      	ldrb	r3, [r3, #0]
    2f20:	ea42 0303 	orr.w	r3, r2, r3
    2f24:	b2da      	uxtb	r2, r3
    2f26:	f240 336c 	movw	r3, #876	; 0x36c
    2f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f2e:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 5);
    2f30:	f240 336c 	movw	r3, #876	; 0x36c
    2f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f38:	781b      	ldrb	r3, [r3, #0]
    2f3a:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2f3e:	b2da      	uxtb	r2, r3
    2f40:	f240 336c 	movw	r3, #876	; 0x36c
    2f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f48:	701a      	strb	r2, [r3, #0]
	stat1 |= init_RS485_Controller();
    2f4a:	f000 fcd7 	bl	38fc <init_RS485_Controller>
    2f4e:	4603      	mov	r3, r0
    2f50:	461a      	mov	r2, r3
    2f52:	f240 336c 	movw	r3, #876	; 0x36c
    2f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f5a:	781b      	ldrb	r3, [r3, #0]
    2f5c:	ea42 0303 	orr.w	r3, r2, r3
    2f60:	b2da      	uxtb	r2, r3
    2f62:	f240 336c 	movw	r3, #876	; 0x36c
    2f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f6a:	701a      	strb	r2, [r3, #0]

	adf_status = adf_init();
    2f6c:	f002 f92c 	bl	51c8 <adf_init>
    2f70:	4603      	mov	r3, r0
    2f72:	461a      	mov	r2, r3
    2f74:	f240 336e 	movw	r3, #878	; 0x36e
    2f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f7c:	701a      	strb	r2, [r3, #0]
	mode = adf_get_state();
    2f7e:	f002 fd7b 	bl	5a78 <adf_get_state>
    2f82:	4603      	mov	r3, r0
    2f84:	747b      	strb	r3, [r7, #17]



	stat2 |= mode;
    2f86:	f240 336d 	movw	r3, #877	; 0x36d
    2f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f8e:	781a      	ldrb	r2, [r3, #0]
    2f90:	7c7b      	ldrb	r3, [r7, #17]
    2f92:	ea42 0303 	orr.w	r3, r2, r3
    2f96:	b2da      	uxtb	r2, r3
    2f98:	f240 336d 	movw	r3, #877	; 0x36d
    2f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fa0:	701a      	strb	r2, [r3, #0]
	stat2 = (stat2 << 1);
    2fa2:	f240 336d 	movw	r3, #877	; 0x36d
    2fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2faa:	781b      	ldrb	r3, [r3, #0]
    2fac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2fb0:	b2da      	uxtb	r2, r3
    2fb2:	f240 336d 	movw	r3, #877	; 0x36d
    2fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fba:	701a      	strb	r2, [r3, #0]
	stat2 |= vc_init(VC1);
    2fbc:	f04f 0040 	mov.w	r0, #64	; 0x40
    2fc0:	f000 fe42 	bl	3c48 <vc_init>
    2fc4:	4603      	mov	r3, r0
    2fc6:	461a      	mov	r2, r3
    2fc8:	f240 336d 	movw	r3, #877	; 0x36d
    2fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd0:	781b      	ldrb	r3, [r3, #0]
    2fd2:	ea42 0303 	orr.w	r3, r2, r3
    2fd6:	b2da      	uxtb	r2, r3
    2fd8:	f240 336d 	movw	r3, #877	; 0x36d
    2fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fe0:	701a      	strb	r2, [r3, #0]
	stat2 = (stat2 << 1);
    2fe2:	f240 336d 	movw	r3, #877	; 0x36d
    2fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fea:	781b      	ldrb	r3, [r3, #0]
    2fec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2ff0:	b2da      	uxtb	r2, r3
    2ff2:	f240 336d 	movw	r3, #877	; 0x36d
    2ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ffa:	701a      	strb	r2, [r3, #0]


	uint16_t curr_tpsram_read_addr;
	uint16_t rssi;
	uint8_t cmd[8];
	uint8_t cmd_rx_flag = 0;
    2ffc:	f04f 0300 	mov.w	r3, #0
    3000:	75fb      	strb	r3, [r7, #23]


	uint32_t wd_reset;

	init_cmd_engine();
    3002:	f7ff fd51 	bl	2aa8 <init_cmd_engine>

	 MSS_UART_init(&g_mss_uart0,
    3006:	f241 40c0 	movw	r0, #5312	; 0x14c0
    300a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    300e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
    3012:	f04f 0203 	mov.w	r2, #3
    3016:	f002 ff4f 	bl	5eb8 <MSS_UART_init>
	                   MSS_UART_9600_BAUD,
	                   MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);


	NVIC_ClearPendingIRQ(FabricIrq4_IRQn);
    301a:	f04f 0026 	mov.w	r0, #38	; 0x26
    301e:	f7fe fe33 	bl	1c88 <NVIC_ClearPendingIRQ>
	NVIC_ClearPendingIRQ(FabricIrq5_IRQn);
    3022:	f04f 0027 	mov.w	r0, #39	; 0x27
    3026:	f7fe fe2f 	bl	1c88 <NVIC_ClearPendingIRQ>

	timer_intr_set();
    302a:	f7ff fc23 	bl	2874 <timer_intr_set>

	uint32_t timer_count = 0xFFFFFFFF;
    302e:	f04f 33ff 	mov.w	r3, #4294967295
    3032:	61fb      	str	r3, [r7, #28]
	uint32_t CMD_CHK_TIMER = 0xFFFFFFFF - (MSS_SYS_M3_CLK_FREQ* (10));
    3034:	f649 23ff 	movw	r3, #39679	; 0x9aff
    3038:	f2ce 2332 	movt	r3, #57906	; 0xe232
    303c:	623b      	str	r3, [r7, #32]
	uint32_t curr_value = 0x0;
    303e:	f04f 0300 	mov.w	r3, #0
    3042:	627b      	str	r3, [r7, #36]	; 0x24

	get_init();
    3044:	f7ff fd7a 	bl	2b3c <get_init>
    3048:	e002      	b.n	3050 <main+0x380>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
				store_in_sd_card = 0;
			}
		}
	}
    304a:	bf00      	nop
    304c:	e000      	b.n	3050 <main+0x380>
    304e:	bf00      	nop

	get_init();

	while(1){

		adf_send_cmd(CMD_PHY_CCA);
    3050:	f04f 0086 	mov.w	r0, #134	; 0x86
    3054:	f002 fb80 	bl	5758 <adf_send_cmd>

		get_rssi_cca_data(&rssi_cca);
    3058:	f241 30e4 	movw	r0, #5092	; 0x13e4
    305c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3060:	f002 fda2 	bl	5ba8 <get_rssi_cca_data>

		if(store_in_sd_card == 1){
    3064:	f240 3355 	movw	r3, #853	; 0x355
    3068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    306c:	781b      	ldrb	r3, [r3, #0]
    306e:	2b01      	cmp	r3, #1
    3070:	d1eb      	bne.n	304a <main+0x37a>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    3072:	f245 000c 	movw	r0, #20492	; 0x500c
    3076:	f2c5 0000 	movt	r0, #20480	; 0x5000
    307a:	f002 fe71 	bl	5d60 <HW_get_16bit_reg>
    307e:	4603      	mov	r3, r0
    3080:	827b      	strh	r3, [r7, #18]
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
    3082:	f241 13b0 	movw	r3, #4528	; 0x11b0
    3086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    308a:	881b      	ldrh	r3, [r3, #0]
    308c:	8a7a      	ldrh	r2, [r7, #18]
    308e:	429a      	cmp	r2, r3
    3090:	d9dd      	bls.n	304e <main+0x37e>
				store_in_sd_card = 0;
    3092:	f240 3355 	movw	r3, #853	; 0x355
    3096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    309a:	f04f 0200 	mov.w	r2, #0
    309e:	701a      	strb	r2, [r3, #0]
			}
		}
	}
    30a0:	e7d6      	b.n	3050 <main+0x380>
    30a2:	bf00      	nop

000030a4 <FabricIrq0_IRQHandler>:
    return 0;

}

void FabricIrq0_IRQHandler(void)
{
    30a4:	b580      	push	{r7, lr}
    30a6:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c0);
    30a8:	f240 4034 	movw	r0, #1076	; 0x434
    30ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    30b0:	f006 fefa 	bl	9ea8 <I2C_isr>
}
    30b4:	bd80      	pop	{r7, pc}
    30b6:	bf00      	nop

000030b8 <FabricIrq1_IRQHandler>:

void FabricIrq1_IRQHandler(void)
{
    30b8:	b580      	push	{r7, lr}
    30ba:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c1);
    30bc:	f240 40a0 	movw	r0, #1184	; 0x4a0
    30c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    30c4:	f006 fef0 	bl	9ea8 <I2C_isr>
}
    30c8:	bd80      	pop	{r7, pc}
    30ca:	bf00      	nop

000030cc <FabricIrq2_IRQHandler>:

void FabricIrq2_IRQHandler(void)
{
    30cc:	b580      	push	{r7, lr}
    30ce:	af00      	add	r7, sp, #0
    I2C_isr(&counter_i2c);
    30d0:	f241 0048 	movw	r0, #4168	; 0x1048
    30d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    30d8:	f006 fee6 	bl	9ea8 <I2C_isr>
}
    30dc:	bd80      	pop	{r7, pc}
    30de:	bf00      	nop

000030e0 <FabricIrq3_IRQHandler>:

void FabricIrq3_IRQHandler(void)
{
    30e0:	b580      	push	{r7, lr}
    30e2:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c3);
    30e4:	f240 50c4 	movw	r0, #1476	; 0x5c4
    30e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    30ec:	f006 fedc 	bl	9ea8 <I2C_isr>
}
    30f0:	bd80      	pop	{r7, pc}
    30f2:	bf00      	nop

000030f4 <FabricIrq4_IRQHandler>:

void FabricIrq4_IRQHandler(void)
{
    30f4:	b580      	push	{r7, lr}
    30f6:	af00      	add	r7, sp, #0
    HK_ISR();
    30f8:	f7fe ffec 	bl	20d4 <HK_ISR>

}
    30fc:	bd80      	pop	{r7, pc}
    30fe:	bf00      	nop

00003100 <FabricIrq5_IRQHandler>:

void FabricIrq5_IRQHandler(void)
{
    3100:	b580      	push	{r7, lr}
    3102:	af00      	add	r7, sp, #0
    COMMS_ISR();
    3104:	f7ff f9be 	bl	2484 <COMMS_ISR>
}
    3108:	bd80      	pop	{r7, pc}
    310a:	bf00      	nop

0000310c <FabricIrq6_IRQHandler>:

void FabricIrq6_IRQHandler(void)
{
    310c:	b580      	push	{r7, lr}
    310e:	af00      	add	r7, sp, #0
    THER_ISR();
    3110:	f7ff faa4 	bl	265c <THER_ISR>
}
    3114:	bd80      	pop	{r7, pc}
    3116:	bf00      	nop

00003118 <FabricIrq7_IRQHandler>:

void FabricIrq7_IRQHandler(void)
{
    3118:	b580      	push	{r7, lr}
    311a:	af00      	add	r7, sp, #0
    SD_ISR();
    311c:	f7ff fb8a 	bl	2834 <SD_ISR>
}
    3120:	bd80      	pop	{r7, pc}
    3122:	bf00      	nop

00003124 <FabricIrq8_IRQHandler>:

void FabricIrq8_IRQHandler(void)
{
    3124:	b580      	push	{r7, lr}
    3126:	af00      	add	r7, sp, #0
    GMC_ISR();
    3128:	f7ff f8c0 	bl	22ac <GMC_ISR>
}
    312c:	bd80      	pop	{r7, pc}
    312e:	bf00      	nop

00003130 <cmd_valid>:
extern uint8_t RTM[16];

uint32_t REPRO_CODE_WORD_ADDR = 0x60033000;
uint8_t* code_word = (uint8_t*) 0x60033000;

uint8_t cmd_valid(rx_cmd_t* rx_cmd, uint8_t src){
    3130:	b480      	push	{r7}
    3132:	b083      	sub	sp, #12
    3134:	af00      	add	r7, sp, #0
    3136:	6078      	str	r0, [r7, #4]
    3138:	460b      	mov	r3, r1
    313a:	70fb      	strb	r3, [r7, #3]
	//Logic to check validity of the command ID within limits along with the params limits.

	if(rx_cmd->cmd_id - 1 >= 0x00 && rx_cmd->cmd_id - 1 <= NUM_CMDS){
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	781b      	ldrb	r3, [r3, #0]
    3140:	f103 33ff 	add.w	r3, r3, #4294967295
    3144:	2b00      	cmp	r3, #0
    3146:	db08      	blt.n	315a <cmd_valid+0x2a>
    3148:	687b      	ldr	r3, [r7, #4]
    314a:	781b      	ldrb	r3, [r3, #0]
    314c:	f103 33ff 	add.w	r3, r3, #4294967295
    3150:	2b05      	cmp	r3, #5
    3152:	dc02      	bgt.n	315a <cmd_valid+0x2a>
		return 1;  //Will be checking the validated of the checksum.
    3154:	f04f 0301 	mov.w	r3, #1
    3158:	e001      	b.n	315e <cmd_valid+0x2e>
	}
	else{
		return 0;
    315a:	f04f 0300 	mov.w	r3, #0
	}

}
    315e:	4618      	mov	r0, r3
    3160:	f107 070c 	add.w	r7, r7, #12
    3164:	46bd      	mov	sp, r7
    3166:	bc80      	pop	{r7}
    3168:	4770      	bx	lr
    316a:	bf00      	nop

0000316c <add_cmd>:


void add_cmd(uint8_t id, uint16_t length, void (*ex_func)(uint8_t id, rx_cmd_t* rcv_cmd)){
    316c:	b480      	push	{r7}
    316e:	b083      	sub	sp, #12
    3170:	af00      	add	r7, sp, #0
    3172:	460b      	mov	r3, r1
    3174:	603a      	str	r2, [r7, #0]
    3176:	4602      	mov	r2, r0
    3178:	71fa      	strb	r2, [r7, #7]
    317a:	80bb      	strh	r3, [r7, #4]

	cmd_list[id].id = id;
    317c:	79f9      	ldrb	r1, [r7, #7]
    317e:	f241 4244 	movw	r2, #5188	; 0x1444
    3182:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3186:	460b      	mov	r3, r1
    3188:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    318c:	ebc1 0303 	rsb	r3, r1, r3
    3190:	4413      	add	r3, r2
    3192:	79fa      	ldrb	r2, [r7, #7]
    3194:	701a      	strb	r2, [r3, #0]
	cmd_list[id].length = length;
    3196:	79f9      	ldrb	r1, [r7, #7]
    3198:	f241 4244 	movw	r2, #5188	; 0x1444
    319c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    31a0:	460b      	mov	r3, r1
    31a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    31a6:	ebc1 0303 	rsb	r3, r1, r3
    31aa:	4413      	add	r3, r2
    31ac:	793a      	ldrb	r2, [r7, #4]
    31ae:	f04f 0100 	mov.w	r1, #0
    31b2:	ea41 0202 	orr.w	r2, r1, r2
    31b6:	705a      	strb	r2, [r3, #1]
    31b8:	797a      	ldrb	r2, [r7, #5]
    31ba:	f04f 0100 	mov.w	r1, #0
    31be:	ea41 0202 	orr.w	r2, r1, r2
    31c2:	709a      	strb	r2, [r3, #2]
	cmd_list[id].ex_func = ex_func;
    31c4:	79f8      	ldrb	r0, [r7, #7]
    31c6:	683a      	ldr	r2, [r7, #0]
    31c8:	f241 4144 	movw	r1, #5188	; 0x1444
    31cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    31d0:	4603      	mov	r3, r0
    31d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    31d6:	ebc0 0303 	rsb	r3, r0, r3
    31da:	440b      	add	r3, r1
    31dc:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    31e0:	f04f 0000 	mov.w	r0, #0
    31e4:	ea40 0101 	orr.w	r1, r0, r1
    31e8:	70d9      	strb	r1, [r3, #3]
    31ea:	ea4f 2112 	mov.w	r1, r2, lsr #8
    31ee:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    31f2:	f04f 0000 	mov.w	r0, #0
    31f6:	ea40 0101 	orr.w	r1, r0, r1
    31fa:	7119      	strb	r1, [r3, #4]
    31fc:	ea4f 4112 	mov.w	r1, r2, lsr #16
    3200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3204:	f04f 0000 	mov.w	r0, #0
    3208:	ea40 0101 	orr.w	r1, r0, r1
    320c:	7159      	strb	r1, [r3, #5]
    320e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    3212:	f04f 0100 	mov.w	r1, #0
    3216:	ea41 0202 	orr.w	r2, r1, r2
    321a:	719a      	strb	r2, [r3, #6]

}
    321c:	f107 070c 	add.w	r7, r7, #12
    3220:	46bd      	mov	sp, r7
    3222:	bc80      	pop	{r7}
    3224:	4770      	bx	lr
    3226:	bf00      	nop

00003228 <cmd_engine>:

void cmd_engine(rx_cmd_t* rx_cmd){
    3228:	b580      	push	{r7, lr}
    322a:	b082      	sub	sp, #8
    322c:	af00      	add	r7, sp, #0
    322e:	6078      	str	r0, [r7, #4]

	   //the actual command apid's is one greater than this.
//	add_cmd(2, 2, cmd_sc_reset);

	cmd_list[rx_cmd->cmd_id - 1].ex_func(rx_cmd);
    3230:	687b      	ldr	r3, [r7, #4]
    3232:	781b      	ldrb	r3, [r3, #0]
    3234:	f103 31ff 	add.w	r1, r3, #4294967295
    3238:	f241 4244 	movw	r2, #5188	; 0x1444
    323c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3240:	460b      	mov	r3, r1
    3242:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3246:	ebc1 0303 	rsb	r3, r1, r3
    324a:	4413      	add	r3, r2
    324c:	78da      	ldrb	r2, [r3, #3]
    324e:	7919      	ldrb	r1, [r3, #4]
    3250:	ea4f 2101 	mov.w	r1, r1, lsl #8
    3254:	ea41 0202 	orr.w	r2, r1, r2
    3258:	7959      	ldrb	r1, [r3, #5]
    325a:	ea4f 4101 	mov.w	r1, r1, lsl #16
    325e:	ea41 0202 	orr.w	r2, r1, r2
    3262:	799b      	ldrb	r3, [r3, #6]
    3264:	ea4f 6303 	mov.w	r3, r3, lsl #24
    3268:	ea43 0302 	orr.w	r3, r3, r2
    326c:	6878      	ldr	r0, [r7, #4]
    326e:	4798      	blx	r3

}
    3270:	f107 0708 	add.w	r7, r7, #8
    3274:	46bd      	mov	sp, r7
    3276:	bd80      	pop	{r7, pc}

00003278 <cmd_noop>:

// Commands Definition

void cmd_noop(rx_cmd_t* rcv_cmd){
    3278:	b480      	push	{r7}
    327a:	b085      	sub	sp, #20
    327c:	af00      	add	r7, sp, #0
    327e:	6078      	str	r0, [r7, #4]

	uint8_t a;

}
    3280:	f107 0714 	add.w	r7, r7, #20
    3284:	46bd      	mov	sp, r7
    3286:	bc80      	pop	{r7}
    3288:	4770      	bx	lr
    328a:	bf00      	nop

0000328c <set_pkt_rate>:

void set_pkt_rate(rx_cmd_t* rcv_cmd){
    328c:	b580      	push	{r7, lr}
    328e:	b086      	sub	sp, #24
    3290:	af02      	add	r7, sp, #8
    3292:	6078      	str	r0, [r7, #4]

	uint32_t new_time_period = MSS_SYS_M3_CLK_FREQ/1024 * (rcv_cmd->parameters[1] / 10);
    3294:	687b      	ldr	r3, [r7, #4]
    3296:	789a      	ldrb	r2, [r3, #2]
    3298:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    329c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    32a0:	fba3 1302 	umull	r1, r3, r3, r2
    32a4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    32a8:	b2db      	uxtb	r3, r3
    32aa:	f64b 62bc 	movw	r2, #48828	; 0xbebc
    32ae:	fb02 f303 	mul.w	r3, r2, r3
    32b2:	60fb      	str	r3, [r7, #12]

	if(rcv_cmd->parameters[1] != 0){
    32b4:	687b      	ldr	r3, [r7, #4]
    32b6:	789b      	ldrb	r3, [r3, #2]
    32b8:	2b00      	cmp	r3, #0
    32ba:	f000 80a5 	beq.w	3408 <set_pkt_rate+0x17c>
		if(rcv_cmd->parameters[0] == hk){
    32be:	687b      	ldr	r3, [r7, #4]
    32c0:	785b      	ldrb	r3, [r3, #1]
    32c2:	2b00      	cmp	r3, #0
    32c4:	d11c      	bne.n	3300 <set_pkt_rate+0x74>
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	9300      	str	r3, [sp, #0]
    32ca:	f241 401c 	movw	r0, #5148	; 0x141c
    32ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32d2:	f246 0100 	movw	r1, #24576	; 0x6000
    32d6:	f2c5 0100 	movt	r1, #20480	; 0x5000
    32da:	f04f 0200 	mov.w	r2, #0
    32de:	f04f 0309 	mov.w	r3, #9
    32e2:	f005 ff51 	bl	9188 <TMR_init>
			TMR_enable_int(&hk_timer);
    32e6:	f241 401c 	movw	r0, #5148	; 0x141c
    32ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32ee:	f005 ffef 	bl	92d0 <TMR_enable_int>
			TMR_start(&hk_timer);
    32f2:	f241 401c 	movw	r0, #5148	; 0x141c
    32f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32fa:	f005 ffad 	bl	9258 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    32fe:	e0bb      	b.n	3478 <set_pkt_rate+0x1ec>
		if(rcv_cmd->parameters[0] == hk){
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&hk_timer);
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
    3300:	687b      	ldr	r3, [r7, #4]
    3302:	785b      	ldrb	r3, [r3, #1]
    3304:	2b01      	cmp	r3, #1
    3306:	d11c      	bne.n	3342 <set_pkt_rate+0xb6>
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    3308:	68fb      	ldr	r3, [r7, #12]
    330a:	9300      	str	r3, [sp, #0]
    330c:	f241 1094 	movw	r0, #4500	; 0x1194
    3310:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3314:	f247 0100 	movw	r1, #28672	; 0x7000
    3318:	f2c5 0100 	movt	r1, #20480	; 0x5000
    331c:	f04f 0200 	mov.w	r2, #0
    3320:	f04f 0309 	mov.w	r3, #9
    3324:	f005 ff30 	bl	9188 <TMR_init>
			TMR_enable_int(&comms_timer);
    3328:	f241 1094 	movw	r0, #4500	; 0x1194
    332c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3330:	f005 ffce 	bl	92d0 <TMR_enable_int>
			TMR_start(&comms_timer);
    3334:	f241 1094 	movw	r0, #4500	; 0x1194
    3338:	f2c2 0000 	movt	r0, #8192	; 0x2000
    333c:	f005 ff8c 	bl	9258 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    3340:	e09a      	b.n	3478 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
		}
		else if(rcv_cmd->parameters[0] == thermistor){
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	785b      	ldrb	r3, [r3, #1]
    3346:	2b02      	cmp	r3, #2
    3348:	d11c      	bne.n	3384 <set_pkt_rate+0xf8>
			TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    334a:	68fb      	ldr	r3, [r7, #12]
    334c:	9300      	str	r3, [sp, #0]
    334e:	f241 30c0 	movw	r0, #5056	; 0x13c0
    3352:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3356:	f248 0100 	movw	r1, #32768	; 0x8000
    335a:	f2c5 0100 	movt	r1, #20480	; 0x5000
    335e:	f04f 0200 	mov.w	r2, #0
    3362:	f04f 0309 	mov.w	r3, #9
    3366:	f005 ff0f 	bl	9188 <TMR_init>
			TMR_enable_int(&temp_timer);
    336a:	f241 30c0 	movw	r0, #5056	; 0x13c0
    336e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3372:	f005 ffad 	bl	92d0 <TMR_enable_int>
			TMR_start(&temp_timer);
    3376:	f241 30c0 	movw	r0, #5056	; 0x13c0
    337a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    337e:	f005 ff6b 	bl	9258 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    3382:	e079      	b.n	3478 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == thermistor){
			TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&temp_timer);
			TMR_start(&temp_timer);
		}
		else if(rcv_cmd->parameters[0] == sd){
    3384:	687b      	ldr	r3, [r7, #4]
    3386:	785b      	ldrb	r3, [r3, #1]
    3388:	2b05      	cmp	r3, #5
    338a:	d11c      	bne.n	33c6 <set_pkt_rate+0x13a>
			TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    338c:	68fb      	ldr	r3, [r7, #12]
    338e:	9300      	str	r3, [sp, #0]
    3390:	f241 30d0 	movw	r0, #5072	; 0x13d0
    3394:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3398:	f249 0100 	movw	r1, #36864	; 0x9000
    339c:	f2c5 0100 	movt	r1, #20480	; 0x5000
    33a0:	f04f 0200 	mov.w	r2, #0
    33a4:	f04f 0309 	mov.w	r3, #9
    33a8:	f005 feee 	bl	9188 <TMR_init>
			TMR_enable_int(&sd_timer);
    33ac:	f241 30d0 	movw	r0, #5072	; 0x13d0
    33b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33b4:	f005 ff8c 	bl	92d0 <TMR_enable_int>
			TMR_start(&sd_timer);
    33b8:	f241 30d0 	movw	r0, #5072	; 0x13d0
    33bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33c0:	f005 ff4a 	bl	9258 <TMR_start>
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    33c4:	e058      	b.n	3478 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == sd){
			TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&sd_timer);
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
    33c6:	687b      	ldr	r3, [r7, #4]
    33c8:	785b      	ldrb	r3, [r3, #1]
    33ca:	2b03      	cmp	r3, #3
    33cc:	d153      	bne.n	3476 <set_pkt_rate+0x1ea>
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    33ce:	68fb      	ldr	r3, [r7, #12]
    33d0:	9300      	str	r3, [sp, #0]
    33d2:	f241 30b8 	movw	r0, #5048	; 0x13b8
    33d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33da:	f24a 0100 	movw	r1, #40960	; 0xa000
    33de:	f2c5 0100 	movt	r1, #20480	; 0x5000
    33e2:	f04f 0200 	mov.w	r2, #0
    33e6:	f04f 0309 	mov.w	r3, #9
    33ea:	f005 fecd 	bl	9188 <TMR_init>
			TMR_enable_int(&gmc_timer);
    33ee:	f241 30b8 	movw	r0, #5048	; 0x13b8
    33f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33f6:	f005 ff6b 	bl	92d0 <TMR_enable_int>
			TMR_start(&gmc_timer);
    33fa:	f241 30b8 	movw	r0, #5048	; 0x13b8
    33fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3402:	f005 ff29 	bl	9258 <TMR_start>
    3406:	e037      	b.n	3478 <set_pkt_rate+0x1ec>
		}
	}
	else{
		//Here, instead of disabling the NVIC interrupts, we can stop the timer, so that the packetisation can again be restarted with another command
		if(rcv_cmd->parameters[0] == hk){
    3408:	687b      	ldr	r3, [r7, #4]
    340a:	785b      	ldrb	r3, [r3, #1]
    340c:	2b00      	cmp	r3, #0
    340e:	d106      	bne.n	341e <set_pkt_rate+0x192>
			TMR_stop(&hk_timer);
    3410:	f241 401c 	movw	r0, #5148	; 0x141c
    3414:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3418:	f005 ff3c 	bl	9294 <TMR_stop>
    341c:	e02c      	b.n	3478 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq4_IRQn);
		}
		else if(rcv_cmd->parameters[0] == comms){
    341e:	687b      	ldr	r3, [r7, #4]
    3420:	785b      	ldrb	r3, [r3, #1]
    3422:	2b01      	cmp	r3, #1
    3424:	d106      	bne.n	3434 <set_pkt_rate+0x1a8>
			TMR_stop(&comms_timer);
    3426:	f241 1094 	movw	r0, #4500	; 0x1194
    342a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    342e:	f005 ff31 	bl	9294 <TMR_stop>
    3432:	e021      	b.n	3478 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq5_IRQn);
		}
		else if(rcv_cmd->parameters[0] == thermistor){
    3434:	687b      	ldr	r3, [r7, #4]
    3436:	785b      	ldrb	r3, [r3, #1]
    3438:	2b02      	cmp	r3, #2
    343a:	d106      	bne.n	344a <set_pkt_rate+0x1be>
			TMR_stop(&temp_timer);
    343c:	f241 30c0 	movw	r0, #5056	; 0x13c0
    3440:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3444:	f005 ff26 	bl	9294 <TMR_stop>
    3448:	e016      	b.n	3478 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq6_IRQn);
		}
		else if(rcv_cmd->parameters[0] == sd){
    344a:	687b      	ldr	r3, [r7, #4]
    344c:	785b      	ldrb	r3, [r3, #1]
    344e:	2b05      	cmp	r3, #5
    3450:	d106      	bne.n	3460 <set_pkt_rate+0x1d4>
			TMR_stop(&sd_timer);
    3452:	f241 30d0 	movw	r0, #5072	; 0x13d0
    3456:	f2c2 0000 	movt	r0, #8192	; 0x2000
    345a:	f005 ff1b 	bl	9294 <TMR_stop>
    345e:	e00b      	b.n	3478 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq7_IRQn);
		}
		else if(rcv_cmd->parameters[0] == gmc){
    3460:	687b      	ldr	r3, [r7, #4]
    3462:	785b      	ldrb	r3, [r3, #1]
    3464:	2b03      	cmp	r3, #3
    3466:	d107      	bne.n	3478 <set_pkt_rate+0x1ec>
			TMR_stop(&gmc_timer);
    3468:	f241 30b8 	movw	r0, #5048	; 0x13b8
    346c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3470:	f005 ff10 	bl	9294 <TMR_stop>
    3474:	e000      	b.n	3478 <set_pkt_rate+0x1ec>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    3476:	bf00      	nop
			TMR_stop(&gmc_timer);
//			NVIC_DisableIRQ(FabricIrq8_IRQn);
		}
	}

}
    3478:	f107 0710 	add.w	r7, r7, #16
    347c:	46bd      	mov	sp, r7
    347e:	bd80      	pop	{r7, pc}

00003480 <delay>:

void delay ( volatile unsigned int n)
{
    3480:	b480      	push	{r7}
    3482:	b083      	sub	sp, #12
    3484:	af00      	add	r7, sp, #0
    3486:	6078      	str	r0, [r7, #4]
	while(n!=0)
    3488:	e003      	b.n	3492 <delay+0x12>
	{
		n--;
    348a:	687b      	ldr	r3, [r7, #4]
    348c:	f103 33ff 	add.w	r3, r3, #4294967295
    3490:	607b      	str	r3, [r7, #4]

}

void delay ( volatile unsigned int n)
{
	while(n!=0)
    3492:	687b      	ldr	r3, [r7, #4]
    3494:	2b00      	cmp	r3, #0
    3496:	d1f8      	bne.n	348a <delay+0xa>
	{
		n--;
	}
}
    3498:	f107 070c 	add.w	r7, r7, #12
    349c:	46bd      	mov	sp, r7
    349e:	bc80      	pop	{r7}
    34a0:	4770      	bx	lr
    34a2:	bf00      	nop

000034a4 <exe_iap>:

void exe_iap(rx_cmd_t* rcv_cmd){
    34a4:	b580      	push	{r7, lr}
    34a6:	b084      	sub	sp, #16
    34a8:	af00      	add	r7, sp, #0
    34aa:	6078      	str	r0, [r7, #4]


	uint8_t prog_status, auth_status;

	if(rcv_cmd->parameters[0] == 0x07 || rcv_cmd->parameters[0] == 0x14 || rcv_cmd->parameters[0] == 0x21){
    34ac:	687b      	ldr	r3, [r7, #4]
    34ae:	785b      	ldrb	r3, [r3, #1]
    34b0:	2b07      	cmp	r3, #7
    34b2:	d007      	beq.n	34c4 <exe_iap+0x20>
    34b4:	687b      	ldr	r3, [r7, #4]
    34b6:	785b      	ldrb	r3, [r3, #1]
    34b8:	2b14      	cmp	r3, #20
    34ba:	d003      	beq.n	34c4 <exe_iap+0x20>
    34bc:	687b      	ldr	r3, [r7, #4]
    34be:	785b      	ldrb	r3, [r3, #1]
    34c0:	2b21      	cmp	r3, #33	; 0x21
    34c2:	d122      	bne.n	350a <exe_iap+0x66>
		NVM_write(REPRO_CODE_WORD_ADDR, &(rcv_cmd->parameters[0]), 1, NVM_DO_NOT_LOCK_PAGE);
    34c4:	f240 0308 	movw	r3, #8
    34c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34cc:	681a      	ldr	r2, [r3, #0]
    34ce:	687b      	ldr	r3, [r7, #4]
    34d0:	f103 0301 	add.w	r3, r3, #1
    34d4:	4610      	mov	r0, r2
    34d6:	4619      	mov	r1, r3
    34d8:	f04f 0201 	mov.w	r2, #1
    34dc:	f04f 0300 	mov.w	r3, #0
    34e0:	f004 fdea 	bl	80b8 <NVM_write>
		latest_codeword = rcv_cmd->parameters[0];
    34e4:	687b      	ldr	r3, [r7, #4]
    34e6:	785a      	ldrb	r2, [r3, #1]
    34e8:	f240 3354 	movw	r3, #852	; 0x354
    34ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34f0:	701a      	strb	r2, [r3, #0]
		REPRO_CODE_WORD_ADDR += 0x01;
    34f2:	f240 0308 	movw	r3, #8
    34f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34fa:	681b      	ldr	r3, [r3, #0]
    34fc:	f103 0201 	add.w	r2, r3, #1
    3500:	f240 0308 	movw	r3, #8
    3504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3508:	601a      	str	r2, [r3, #0]
	}


	if(code_word[0] == 0x07 && code_word[1] == 0x14 && code_word[2] == 0x21){
    350a:	f240 030c 	movw	r3, #12
    350e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3512:	681b      	ldr	r3, [r3, #0]
    3514:	781b      	ldrb	r3, [r3, #0]
    3516:	2b07      	cmp	r3, #7
    3518:	d156      	bne.n	35c8 <exe_iap+0x124>
    351a:	f240 030c 	movw	r3, #12
    351e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3522:	681b      	ldr	r3, [r3, #0]
    3524:	f103 0301 	add.w	r3, r3, #1
    3528:	781b      	ldrb	r3, [r3, #0]
    352a:	2b14      	cmp	r3, #20
    352c:	d14c      	bne.n	35c8 <exe_iap+0x124>
    352e:	f240 030c 	movw	r3, #12
    3532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3536:	681b      	ldr	r3, [r3, #0]
    3538:	f103 0302 	add.w	r3, r3, #2
    353c:	781b      	ldrb	r3, [r3, #0]
    353e:	2b21      	cmp	r3, #33	; 0x21
    3540:	d142      	bne.n	35c8 <exe_iap+0x124>
		MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    3542:	f241 5084 	movw	r0, #5508	; 0x1584
    3546:	f2c2 0000 	movt	r0, #8192	; 0x2000
    354a:	f04f 0100 	mov.w	r1, #0
    354e:	f004 f931 	bl	77b4 <MSS_SPI_set_slave_select>

		g_mss_spi0.hw_reg->CONTROL |= (0x04000000);
    3552:	f241 5384 	movw	r3, #5508	; 0x1584
    3556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    355a:	681a      	ldr	r2, [r3, #0]
    355c:	f241 5384 	movw	r3, #5508	; 0x1584
    3560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3564:	681b      	ldr	r3, [r3, #0]
    3566:	681b      	ldr	r3, [r3, #0]
    3568:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    356c:	6013      	str	r3, [r2, #0]
		delay(80000);
    356e:	f643 0080 	movw	r0, #14464	; 0x3880
    3572:	f2c0 0001 	movt	r0, #1
    3576:	f7ff ff83 	bl	3480 <delay>

		auth_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_AUTHENTICATE, 0x001000);
    357a:	f04f 0000 	mov.w	r0, #0
    357e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3582:	f003 fd35 	bl	6ff0 <MSS_SYS_initiate_iap>
    3586:	4603      	mov	r3, r0
    3588:	73fb      	strb	r3, [r7, #15]

		delay(80000);
    358a:	f643 0080 	movw	r0, #14464	; 0x3880
    358e:	f2c0 0001 	movt	r0, #1
    3592:	f7ff ff75 	bl	3480 <delay>

		if(auth_status){
    3596:	7bfb      	ldrb	r3, [r7, #15]
    3598:	2b00      	cmp	r3, #0
    359a:	d00d      	beq.n	35b8 <exe_iap+0x114>
			ERR_LOG = ERR_LOG | 0x01;
    359c:	f240 3361 	movw	r3, #865	; 0x361
    35a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35a4:	781b      	ldrb	r3, [r3, #0]
    35a6:	f043 0301 	orr.w	r3, r3, #1
    35aa:	b2da      	uxtb	r2, r3
    35ac:	f240 3361 	movw	r3, #865	; 0x361
    35b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35b4:	701a      	strb	r2, [r3, #0]
    35b6:	e007      	b.n	35c8 <exe_iap+0x124>
		}
		else{
			prog_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_PROGRAM, 0x001000);
    35b8:	f04f 0001 	mov.w	r0, #1
    35bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    35c0:	f003 fd16 	bl	6ff0 <MSS_SYS_initiate_iap>
    35c4:	4603      	mov	r3, r0
    35c6:	73bb      	strb	r3, [r7, #14]
		}
	}

}
    35c8:	f107 0710 	add.w	r7, r7, #16
    35cc:	46bd      	mov	sp, r7
    35ce:	bd80      	pop	{r7, pc}

000035d0 <read_adf_reg>:

void read_adf_reg(rx_cmd_t* rcv_cmd){
    35d0:	b580      	push	{r7, lr}
    35d2:	b084      	sub	sp, #16
    35d4:	af00      	add	r7, sp, #0
    35d6:	6078      	str	r0, [r7, #4]

	uint8_t data_read[6];
	uint8_t j;

	cmd_adf_read_addr = (rcv_cmd->parameters[1] << 24) | (rcv_cmd->parameters[2] << 16) | (rcv_cmd->parameters[3] << 8) | rcv_cmd->parameters[4];
    35d8:	687b      	ldr	r3, [r7, #4]
    35da:	789b      	ldrb	r3, [r3, #2]
    35dc:	ea4f 6203 	mov.w	r2, r3, lsl #24
    35e0:	687b      	ldr	r3, [r7, #4]
    35e2:	78db      	ldrb	r3, [r3, #3]
    35e4:	ea4f 4303 	mov.w	r3, r3, lsl #16
    35e8:	ea42 0203 	orr.w	r2, r2, r3
    35ec:	687b      	ldr	r3, [r7, #4]
    35ee:	791b      	ldrb	r3, [r3, #4]
    35f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    35f4:	ea42 0203 	orr.w	r2, r2, r3
    35f8:	687b      	ldr	r3, [r7, #4]
    35fa:	795b      	ldrb	r3, [r3, #5]
    35fc:	ea42 0303 	orr.w	r3, r2, r3
    3600:	461a      	mov	r2, r3
    3602:	f240 335c 	movw	r3, #860	; 0x35c
    3606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    360a:	601a      	str	r2, [r3, #0]
	cmd_adf_read_No_double_words = rcv_cmd->parameters[0];
    360c:	687b      	ldr	r3, [r7, #4]
    360e:	785a      	ldrb	r2, [r3, #1]
    3610:	f240 3360 	movw	r3, #864	; 0x360
    3614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3618:	701a      	strb	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    361a:	f240 335c 	movw	r3, #860	; 0x35c
    361e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3622:	681a      	ldr	r2, [r3, #0]
    3624:	f107 0308 	add.w	r3, r7, #8
    3628:	f04f 0078 	mov.w	r0, #120	; 0x78
    362c:	4611      	mov	r1, r2
    362e:	461a      	mov	r2, r3
    3630:	f04f 0306 	mov.w	r3, #6
    3634:	f002 f844 	bl	56c0 <adf_read_from_memory>

	cmd_adf_data[0] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    3638:	7abb      	ldrb	r3, [r7, #10]
    363a:	ea4f 6203 	mov.w	r2, r3, lsl #24
    363e:	7afb      	ldrb	r3, [r7, #11]
    3640:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3644:	ea42 0203 	orr.w	r2, r2, r3
    3648:	7b3b      	ldrb	r3, [r7, #12]
    364a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    364e:	ea42 0203 	orr.w	r2, r2, r3
    3652:	7b7b      	ldrb	r3, [r7, #13]
    3654:	ea42 0303 	orr.w	r3, r2, r3
    3658:	461a      	mov	r2, r3
    365a:	f241 1354 	movw	r3, #4436	; 0x1154
    365e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3662:	601a      	str	r2, [r3, #0]

	cmd_adf_read_addr += 4;
    3664:	f240 335c 	movw	r3, #860	; 0x35c
    3668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    366c:	681b      	ldr	r3, [r3, #0]
    366e:	f103 0204 	add.w	r2, r3, #4
    3672:	f240 335c 	movw	r3, #860	; 0x35c
    3676:	f2c2 0300 	movt	r3, #8192	; 0x2000
    367a:	601a      	str	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    367c:	f240 335c 	movw	r3, #860	; 0x35c
    3680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3684:	681a      	ldr	r2, [r3, #0]
    3686:	f107 0308 	add.w	r3, r7, #8
    368a:	f04f 0078 	mov.w	r0, #120	; 0x78
    368e:	4611      	mov	r1, r2
    3690:	461a      	mov	r2, r3
    3692:	f04f 0306 	mov.w	r3, #6
    3696:	f002 f813 	bl	56c0 <adf_read_from_memory>

	cmd_adf_data[1] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    369a:	7abb      	ldrb	r3, [r7, #10]
    369c:	ea4f 6203 	mov.w	r2, r3, lsl #24
    36a0:	7afb      	ldrb	r3, [r7, #11]
    36a2:	ea4f 4303 	mov.w	r3, r3, lsl #16
    36a6:	ea42 0203 	orr.w	r2, r2, r3
    36aa:	7b3b      	ldrb	r3, [r7, #12]
    36ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    36b0:	ea42 0203 	orr.w	r2, r2, r3
    36b4:	7b7b      	ldrb	r3, [r7, #13]
    36b6:	ea42 0303 	orr.w	r3, r2, r3
    36ba:	461a      	mov	r2, r3
    36bc:	f241 1354 	movw	r3, #4436	; 0x1154
    36c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36c4:	605a      	str	r2, [r3, #4]


}
    36c6:	f107 0710 	add.w	r7, r7, #16
    36ca:	46bd      	mov	sp, r7
    36cc:	bd80      	pop	{r7, pc}
    36ce:	bf00      	nop

000036d0 <exe_rtm>:

void exe_rtm(rx_cmd_t* rcv_cmd){
    36d0:	b480      	push	{r7}
    36d2:	b085      	sub	sp, #20
    36d4:	af00      	add	r7, sp, #0
    36d6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
    36d8:	f04f 0300 	mov.w	r3, #0
    36dc:	73fb      	strb	r3, [r7, #15]

	for(;i<16;i++){
    36de:	e00d      	b.n	36fc <exe_rtm+0x2c>
		RTM[i] = rcv_cmd->parameters[i];
    36e0:	7bfa      	ldrb	r2, [r7, #15]
    36e2:	7bf9      	ldrb	r1, [r7, #15]
    36e4:	687b      	ldr	r3, [r7, #4]
    36e6:	440b      	add	r3, r1
    36e8:	7859      	ldrb	r1, [r3, #1]
    36ea:	f241 03b4 	movw	r3, #4276	; 0x10b4
    36ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36f2:	5499      	strb	r1, [r3, r2]
}

void exe_rtm(rx_cmd_t* rcv_cmd){
	uint8_t i = 0;

	for(;i<16;i++){
    36f4:	7bfb      	ldrb	r3, [r7, #15]
    36f6:	f103 0301 	add.w	r3, r3, #1
    36fa:	73fb      	strb	r3, [r7, #15]
    36fc:	7bfb      	ldrb	r3, [r7, #15]
    36fe:	2b0f      	cmp	r3, #15
    3700:	d9ee      	bls.n	36e0 <exe_rtm+0x10>
		RTM[i] = rcv_cmd->parameters[i];
	}

}
    3702:	f107 0714 	add.w	r7, r7, #20
    3706:	46bd      	mov	sp, r7
    3708:	bc80      	pop	{r7}
    370a:	4770      	bx	lr

0000370c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    370c:	b480      	push	{r7}
    370e:	b083      	sub	sp, #12
    3710:	af00      	add	r7, sp, #0
    3712:	4603      	mov	r3, r0
    3714:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3716:	f24e 1300 	movw	r3, #57600	; 0xe100
    371a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    371e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    3722:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3726:	79f9      	ldrb	r1, [r7, #7]
    3728:	f001 011f 	and.w	r1, r1, #31
    372c:	f04f 0001 	mov.w	r0, #1
    3730:	fa00 f101 	lsl.w	r1, r0, r1
    3734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3738:	f107 070c 	add.w	r7, r7, #12
    373c:	46bd      	mov	sp, r7
    373e:	bc80      	pop	{r7}
    3740:	4770      	bx	lr
    3742:	bf00      	nop

00003744 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    3744:	b480      	push	{r7}
    3746:	b083      	sub	sp, #12
    3748:	af00      	add	r7, sp, #0
    374a:	4603      	mov	r3, r0
    374c:	6039      	str	r1, [r7, #0]
    374e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    3750:	f997 3007 	ldrsb.w	r3, [r7, #7]
    3754:	2b00      	cmp	r3, #0
    3756:	da10      	bge.n	377a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    3758:	f64e 5300 	movw	r3, #60672	; 0xed00
    375c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3760:	79fa      	ldrb	r2, [r7, #7]
    3762:	f002 020f 	and.w	r2, r2, #15
    3766:	f1a2 0104 	sub.w	r1, r2, #4
    376a:	683a      	ldr	r2, [r7, #0]
    376c:	b2d2      	uxtb	r2, r2
    376e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3772:	b2d2      	uxtb	r2, r2
    3774:	440b      	add	r3, r1
    3776:	761a      	strb	r2, [r3, #24]
    3778:	e00d      	b.n	3796 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    377a:	f24e 1300 	movw	r3, #57600	; 0xe100
    377e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3782:	f997 1007 	ldrsb.w	r1, [r7, #7]
    3786:	683a      	ldr	r2, [r7, #0]
    3788:	b2d2      	uxtb	r2, r2
    378a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    378e:	b2d2      	uxtb	r2, r2
    3790:	440b      	add	r3, r1
    3792:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    3796:	f107 070c 	add.w	r7, r7, #12
    379a:	46bd      	mov	sp, r7
    379c:	bc80      	pop	{r7}
    379e:	4770      	bx	lr

000037a0 <GPIO1_IRQHandler>:
extern uint8_t cmd_rs485_succ_count;
extern uint8_t cmd_rs485_fail_count;
extern uint8_t store_in_sd_card;
extern timer_instance_t sd_timer;

void GPIO1_IRQHandler( void ){
    37a0:	b580      	push	{r7, lr}
    37a2:	b084      	sub	sp, #16
    37a4:	af00      	add	r7, sp, #0
    uint16_t a, i = 0;
    37a6:	f04f 0300 	mov.w	r3, #0
    37aa:	817b      	strh	r3, [r7, #10]
    a  = 1;
    37ac:	f04f 0301 	mov.w	r3, #1
    37b0:	813b      	strh	r3, [r7, #8]
    uint16_t buf[1];
    uint16_t r_addr, w_addr;
    buf[0] = 0xFF;
    37b2:	f04f 03ff 	mov.w	r3, #255	; 0xff
    37b6:	80bb      	strh	r3, [r7, #4]
//
		r_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    37b8:	f245 000c 	movw	r0, #20492	; 0x500c
    37bc:	f2c5 0000 	movt	r0, #20480	; 0x5000
    37c0:	f002 face 	bl	5d60 <HW_get_16bit_reg>
    37c4:	4603      	mov	r3, r0
    37c6:	81bb      	strh	r3, [r7, #12]
		w_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    37c8:	f245 0010 	movw	r0, #20496	; 0x5010
    37cc:	f2c5 0000 	movt	r0, #20480	; 0x5000
    37d0:	f002 fac6 	bl	5d60 <HW_get_16bit_reg>
    37d4:	4603      	mov	r3, r0
    37d6:	81fb      	strh	r3, [r7, #14]

		//Start storing the packets in sd card

		store_in_sd_card = 1;
    37d8:	f240 3355 	movw	r3, #853	; 0x355
    37dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37e0:	f04f 0201 	mov.w	r2, #1
    37e4:	701a      	strb	r2, [r3, #0]


		MSS_GPIO_clear_irq(MSS_GPIO_1);
    37e6:	f04f 0001 	mov.w	r0, #1
    37ea:	f005 fcad 	bl	9148 <MSS_GPIO_clear_irq>
		return ;


    //Start storing in SD_CARD
    //Clear the interrupt after reading a 256 block packet
}
    37ee:	f107 0710 	add.w	r7, r7, #16
    37f2:	46bd      	mov	sp, r7
    37f4:	bd80      	pop	{r7, pc}
    37f6:	bf00      	nop

000037f8 <GPIO3_IRQHandler>:

void GPIO3_IRQHandler(void){
    37f8:	b590      	push	{r4, r7, lr}
    37fa:	b08b      	sub	sp, #44	; 0x2c
    37fc:	af00      	add	r7, sp, #0

//	uint8_t cmd[32];
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
    37fe:	f04f 0300 	mov.w	r3, #0
    3802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t cmd[32];
	for(;i<32;i++){
    3806:	e015      	b.n	3834 <GPIO3_IRQHandler+0x3c>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
    3808:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
    380c:	f24b 000c 	movw	r0, #45068	; 0xb00c
    3810:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3814:	f002 fabc 	bl	5d90 <HW_get_8bit_reg>
    3818:	4603      	mov	r3, r0
    381a:	461a      	mov	r2, r3
    381c:	f107 0128 	add.w	r1, r7, #40	; 0x28
    3820:	eb01 0304 	add.w	r3, r1, r4
    3824:	f803 2c24 	strb.w	r2, [r3, #-36]
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
	uint8_t cmd[32];
	for(;i<32;i++){
    3828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    382c:	f103 0301 	add.w	r3, r3, #1
    3830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    3834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    3838:	2b1f      	cmp	r3, #31
    383a:	d9e5      	bls.n	3808 <GPIO3_IRQHandler+0x10>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	for(;i<32;i++){
    383c:	e015      	b.n	386a <GPIO3_IRQHandler+0x72>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
    383e:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
    3842:	f24b 000c 	movw	r0, #45068	; 0xb00c
    3846:	f2c5 0000 	movt	r0, #20480	; 0x5000
    384a:	f002 faa1 	bl	5d90 <HW_get_8bit_reg>
    384e:	4603      	mov	r3, r0
    3850:	461a      	mov	r2, r3
    3852:	f107 0128 	add.w	r1, r7, #40	; 0x28
    3856:	eb01 0304 	add.w	r3, r1, r4
    385a:	f803 2c24 	strb.w	r2, [r3, #-36]
	uint8_t cmd[32];
	for(;i<32;i++){
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	for(;i<32;i++){
    385e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    3862:	f103 0301 	add.w	r3, r3, #1
    3866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    386a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    386e:	2b1f      	cmp	r3, #31
    3870:	d9e5      	bls.n	383e <GPIO3_IRQHandler+0x46>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	get_cmd(cmd, 0);
    3872:	f107 0304 	add.w	r3, r7, #4
    3876:	4618      	mov	r0, r3
    3878:	f04f 0100 	mov.w	r1, #0
    387c:	f7ff f8b2 	bl	29e4 <get_cmd>
//	else{
//		cmd_rs485_fail_count++;
//	}


	MSS_GPIO_clear_irq( MSS_GPIO_3);
    3880:	f04f 0003 	mov.w	r0, #3
    3884:	f005 fc60 	bl	9148 <MSS_GPIO_clear_irq>

}
    3888:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    388c:	46bd      	mov	sp, r7
    388e:	bd90      	pop	{r4, r7, pc}

00003890 <get_time_vector>:

void get_time_vector(uint8_t* time_vect){
    3890:	b590      	push	{r4, r7, lr}
    3892:	b085      	sub	sp, #20
    3894:	af00      	add	r7, sp, #0
    3896:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
    3898:	f04f 0300 	mov.w	r3, #0
    389c:	73fb      	strb	r3, [r7, #15]

	for(;i<32;i++){
    389e:	e00f      	b.n	38c0 <get_time_vector+0x30>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    38a0:	7bfa      	ldrb	r2, [r7, #15]
    38a2:	687b      	ldr	r3, [r7, #4]
    38a4:	eb02 0403 	add.w	r4, r2, r3
    38a8:	f24c 000c 	movw	r0, #49164	; 0xc00c
    38ac:	f2c5 0000 	movt	r0, #20480	; 0x5000
    38b0:	f002 fa6e 	bl	5d90 <HW_get_8bit_reg>
    38b4:	4603      	mov	r3, r0
    38b6:	7023      	strb	r3, [r4, #0]

void get_time_vector(uint8_t* time_vect){

	uint8_t i = 0;

	for(;i<32;i++){
    38b8:	7bfb      	ldrb	r3, [r7, #15]
    38ba:	f103 0301 	add.w	r3, r3, #1
    38be:	73fb      	strb	r3, [r7, #15]
    38c0:	7bfb      	ldrb	r3, [r7, #15]
    38c2:	2b1f      	cmp	r3, #31
    38c4:	d9ec      	bls.n	38a0 <get_time_vector+0x10>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
    38c6:	f04f 0300 	mov.w	r3, #0
    38ca:	73fb      	strb	r3, [r7, #15]
	 for(;i<32;i++){
    38cc:	e00f      	b.n	38ee <get_time_vector+0x5e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    38ce:	7bfa      	ldrb	r2, [r7, #15]
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	eb02 0403 	add.w	r4, r2, r3
    38d6:	f24c 000c 	movw	r0, #49164	; 0xc00c
    38da:	f2c5 0000 	movt	r0, #20480	; 0x5000
    38de:	f002 fa57 	bl	5d90 <HW_get_8bit_reg>
    38e2:	4603      	mov	r3, r0
    38e4:	7023      	strb	r3, [r4, #0]

	for(;i<32;i++){
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
	 for(;i<32;i++){
    38e6:	7bfb      	ldrb	r3, [r7, #15]
    38e8:	f103 0301 	add.w	r3, r3, #1
    38ec:	73fb      	strb	r3, [r7, #15]
    38ee:	7bfb      	ldrb	r3, [r7, #15]
    38f0:	2b1f      	cmp	r3, #31
    38f2:	d9ec      	bls.n	38ce <get_time_vector+0x3e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
}
    38f4:	f107 0714 	add.w	r7, r7, #20
    38f8:	46bd      	mov	sp, r7
    38fa:	bd90      	pop	{r4, r7, pc}

000038fc <init_RS485_Controller>:


uint8_t init_RS485_Controller(){
    38fc:	b580      	push	{r7, lr}
    38fe:	b084      	sub	sp, #16
    3900:	af00      	add	r7, sp, #0

    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_POSITIVE);		//SRAM Full INTR
    3902:	f04f 0001 	mov.w	r0, #1
    3906:	f04f 0142 	mov.w	r1, #66	; 0x42
    390a:	f005 fb97 	bl	903c <MSS_GPIO_config>
    MSS_GPIO_enable_irq(MSS_GPIO_1);
    390e:	f04f 0001 	mov.w	r0, #1
    3912:	f005 fbe9 	bl	90e8 <MSS_GPIO_enable_irq>
    NVIC_EnableIRQ(GPIO1_IRQn);
    3916:	f04f 0033 	mov.w	r0, #51	; 0x33
    391a:	f7ff fef7 	bl	370c <NVIC_EnableIRQ>
    NVIC_SetPriority(GPIO1_IRQn, 255);
    391e:	f04f 0033 	mov.w	r0, #51	; 0x33
    3922:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3926:	f7ff ff0d 	bl	3744 <NVIC_SetPriority>

    MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);		//RS485_cmd_INTR
    392a:	f04f 0003 	mov.w	r0, #3
    392e:	f04f 0162 	mov.w	r1, #98	; 0x62
    3932:	f005 fb83 	bl	903c <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_3);
    3936:	f04f 0003 	mov.w	r0, #3
    393a:	f005 fbd5 	bl	90e8 <MSS_GPIO_enable_irq>
	NVIC_EnableIRQ(GPIO3_IRQn);
    393e:	f04f 0035 	mov.w	r0, #53	; 0x35
    3942:	f7ff fee3 	bl	370c <NVIC_EnableIRQ>
	NVIC_SetPriority(GPIO3_IRQn, 253);
    3946:	f04f 0035 	mov.w	r0, #53	; 0x35
    394a:	f04f 01fd 	mov.w	r1, #253	; 0xfd
    394e:	f7ff fef9 	bl	3744 <NVIC_SetPriority>
    uint16_t buf[1];
    uint16_t waddr, i, raddr;
    buf[0] = 0;
    3952:	f04f 0300 	mov.w	r3, #0
    3956:	80bb      	strh	r3, [r7, #4]
    i = 0;
    3958:	f04f 0300 	mov.w	r3, #0
    395c:	817b      	strh	r3, [r7, #10]
    uint8_t cont;
    uint8_t status;

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_SLAVE_ADDR, (uint_fast8_t) SLAVE_ADDR);
    395e:	f245 0014 	movw	r0, #20500	; 0x5014
    3962:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3966:	f04f 010a 	mov.w	r1, #10
    396a:	f002 fa0f 	bl	5d8c <HW_set_8bit_reg>

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_CLKS_PER_BIT, (uint_fast8_t) CLKS_PER_BIT);
    396e:	f245 0018 	movw	r0, #20504	; 0x5018
    3972:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3976:	f04f 0119 	mov.w	r1, #25
    397a:	f002 fa07 	bl	5d8c <HW_set_8bit_reg>

    HAL_set_8bit_reg(APB_READ_CMD_0, WRITE_PAY_ID, (uint_fast8_t) PAY_ID);
    397e:	f24b 0010 	movw	r0, #45072	; 0xb010
    3982:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3986:	f04f 0107 	mov.w	r1, #7
    398a:	f002 f9ff 	bl	5d8c <HW_set_8bit_reg>

    cont = HAL_get_8bit_reg(RS_485_Controller_0, READ_CONST);
    398e:	f245 0008 	movw	r0, #20488	; 0x5008
    3992:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3996:	f002 f9fb 	bl	5d90 <HW_get_8bit_reg>
    399a:	4603      	mov	r3, r0
    399c:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    399e:	7bbb      	ldrb	r3, [r7, #14]
    39a0:	2bab      	cmp	r3, #171	; 0xab
    39a2:	d007      	beq.n	39b4 <init_RS485_Controller+0xb8>
    	status |= 0x01;
    39a4:	7bfb      	ldrb	r3, [r7, #15]
    39a6:	f043 0301 	orr.w	r3, r3, #1
    39aa:	73fb      	strb	r3, [r7, #15]
    	status  = status << 1;
    39ac:	7bfb      	ldrb	r3, [r7, #15]
    39ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39b2:	73fb      	strb	r3, [r7, #15]
    }
    status  = status << 1;
    39b4:	7bfb      	ldrb	r3, [r7, #15]
    39b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39ba:	73fb      	strb	r3, [r7, #15]
    cont = HAL_get_8bit_reg(APB_READ_CMD_0, READ_CONST);
    39bc:	f24b 0008 	movw	r0, #45064	; 0xb008
    39c0:	f2c5 0000 	movt	r0, #20480	; 0x5000
    39c4:	f002 f9e4 	bl	5d90 <HW_get_8bit_reg>
    39c8:	4603      	mov	r3, r0
    39ca:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    39cc:	7bbb      	ldrb	r3, [r7, #14]
    39ce:	2bab      	cmp	r3, #171	; 0xab
    39d0:	d007      	beq.n	39e2 <init_RS485_Controller+0xe6>
		status |= 0x01;
    39d2:	7bfb      	ldrb	r3, [r7, #15]
    39d4:	f043 0301 	orr.w	r3, r3, #1
    39d8:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    39da:	7bfb      	ldrb	r3, [r7, #15]
    39dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39e0:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    39e2:	7bfb      	ldrb	r3, [r7, #15]
    39e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39e8:	73fb      	strb	r3, [r7, #15]
    cont = HAL_get_8bit_reg(APB_READ_TLM_0, READ_CONST);
    39ea:	f24c 0008 	movw	r0, #49160	; 0xc008
    39ee:	f2c5 0000 	movt	r0, #20480	; 0x5000
    39f2:	f002 f9cd 	bl	5d90 <HW_get_8bit_reg>
    39f6:	4603      	mov	r3, r0
    39f8:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    39fa:	7bbb      	ldrb	r3, [r7, #14]
    39fc:	2bab      	cmp	r3, #171	; 0xab
    39fe:	d007      	beq.n	3a10 <init_RS485_Controller+0x114>
		status |= 0x01;
    3a00:	7bfb      	ldrb	r3, [r7, #15]
    3a02:	f043 0301 	orr.w	r3, r3, #1
    3a06:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3a08:	7bfb      	ldrb	r3, [r7, #15]
    3a0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a0e:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3a10:	7bfb      	ldrb	r3, [r7, #15]
    3a12:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a16:	73fb      	strb	r3, [r7, #15]

	raddr = HAL_get_16bit_reg(RS_485_CONTROLLER_0, READ_RADDR);
    3a18:	f245 000c 	movw	r0, #20492	; 0x500c
    3a1c:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3a20:	f002 f99e 	bl	5d60 <HW_get_16bit_reg>
    3a24:	4603      	mov	r3, r0
    3a26:	81bb      	strh	r3, [r7, #12]

	if(raddr != 0){
    3a28:	89bb      	ldrh	r3, [r7, #12]
    3a2a:	2b00      	cmp	r3, #0
    3a2c:	d007      	beq.n	3a3e <init_RS485_Controller+0x142>
		status |= 0x01;
    3a2e:	7bfb      	ldrb	r3, [r7, #15]
    3a30:	f043 0301 	orr.w	r3, r3, #1
    3a34:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3a36:	7bfb      	ldrb	r3, [r7, #15]
    3a38:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a3c:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3a3e:	7bfb      	ldrb	r3, [r7, #15]
    3a40:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a44:	73fb      	strb	r3, [r7, #15]

	waddr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    3a46:	f245 0010 	movw	r0, #20496	; 0x5010
    3a4a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3a4e:	f002 f987 	bl	5d60 <HW_get_16bit_reg>
    3a52:	4603      	mov	r3, r0
    3a54:	813b      	strh	r3, [r7, #8]
	if(waddr != 2){
    3a56:	893b      	ldrh	r3, [r7, #8]
    3a58:	2b02      	cmp	r3, #2
    3a5a:	d007      	beq.n	3a6c <init_RS485_Controller+0x170>
		status |= 0x01;
    3a5c:	7bfb      	ldrb	r3, [r7, #15]
    3a5e:	f043 0301 	orr.w	r3, r3, #1
    3a62:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3a64:	7bfb      	ldrb	r3, [r7, #15]
    3a66:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a6a:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3a6c:	7bfb      	ldrb	r3, [r7, #15]
    3a6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a72:	73fb      	strb	r3, [r7, #15]


    buf[0] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_RADDR);
    3a74:	f24b 000c 	movw	r0, #45068	; 0xb00c
    3a78:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3a7c:	f002 f988 	bl	5d90 <HW_get_8bit_reg>
    3a80:	4603      	mov	r3, r0
    3a82:	80bb      	strh	r3, [r7, #4]
	buf[0] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    3a84:	f24c 000c 	movw	r0, #49164	; 0xc00c
    3a88:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3a8c:	f002 f980 	bl	5d90 <HW_get_8bit_reg>
    3a90:	4603      	mov	r3, r0
    3a92:	80bb      	strh	r3, [r7, #4]
//    for(;i<1025;i++){
//
//        HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) buf[0]);
//    }

    return status;
    3a94:	7bfb      	ldrb	r3, [r7, #15]
}
    3a96:	4618      	mov	r0, r3
    3a98:	f107 0710 	add.w	r7, r7, #16
    3a9c:	46bd      	mov	sp, r7
    3a9e:	bd80      	pop	{r7, pc}

00003aa0 <vc_write>:
uint8_t config_reg;
i2c_status_t status;
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
    3aa0:	b580      	push	{r7, lr}
    3aa2:	b086      	sub	sp, #24
    3aa4:	af02      	add	r7, sp, #8
    3aa6:	60b9      	str	r1, [r7, #8]
    3aa8:	4613      	mov	r3, r2
    3aaa:	4602      	mov	r2, r0
    3aac:	73fa      	strb	r2, [r7, #15]
    3aae:	71fb      	strb	r3, [r7, #7]
     count = 0;
    3ab0:	f241 4374 	movw	r3, #5236	; 0x1474
    3ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ab8:	f04f 0200 	mov.w	r2, #0
    3abc:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    3abe:	e032      	b.n	3b26 <vc_write+0x86>
        I2C_write(VC_SENSOR_I2C,addr,tx,tx_size,I2C_RELEASE_BUS);
    3ac0:	79fb      	ldrb	r3, [r7, #7]
    3ac2:	7bfa      	ldrb	r2, [r7, #15]
    3ac4:	f04f 0100 	mov.w	r1, #0
    3ac8:	9100      	str	r1, [sp, #0]
    3aca:	f240 4034 	movw	r0, #1076	; 0x434
    3ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ad2:	4611      	mov	r1, r2
    3ad4:	68ba      	ldr	r2, [r7, #8]
    3ad6:	f006 f837 	bl	9b48 <I2C_write>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    3ada:	f240 4034 	movw	r0, #1076	; 0x434
    3ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ae2:	f04f 0100 	mov.w	r1, #0
    3ae6:	f006 f9ab 	bl	9e40 <I2C_wait_complete>
    3aea:	4603      	mov	r3, r0
    3aec:	461a      	mov	r2, r3
    3aee:	f241 1378 	movw	r3, #4472	; 0x1178
    3af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3af6:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    3af8:	f241 1378 	movw	r3, #4472	; 0x1178
    3afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b00:	781b      	ldrb	r3, [r3, #0]
    3b02:	2b00      	cmp	r3, #0
    3b04:	d102      	bne.n	3b0c <vc_write+0x6c>
            return 0;
    3b06:	f04f 0300 	mov.w	r3, #0
    3b0a:	e018      	b.n	3b3e <vc_write+0x9e>
        }
        count++;
    3b0c:	f241 4374 	movw	r3, #5236	; 0x1474
    3b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b14:	781b      	ldrb	r3, [r3, #0]
    3b16:	f103 0301 	add.w	r3, r3, #1
    3b1a:	b2da      	uxtb	r2, r3
    3b1c:	f241 4374 	movw	r3, #5236	; 0x1474
    3b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b24:	701a      	strb	r2, [r3, #0]
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
     count = 0;
    while(count < 10) {
    3b26:	f241 4374 	movw	r3, #5236	; 0x1474
    3b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b2e:	781b      	ldrb	r3, [r3, #0]
    3b30:	2b09      	cmp	r3, #9
    3b32:	d9c5      	bls.n	3ac0 <vc_write+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    3b34:	f241 4374 	movw	r3, #5236	; 0x1474
    3b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b3c:	781b      	ldrb	r3, [r3, #0]

}
    3b3e:	4618      	mov	r0, r3
    3b40:	f107 0710 	add.w	r7, r7, #16
    3b44:	46bd      	mov	sp, r7
    3b46:	bd80      	pop	{r7, pc}

00003b48 <vc_read>:

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    3b48:	b580      	push	{r7, lr}
    3b4a:	b086      	sub	sp, #24
    3b4c:	af02      	add	r7, sp, #8
    3b4e:	60b9      	str	r1, [r7, #8]
    3b50:	4613      	mov	r3, r2
    3b52:	4602      	mov	r2, r0
    3b54:	73fa      	strb	r2, [r7, #15]
    3b56:	71fb      	strb	r3, [r7, #7]
    count = 0;
    3b58:	f241 4374 	movw	r3, #5236	; 0x1474
    3b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b60:	f04f 0200 	mov.w	r2, #0
    3b64:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    3b66:	e032      	b.n	3bce <vc_read+0x86>
        I2C_read(VC_SENSOR_I2C,addr,rx,rx_size,I2C_RELEASE_BUS);
    3b68:	79fb      	ldrb	r3, [r7, #7]
    3b6a:	7bfa      	ldrb	r2, [r7, #15]
    3b6c:	f04f 0100 	mov.w	r1, #0
    3b70:	9100      	str	r1, [sp, #0]
    3b72:	f240 4034 	movw	r0, #1076	; 0x434
    3b76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b7a:	4611      	mov	r1, r2
    3b7c:	68ba      	ldr	r2, [r7, #8]
    3b7e:	f006 f855 	bl	9c2c <I2C_read>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    3b82:	f240 4034 	movw	r0, #1076	; 0x434
    3b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b8a:	f04f 0100 	mov.w	r1, #0
    3b8e:	f006 f957 	bl	9e40 <I2C_wait_complete>
    3b92:	4603      	mov	r3, r0
    3b94:	461a      	mov	r2, r3
    3b96:	f241 1378 	movw	r3, #4472	; 0x1178
    3b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b9e:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    3ba0:	f241 1378 	movw	r3, #4472	; 0x1178
    3ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ba8:	781b      	ldrb	r3, [r3, #0]
    3baa:	2b00      	cmp	r3, #0
    3bac:	d102      	bne.n	3bb4 <vc_read+0x6c>
            return 0;
    3bae:	f04f 0300 	mov.w	r3, #0
    3bb2:	e018      	b.n	3be6 <vc_read+0x9e>
        }
        count++;
    3bb4:	f241 4374 	movw	r3, #5236	; 0x1474
    3bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bbc:	781b      	ldrb	r3, [r3, #0]
    3bbe:	f103 0301 	add.w	r3, r3, #1
    3bc2:	b2da      	uxtb	r2, r3
    3bc4:	f241 4374 	movw	r3, #5236	; 0x1474
    3bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bcc:	701a      	strb	r2, [r3, #0]

}

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    count = 0;
    while(count < 10) {
    3bce:	f241 4374 	movw	r3, #5236	; 0x1474
    3bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bd6:	781b      	ldrb	r3, [r3, #0]
    3bd8:	2b09      	cmp	r3, #9
    3bda:	d9c5      	bls.n	3b68 <vc_read+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    3bdc:	f241 4374 	movw	r3, #5236	; 0x1474
    3be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3be4:	781b      	ldrb	r3, [r3, #0]

}
    3be6:	4618      	mov	r0, r3
    3be8:	f107 0710 	add.w	r7, r7, #16
    3bec:	46bd      	mov	sp, r7
    3bee:	bd80      	pop	{r7, pc}

00003bf0 <vc_read_reg>:

uint8_t vc_read_reg(uint8_t vc_addr, uint8_t reg_addr,uint8_t *rx) {
    3bf0:	b580      	push	{r7, lr}
    3bf2:	b082      	sub	sp, #8
    3bf4:	af00      	add	r7, sp, #0
    3bf6:	460b      	mov	r3, r1
    3bf8:	603a      	str	r2, [r7, #0]
    3bfa:	4602      	mov	r2, r0
    3bfc:	71fa      	strb	r2, [r7, #7]
    3bfe:	71bb      	strb	r3, [r7, #6]
    if((vc_write(vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
    3c00:	79fa      	ldrb	r2, [r7, #7]
    3c02:	f107 0306 	add.w	r3, r7, #6
    3c06:	4610      	mov	r0, r2
    3c08:	4619      	mov	r1, r3
    3c0a:	f04f 0201 	mov.w	r2, #1
    3c0e:	f7ff ff47 	bl	3aa0 <vc_write>
    3c12:	4603      	mov	r3, r0
    3c14:	2b09      	cmp	r3, #9
    3c16:	d902      	bls.n	3c1e <vc_read_reg+0x2e>
        return 1;
    3c18:	f04f 0301 	mov.w	r3, #1
    3c1c:	e00e      	b.n	3c3c <vc_read_reg+0x4c>
    }
    if((vc_read(vc_addr,(uint8_t*)rx,2)) >= 10) {
    3c1e:	79fb      	ldrb	r3, [r7, #7]
    3c20:	4618      	mov	r0, r3
    3c22:	6839      	ldr	r1, [r7, #0]
    3c24:	f04f 0202 	mov.w	r2, #2
    3c28:	f7ff ff8e 	bl	3b48 <vc_read>
    3c2c:	4603      	mov	r3, r0
    3c2e:	2b09      	cmp	r3, #9
    3c30:	d902      	bls.n	3c38 <vc_read_reg+0x48>
        return 1;
    3c32:	f04f 0301 	mov.w	r3, #1
    3c36:	e001      	b.n	3c3c <vc_read_reg+0x4c>
    }

    return 0;
    3c38:	f04f 0300 	mov.w	r3, #0
}
    3c3c:	4618      	mov	r0, r3
    3c3e:	f107 0708 	add.w	r7, r7, #8
    3c42:	46bd      	mov	sp, r7
    3c44:	bd80      	pop	{r7, pc}
    3c46:	bf00      	nop

00003c48 <vc_init>:
    }

    return 0;
}

uint8_t vc_init(uint8_t addr) {
    3c48:	b580      	push	{r7, lr}
    3c4a:	b082      	sub	sp, #8
    3c4c:	af00      	add	r7, sp, #0
    3c4e:	4603      	mov	r3, r0
    3c50:	71fb      	strb	r3, [r7, #7]

    init_command = VC_INIT_CMD;
    3c52:	f241 436c 	movw	r3, #5228	; 0x146c
    3c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c5a:	f247 0207 	movw	r2, #28679	; 0x7007
    3c5e:	801a      	strh	r2, [r3, #0]
    config_reg = VC_CONFIG_REG;
    3c60:	f241 4375 	movw	r3, #5237	; 0x1475
    3c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c68:	f04f 0200 	mov.w	r2, #0
    3c6c:	701a      	strb	r2, [r3, #0]
    if(vc_write(addr,&config_reg,sizeof(config_reg)) >= 10) {
    3c6e:	79fb      	ldrb	r3, [r7, #7]
    3c70:	4618      	mov	r0, r3
    3c72:	f241 4175 	movw	r1, #5237	; 0x1475
    3c76:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3c7a:	f04f 0201 	mov.w	r2, #1
    3c7e:	f7ff ff0f 	bl	3aa0 <vc_write>
    3c82:	4603      	mov	r3, r0
    3c84:	2b09      	cmp	r3, #9
    3c86:	d902      	bls.n	3c8e <vc_init+0x46>
        return 1;
    3c88:	f04f 0301 	mov.w	r3, #1
    3c8c:	e012      	b.n	3cb4 <vc_init+0x6c>
    }
    if(vc_write(addr,(uint8_t*)(&init_command),sizeof(init_command)) >= 10) {
    3c8e:	f241 436c 	movw	r3, #5228	; 0x146c
    3c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c96:	79fa      	ldrb	r2, [r7, #7]
    3c98:	4610      	mov	r0, r2
    3c9a:	4619      	mov	r1, r3
    3c9c:	f04f 0202 	mov.w	r2, #2
    3ca0:	f7ff fefe 	bl	3aa0 <vc_write>
    3ca4:	4603      	mov	r3, r0
    3ca6:	2b09      	cmp	r3, #9
    3ca8:	d902      	bls.n	3cb0 <vc_init+0x68>
        return 1;
    3caa:	f04f 0301 	mov.w	r3, #1
    3cae:	e001      	b.n	3cb4 <vc_init+0x6c>
    }

    return 0;
    3cb0:	f04f 0300 	mov.w	r3, #0
}
    3cb4:	4618      	mov	r0, r3
    3cb6:	f107 0708 	add.w	r7, r7, #8
    3cba:	46bd      	mov	sp, r7
    3cbc:	bd80      	pop	{r7, pc}
    3cbe:	bf00      	nop

00003cc0 <read_bus_voltage>:

uint16_t read_bus_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
    3cc0:	b580      	push	{r7, lr}
    3cc2:	b082      	sub	sp, #8
    3cc4:	af00      	add	r7, sp, #0
    3cc6:	460b      	mov	r3, r1
    3cc8:	603a      	str	r2, [r7, #0]
    3cca:	4602      	mov	r2, r0
    3ccc:	71fa      	strb	r2, [r7, #7]
    3cce:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
    3cd0:	f241 4370 	movw	r3, #5232	; 0x1470
    3cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cd8:	f04f 0200 	mov.w	r2, #0
    3cdc:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    3cde:	f241 4370 	movw	r3, #5232	; 0x1470
    3ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ce6:	f04f 0200 	mov.w	r2, #0
    3cea:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    3cec:	f241 4372 	movw	r3, #5234	; 0x1472
    3cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cf4:	f04f 0200 	mov.w	r2, #0
    3cf8:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_BUSV_CHx(chx),read) == 0) {
    3cfa:	79bb      	ldrb	r3, [r7, #6]
    3cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3d00:	b2db      	uxtb	r3, r3
    3d02:	79fa      	ldrb	r2, [r7, #7]
    3d04:	4610      	mov	r0, r2
    3d06:	4619      	mov	r1, r3
    3d08:	f241 4270 	movw	r2, #5232	; 0x1470
    3d0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3d10:	f7ff ff6e 	bl	3bf0 <vc_read_reg>
    3d14:	4603      	mov	r3, r0
    3d16:	2b00      	cmp	r3, #0
    3d18:	d11a      	bne.n	3d50 <read_bus_voltage+0x90>
        bvol = read[0]<<8 | read[1];
    3d1a:	f241 4370 	movw	r3, #5232	; 0x1470
    3d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d22:	781b      	ldrb	r3, [r3, #0]
    3d24:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3d28:	b29a      	uxth	r2, r3
    3d2a:	f241 4370 	movw	r3, #5232	; 0x1470
    3d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d32:	785b      	ldrb	r3, [r3, #1]
    3d34:	ea42 0303 	orr.w	r3, r2, r3
    3d38:	b29b      	uxth	r3, r3
    3d3a:	b29a      	uxth	r2, r3
    3d3c:	f241 4372 	movw	r3, #5234	; 0x1472
    3d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d44:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    3d46:	683b      	ldr	r3, [r7, #0]
    3d48:	f04f 0200 	mov.w	r2, #0
    3d4c:	701a      	strb	r2, [r3, #0]
    3d4e:	e00a      	b.n	3d66 <read_bus_voltage+0xa6>

    } else {
        *flag = 1;
    3d50:	683b      	ldr	r3, [r7, #0]
    3d52:	f04f 0201 	mov.w	r2, #1
    3d56:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    3d58:	f241 4372 	movw	r3, #5234	; 0x1472
    3d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d60:	f04f 0200 	mov.w	r2, #0
    3d64:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    3d66:	f241 4372 	movw	r3, #5234	; 0x1472
    3d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d6e:	881b      	ldrh	r3, [r3, #0]
}
    3d70:	4618      	mov	r0, r3
    3d72:	f107 0708 	add.w	r7, r7, #8
    3d76:	46bd      	mov	sp, r7
    3d78:	bd80      	pop	{r7, pc}
    3d7a:	bf00      	nop

00003d7c <read_shunt_voltage>:

uint16_t read_shunt_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
    3d7c:	b580      	push	{r7, lr}
    3d7e:	b082      	sub	sp, #8
    3d80:	af00      	add	r7, sp, #0
    3d82:	460b      	mov	r3, r1
    3d84:	603a      	str	r2, [r7, #0]
    3d86:	4602      	mov	r2, r0
    3d88:	71fa      	strb	r2, [r7, #7]
    3d8a:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
    3d8c:	f241 4370 	movw	r3, #5232	; 0x1470
    3d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d94:	f04f 0200 	mov.w	r2, #0
    3d98:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    3d9a:	f241 4370 	movw	r3, #5232	; 0x1470
    3d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3da2:	f04f 0200 	mov.w	r2, #0
    3da6:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    3da8:	f241 4372 	movw	r3, #5234	; 0x1472
    3dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3db0:	f04f 0200 	mov.w	r2, #0
    3db4:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_SHUNTV_CHx(chx),read) == 0) {
    3db6:	79bb      	ldrb	r3, [r7, #6]
    3db8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3dbc:	b2db      	uxtb	r3, r3
    3dbe:	f103 33ff 	add.w	r3, r3, #4294967295
    3dc2:	b2db      	uxtb	r3, r3
    3dc4:	79fa      	ldrb	r2, [r7, #7]
    3dc6:	4610      	mov	r0, r2
    3dc8:	4619      	mov	r1, r3
    3dca:	f241 4270 	movw	r2, #5232	; 0x1470
    3dce:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3dd2:	f7ff ff0d 	bl	3bf0 <vc_read_reg>
    3dd6:	4603      	mov	r3, r0
    3dd8:	2b00      	cmp	r3, #0
    3dda:	d11a      	bne.n	3e12 <read_shunt_voltage+0x96>
        bvol = read[0]<<8 | read[1];
    3ddc:	f241 4370 	movw	r3, #5232	; 0x1470
    3de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3de4:	781b      	ldrb	r3, [r3, #0]
    3de6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3dea:	b29a      	uxth	r2, r3
    3dec:	f241 4370 	movw	r3, #5232	; 0x1470
    3df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3df4:	785b      	ldrb	r3, [r3, #1]
    3df6:	ea42 0303 	orr.w	r3, r2, r3
    3dfa:	b29b      	uxth	r3, r3
    3dfc:	b29a      	uxth	r2, r3
    3dfe:	f241 4372 	movw	r3, #5234	; 0x1472
    3e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e06:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    3e08:	683b      	ldr	r3, [r7, #0]
    3e0a:	f04f 0200 	mov.w	r2, #0
    3e0e:	701a      	strb	r2, [r3, #0]
    3e10:	e00a      	b.n	3e28 <read_shunt_voltage+0xac>
    } else {
        *flag = 1;
    3e12:	683b      	ldr	r3, [r7, #0]
    3e14:	f04f 0201 	mov.w	r2, #1
    3e18:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    3e1a:	f241 4372 	movw	r3, #5234	; 0x1472
    3e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e22:	f04f 0200 	mov.w	r2, #0
    3e26:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    3e28:	f241 4372 	movw	r3, #5234	; 0x1472
    3e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e30:	881b      	ldrh	r3, [r3, #0]
}
    3e32:	4618      	mov	r0, r3
    3e34:	f107 0708 	add.w	r7, r7, #8
    3e38:	46bd      	mov	sp, r7
    3e3a:	bd80      	pop	{r7, pc}

00003e3c <ADC_Init>:
 *      Author: S-SPACE
 */

#include "ADC.h"

uint8_t ADC_Init(i2c_instance_t *i2c_chx,uint8_t address){
    3e3c:	b580      	push	{r7, lr}
    3e3e:	b088      	sub	sp, #32
    3e40:	af02      	add	r7, sp, #8
    3e42:	6078      	str	r0, [r7, #4]
    3e44:	460b      	mov	r3, r1
    3e46:	70fb      	strb	r3, [r7, #3]
    i2c_status_t status;
    uint8_t channel = 0;
    3e48:	f04f 0300 	mov.w	r3, #0
    3e4c:	75bb      	strb	r3, [r7, #22]
    uint8_t return_value = 0;
    3e4e:	f04f 0300 	mov.w	r3, #0
    3e52:	75fb      	strb	r3, [r7, #23]
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    3e54:	f64b 2258 	movw	r2, #47704	; 0xba58
    3e58:	f2c0 0200 	movt	r2, #0
    3e5c:	f107 0310 	add.w	r3, r7, #16
    3e60:	6812      	ldr	r2, [r2, #0]
    3e62:	4611      	mov	r1, r2
    3e64:	8019      	strh	r1, [r3, #0]
    3e66:	f103 0302 	add.w	r3, r3, #2
    3e6a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    3e6e:	701a      	strb	r2, [r3, #0]
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    3e70:	f04f 0304 	mov.w	r3, #4
    3e74:	733b      	strb	r3, [r7, #12]
    3e76:	f04f 0300 	mov.w	r3, #0
    3e7a:	737b      	strb	r3, [r7, #13]
    3e7c:	f04f 0300 	mov.w	r3, #0
    3e80:	73bb      	strb	r3, [r7, #14]
    for(;channel <= 3;channel++) {
    3e82:	e049      	b.n	3f18 <ADC_Init+0xdc>
        DATA_HIGH[0] = DATA_HIGH_REG(channel);
    3e84:	7dbb      	ldrb	r3, [r7, #22]
    3e86:	461a      	mov	r2, r3
    3e88:	ea4f 0242 	mov.w	r2, r2, lsl #1
    3e8c:	4413      	add	r3, r2
    3e8e:	b2db      	uxtb	r3, r3
    3e90:	f103 0305 	add.w	r3, r3, #5
    3e94:	b2db      	uxtb	r3, r3
    3e96:	743b      	strb	r3, [r7, #16]
        DATA_LOW[0] = DATA_LOW_REG(channel);
    3e98:	7dbb      	ldrb	r3, [r7, #22]
    3e9a:	461a      	mov	r2, r3
    3e9c:	ea4f 0242 	mov.w	r2, r2, lsl #1
    3ea0:	4413      	add	r3, r2
    3ea2:	b2db      	uxtb	r3, r3
    3ea4:	f103 0304 	add.w	r3, r3, #4
    3ea8:	b2db      	uxtb	r3, r3
    3eaa:	733b      	strb	r3, [r7, #12]
        I2C_write(i2c_chx,address,DATA_HIGH,3,I2C_RELEASE_BUS);
    3eac:	78fa      	ldrb	r2, [r7, #3]
    3eae:	f107 0310 	add.w	r3, r7, #16
    3eb2:	f04f 0100 	mov.w	r1, #0
    3eb6:	9100      	str	r1, [sp, #0]
    3eb8:	6878      	ldr	r0, [r7, #4]
    3eba:	4611      	mov	r1, r2
    3ebc:	461a      	mov	r2, r3
    3ebe:	f04f 0303 	mov.w	r3, #3
    3ec2:	f005 fe41 	bl	9b48 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    3ec6:	6878      	ldr	r0, [r7, #4]
    3ec8:	f04f 0100 	mov.w	r1, #0
    3ecc:	f005 ffb8 	bl	9e40 <I2C_wait_complete>
    3ed0:	4603      	mov	r3, r0
    3ed2:	757b      	strb	r3, [r7, #21]
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
    3ed4:	78fa      	ldrb	r2, [r7, #3]
    3ed6:	f107 030c 	add.w	r3, r7, #12
    3eda:	f04f 0100 	mov.w	r1, #0
    3ede:	9100      	str	r1, [sp, #0]
    3ee0:	6878      	ldr	r0, [r7, #4]
    3ee2:	4611      	mov	r1, r2
    3ee4:	461a      	mov	r2, r3
    3ee6:	f04f 0303 	mov.w	r3, #3
    3eea:	f005 fe2d 	bl	9b48 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    3eee:	6878      	ldr	r0, [r7, #4]
    3ef0:	f04f 0100 	mov.w	r1, #0
    3ef4:	f005 ffa4 	bl	9e40 <I2C_wait_complete>
    3ef8:	4603      	mov	r3, r0
    3efa:	757b      	strb	r3, [r7, #21]
        return_value |= (status << channel);
    3efc:	7d7a      	ldrb	r2, [r7, #21]
    3efe:	7dbb      	ldrb	r3, [r7, #22]
    3f00:	fa02 f303 	lsl.w	r3, r2, r3
    3f04:	b2da      	uxtb	r2, r3
    3f06:	7dfb      	ldrb	r3, [r7, #23]
    3f08:	ea42 0303 	orr.w	r3, r2, r3
    3f0c:	b2db      	uxtb	r3, r3
    3f0e:	75fb      	strb	r3, [r7, #23]
    uint8_t channel = 0;
    uint8_t return_value = 0;
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    for(;channel <= 3;channel++) {
    3f10:	7dbb      	ldrb	r3, [r7, #22]
    3f12:	f103 0301 	add.w	r3, r3, #1
    3f16:	75bb      	strb	r3, [r7, #22]
    3f18:	7dbb      	ldrb	r3, [r7, #22]
    3f1a:	2b03      	cmp	r3, #3
    3f1c:	d9b2      	bls.n	3e84 <ADC_Init+0x48>
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
        return_value |= (status << channel);
    }

    return return_value;
    3f1e:	7dfb      	ldrb	r3, [r7, #23]
}
    3f20:	4618      	mov	r0, r3
    3f22:	f107 0718 	add.w	r7, r7, #24
    3f26:	46bd      	mov	sp, r7
    3f28:	bd80      	pop	{r7, pc}
    3f2a:	bf00      	nop

00003f2c <get_ADC_value>:

uint16_t get_ADC_value(i2c_instance_t *i2c_chx,uint8_t address,uint8_t chx,uint8_t *flag) {
    3f2c:	b580      	push	{r7, lr}
    3f2e:	b08c      	sub	sp, #48	; 0x30
    3f30:	af04      	add	r7, sp, #16
    3f32:	60f8      	str	r0, [r7, #12]
    3f34:	607b      	str	r3, [r7, #4]
    3f36:	460b      	mov	r3, r1
    3f38:	72fb      	strb	r3, [r7, #11]
    3f3a:	4613      	mov	r3, r2
    3f3c:	72bb      	strb	r3, [r7, #10]
    uint8_t adc_read_value[2];
    uint8_t ch_read[] = {chx};
    3f3e:	7abb      	ldrb	r3, [r7, #10]
    3f40:	753b      	strb	r3, [r7, #20]
    ch_read[0] |= 0x8;
    3f42:	7d3b      	ldrb	r3, [r7, #20]
    3f44:	f043 0308 	orr.w	r3, r3, #8
    3f48:	b2db      	uxtb	r3, r3
    3f4a:	753b      	strb	r3, [r7, #20]
    ch_read[0] = ch_read[0] << 4;
    3f4c:	7d3b      	ldrb	r3, [r7, #20]
    3f4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3f52:	b2db      	uxtb	r3, r3
    3f54:	753b      	strb	r3, [r7, #20]
    uint8_t status;
    uint16_t voltage;
    I2C_write_read(i2c_chx,address,ch_read,1,adc_read_value,2,I2C_RELEASE_BUS);
    3f56:	7afa      	ldrb	r2, [r7, #11]
    3f58:	f107 0314 	add.w	r3, r7, #20
    3f5c:	f107 0118 	add.w	r1, r7, #24
    3f60:	9100      	str	r1, [sp, #0]
    3f62:	f04f 0102 	mov.w	r1, #2
    3f66:	9101      	str	r1, [sp, #4]
    3f68:	f04f 0100 	mov.w	r1, #0
    3f6c:	9102      	str	r1, [sp, #8]
    3f6e:	68f8      	ldr	r0, [r7, #12]
    3f70:	4611      	mov	r1, r2
    3f72:	461a      	mov	r2, r3
    3f74:	f04f 0301 	mov.w	r3, #1
    3f78:	f005 feca 	bl	9d10 <I2C_write_read>
    status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    3f7c:	68f8      	ldr	r0, [r7, #12]
    3f7e:	f04f 0100 	mov.w	r1, #0
    3f82:	f005 ff5d 	bl	9e40 <I2C_wait_complete>
    3f86:	4603      	mov	r3, r0
    3f88:	777b      	strb	r3, [r7, #29]
    if(status != 0) {
    3f8a:	7f7b      	ldrb	r3, [r7, #29]
    3f8c:	2b00      	cmp	r3, #0
    3f8e:	d004      	beq.n	3f9a <get_ADC_value+0x6e>
        *flag = 1;
    3f90:	687b      	ldr	r3, [r7, #4]
    3f92:	f04f 0201 	mov.w	r2, #1
    3f96:	701a      	strb	r2, [r3, #0]
    3f98:	e012      	b.n	3fc0 <get_ADC_value+0x94>
    } else {
        voltage = (adc_read_value[0] << 8 ) | adc_read_value[1];
    3f9a:	7e3b      	ldrb	r3, [r7, #24]
    3f9c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3fa0:	b29a      	uxth	r2, r3
    3fa2:	7e7b      	ldrb	r3, [r7, #25]
    3fa4:	ea42 0303 	orr.w	r3, r2, r3
    3fa8:	b29b      	uxth	r3, r3
    3faa:	83fb      	strh	r3, [r7, #30]
        voltage &= 0x0FFF;
    3fac:	8bfb      	ldrh	r3, [r7, #30]
    3fae:	ea4f 5303 	mov.w	r3, r3, lsl #20
    3fb2:	ea4f 5313 	mov.w	r3, r3, lsr #20
    3fb6:	83fb      	strh	r3, [r7, #30]
        *flag = 0;
    3fb8:	687b      	ldr	r3, [r7, #4]
    3fba:	f04f 0200 	mov.w	r2, #0
    3fbe:	701a      	strb	r2, [r3, #0]
    }
    return voltage;
    3fc0:	8bfb      	ldrh	r3, [r7, #30]
}
    3fc2:	4618      	mov	r0, r3
    3fc4:	f107 0720 	add.w	r7, r7, #32
    3fc8:	46bd      	mov	sp, r7
    3fca:	bd80      	pop	{r7, pc}

00003fcc <get_IMU_acc>:
#include <stdio.h>

#include <core_i2c.h>
#include "IMU.h"

uint8_t get_IMU_acc(uint16_t *a_x,uint16_t *a_y,uint16_t *a_z) {
    3fcc:	b580      	push	{r7, lr}
    3fce:	b092      	sub	sp, #72	; 0x48
    3fd0:	af04      	add	r7, sp, #16
    3fd2:	60f8      	str	r0, [r7, #12]
    3fd4:	60b9      	str	r1, [r7, #8]
    3fd6:	607a      	str	r2, [r7, #4]
    uint8_t write_CTRL_REG6_XL[2] = {0x20,0x60};
    3fd8:	f64b 2360 	movw	r3, #47712	; 0xba60
    3fdc:	f2c0 0300 	movt	r3, #0
    3fe0:	881b      	ldrh	r3, [r3, #0]
    3fe2:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t read_ACC_out_X_L[] = {0x28};
    3fe4:	f04f 0328 	mov.w	r3, #40	; 0x28
    3fe8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    uint8_t read_ACC_out_Y_L[] = {0x2A};
    3fec:	f04f 032a 	mov.w	r3, #42	; 0x2a
    3ff0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    uint8_t read_ACC_out_Z_L[] = {0x2C};
    3ff4:	f04f 032c 	mov.w	r3, #44	; 0x2c
    3ff8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    uint8_t read_ACC_out_X_H[] = {0x29};
    3ffc:	f04f 0329 	mov.w	r3, #41	; 0x29
    4000:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t read_ACC_out_Y_H[] = {0x2B};
    4004:	f04f 032b 	mov.w	r3, #43	; 0x2b
    4008:	f887 3020 	strb.w	r3, [r7, #32]
    uint8_t read_ACC_out_Z_H[] = {0x2D};
    400c:	f04f 032d 	mov.w	r3, #45	; 0x2d
    4010:	773b      	strb	r3, [r7, #28]
    uint8_t rx_buffer[1],rx_buffer_2[1];
    uint8_t result = 0,status;
    4012:	f04f 0300 	mov.w	r3, #0
    4016:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
    401a:	f107 0334 	add.w	r3, r7, #52	; 0x34
    401e:	f107 0218 	add.w	r2, r7, #24
    4022:	9200      	str	r2, [sp, #0]
    4024:	f04f 0201 	mov.w	r2, #1
    4028:	9201      	str	r2, [sp, #4]
    402a:	f04f 0200 	mov.w	r2, #0
    402e:	9202      	str	r2, [sp, #8]
    4030:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4034:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4038:	f04f 016a 	mov.w	r1, #106	; 0x6a
    403c:	461a      	mov	r2, r3
    403e:	f04f 0302 	mov.w	r3, #2
    4042:	f005 fe65 	bl	9d10 <I2C_write_read>
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4046:	f240 50c4 	movw	r0, #1476	; 0x5c4
    404a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    404e:	f04f 0100 	mov.w	r1, #0
    4052:	f005 fef5 	bl	9e40 <I2C_wait_complete>
    4056:	4603      	mov	r3, r0
    4058:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    405c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4060:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4064:	4413      	add	r3, r2
    4066:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
    406a:	f107 0328 	add.w	r3, r7, #40	; 0x28
    406e:	f107 0218 	add.w	r2, r7, #24
    4072:	9200      	str	r2, [sp, #0]
    4074:	f04f 0201 	mov.w	r2, #1
    4078:	9201      	str	r2, [sp, #4]
    407a:	f04f 0200 	mov.w	r2, #0
    407e:	9202      	str	r2, [sp, #8]
    4080:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4084:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4088:	f04f 016a 	mov.w	r1, #106	; 0x6a
    408c:	461a      	mov	r2, r3
    408e:	f04f 0301 	mov.w	r3, #1
    4092:	f005 fe3d 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4096:	f240 50c4 	movw	r0, #1476	; 0x5c4
    409a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    409e:	f04f 0100 	mov.w	r1, #0
    40a2:	f005 fecd 	bl	9e40 <I2C_wait_complete>
    40a6:	4603      	mov	r3, r0
    40a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    40ac:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    40b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    40b4:	4413      	add	r3, r2
    40b6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
    40ba:	f107 031c 	add.w	r3, r7, #28
    40be:	f107 0214 	add.w	r2, r7, #20
    40c2:	9200      	str	r2, [sp, #0]
    40c4:	f04f 0201 	mov.w	r2, #1
    40c8:	9201      	str	r2, [sp, #4]
    40ca:	f04f 0200 	mov.w	r2, #0
    40ce:	9202      	str	r2, [sp, #8]
    40d0:	f240 50c4 	movw	r0, #1476	; 0x5c4
    40d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    40d8:	f04f 016a 	mov.w	r1, #106	; 0x6a
    40dc:	461a      	mov	r2, r3
    40de:	f04f 0301 	mov.w	r3, #1
    40e2:	f005 fe15 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    40e6:	f240 50c4 	movw	r0, #1476	; 0x5c4
    40ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    40ee:	f04f 0100 	mov.w	r1, #0
    40f2:	f005 fea5 	bl	9e40 <I2C_wait_complete>
    40f6:	4603      	mov	r3, r0
    40f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    40fc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4100:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4104:	4413      	add	r3, r2
    4106:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    410a:	7d3b      	ldrb	r3, [r7, #20]
    410c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4110:	b29a      	uxth	r2, r3
    4112:	7e3b      	ldrb	r3, [r7, #24]
    4114:	ea42 0303 	orr.w	r3, r2, r3
    4118:	b29b      	uxth	r3, r3
    411a:	b29a      	uxth	r2, r3
    411c:	687b      	ldr	r3, [r7, #4]
    411e:	801a      	strh	r2, [r3, #0]
    if((*a_z) > 32768) {
    4120:	687b      	ldr	r3, [r7, #4]
    4122:	881b      	ldrh	r3, [r3, #0]
    4124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4128:	d906      	bls.n	4138 <get_IMU_acc+0x16c>
        *a_z = 65535-*a_z;
    412a:	687b      	ldr	r3, [r7, #4]
    412c:	881b      	ldrh	r3, [r3, #0]
    412e:	ea6f 0303 	mvn.w	r3, r3
    4132:	b29a      	uxth	r2, r3
    4134:	687b      	ldr	r3, [r7, #4]
    4136:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
    4138:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    413c:	f107 0218 	add.w	r2, r7, #24
    4140:	9200      	str	r2, [sp, #0]
    4142:	f04f 0201 	mov.w	r2, #1
    4146:	9201      	str	r2, [sp, #4]
    4148:	f04f 0200 	mov.w	r2, #0
    414c:	9202      	str	r2, [sp, #8]
    414e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4152:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4156:	f04f 016a 	mov.w	r1, #106	; 0x6a
    415a:	461a      	mov	r2, r3
    415c:	f04f 0301 	mov.w	r3, #1
    4160:	f005 fdd6 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4164:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4168:	f2c2 0000 	movt	r0, #8192	; 0x2000
    416c:	f04f 0100 	mov.w	r1, #0
    4170:	f005 fe66 	bl	9e40 <I2C_wait_complete>
    4174:	4603      	mov	r3, r0
    4176:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    417a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    417e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4182:	4413      	add	r3, r2
    4184:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
    4188:	f107 0320 	add.w	r3, r7, #32
    418c:	f107 0214 	add.w	r2, r7, #20
    4190:	9200      	str	r2, [sp, #0]
    4192:	f04f 0201 	mov.w	r2, #1
    4196:	9201      	str	r2, [sp, #4]
    4198:	f04f 0200 	mov.w	r2, #0
    419c:	9202      	str	r2, [sp, #8]
    419e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    41a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    41a6:	f04f 016a 	mov.w	r1, #106	; 0x6a
    41aa:	461a      	mov	r2, r3
    41ac:	f04f 0301 	mov.w	r3, #1
    41b0:	f005 fdae 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    41b4:	f240 50c4 	movw	r0, #1476	; 0x5c4
    41b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    41bc:	f04f 0100 	mov.w	r1, #0
    41c0:	f005 fe3e 	bl	9e40 <I2C_wait_complete>
    41c4:	4603      	mov	r3, r0
    41c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    41ca:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    41ce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    41d2:	4413      	add	r3, r2
    41d4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_y = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    41d8:	7d3b      	ldrb	r3, [r7, #20]
    41da:	ea4f 2303 	mov.w	r3, r3, lsl #8
    41de:	b29a      	uxth	r2, r3
    41e0:	7e3b      	ldrb	r3, [r7, #24]
    41e2:	ea42 0303 	orr.w	r3, r2, r3
    41e6:	b29b      	uxth	r3, r3
    41e8:	b29a      	uxth	r2, r3
    41ea:	68bb      	ldr	r3, [r7, #8]
    41ec:	801a      	strh	r2, [r3, #0]
    if((*a_y) > 32768) {
    41ee:	68bb      	ldr	r3, [r7, #8]
    41f0:	881b      	ldrh	r3, [r3, #0]
    41f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    41f6:	d906      	bls.n	4206 <get_IMU_acc+0x23a>
        *a_y = 65535-*a_y;
    41f8:	68bb      	ldr	r3, [r7, #8]
    41fa:	881b      	ldrh	r3, [r3, #0]
    41fc:	ea6f 0303 	mvn.w	r3, r3
    4200:	b29a      	uxth	r2, r3
    4202:	68bb      	ldr	r3, [r7, #8]
    4204:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
    4206:	f107 0330 	add.w	r3, r7, #48	; 0x30
    420a:	f107 0218 	add.w	r2, r7, #24
    420e:	9200      	str	r2, [sp, #0]
    4210:	f04f 0201 	mov.w	r2, #1
    4214:	9201      	str	r2, [sp, #4]
    4216:	f04f 0200 	mov.w	r2, #0
    421a:	9202      	str	r2, [sp, #8]
    421c:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4220:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4224:	f04f 016a 	mov.w	r1, #106	; 0x6a
    4228:	461a      	mov	r2, r3
    422a:	f04f 0301 	mov.w	r3, #1
    422e:	f005 fd6f 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4232:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4236:	f2c2 0000 	movt	r0, #8192	; 0x2000
    423a:	f04f 0100 	mov.w	r1, #0
    423e:	f005 fdff 	bl	9e40 <I2C_wait_complete>
    4242:	4603      	mov	r3, r0
    4244:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    4248:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    424c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4250:	4413      	add	r3, r2
    4252:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
    4256:	f107 0324 	add.w	r3, r7, #36	; 0x24
    425a:	f107 0214 	add.w	r2, r7, #20
    425e:	9200      	str	r2, [sp, #0]
    4260:	f04f 0201 	mov.w	r2, #1
    4264:	9201      	str	r2, [sp, #4]
    4266:	f04f 0200 	mov.w	r2, #0
    426a:	9202      	str	r2, [sp, #8]
    426c:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4270:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4274:	f04f 016a 	mov.w	r1, #106	; 0x6a
    4278:	461a      	mov	r2, r3
    427a:	f04f 0301 	mov.w	r3, #1
    427e:	f005 fd47 	bl	9d10 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4282:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4286:	f2c2 0000 	movt	r0, #8192	; 0x2000
    428a:	f04f 0100 	mov.w	r1, #0
    428e:	f005 fdd7 	bl	9e40 <I2C_wait_complete>
    4292:	4603      	mov	r3, r0
    4294:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    4298:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    429c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    42a0:	4413      	add	r3, r2
    42a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_x = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    42a6:	7d3b      	ldrb	r3, [r7, #20]
    42a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    42ac:	b29a      	uxth	r2, r3
    42ae:	7e3b      	ldrb	r3, [r7, #24]
    42b0:	ea42 0303 	orr.w	r3, r2, r3
    42b4:	b29b      	uxth	r3, r3
    42b6:	b29a      	uxth	r2, r3
    42b8:	68fb      	ldr	r3, [r7, #12]
    42ba:	801a      	strh	r2, [r3, #0]
    if((*a_x) > 32768) {
    42bc:	68fb      	ldr	r3, [r7, #12]
    42be:	881b      	ldrh	r3, [r3, #0]
    42c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    42c4:	d906      	bls.n	42d4 <get_IMU_acc+0x308>
        *a_x = 65535-*a_x;
    42c6:	68fb      	ldr	r3, [r7, #12]
    42c8:	881b      	ldrh	r3, [r3, #0]
    42ca:	ea6f 0303 	mvn.w	r3, r3
    42ce:	b29a      	uxth	r2, r3
    42d0:	68fb      	ldr	r3, [r7, #12]
    42d2:	801a      	strh	r2, [r3, #0]
    }

    return status;
    42d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37

}
    42d8:	4618      	mov	r0, r3
    42da:	f107 0738 	add.w	r7, r7, #56	; 0x38
    42de:	46bd      	mov	sp, r7
    42e0:	bd80      	pop	{r7, pc}
    42e2:	bf00      	nop

000042e4 <get_IMU_gyro>:

uint8_t get_IMU_gyro(uint16_t *roll_rate, uint16_t *pitch_rate,uint16_t *yaw_rate) {
    42e4:	b580      	push	{r7, lr}
    42e6:	b092      	sub	sp, #72	; 0x48
    42e8:	af04      	add	r7, sp, #16
    42ea:	60f8      	str	r0, [r7, #12]
    42ec:	60b9      	str	r1, [r7, #8]
    42ee:	607a      	str	r2, [r7, #4]

    uint8_t write_CTRL_REG1_G[2] = {0x10,0x6A};
    42f0:	f64b 235c 	movw	r3, #47708	; 0xba5c
    42f4:	f2c0 0300 	movt	r3, #0
    42f8:	881b      	ldrh	r3, [r3, #0]
    42fa:	863b      	strh	r3, [r7, #48]	; 0x30
        uint8_t read_ACC_out_X_L[] = {0x18};
    42fc:	f04f 0318 	mov.w	r3, #24
    4300:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        uint8_t read_ACC_out_Y_L[] = {0x1A};
    4304:	f04f 031a 	mov.w	r3, #26
    4308:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        uint8_t read_ACC_out_Z_L[] = {0x1C};
    430c:	f04f 031c 	mov.w	r3, #28
    4310:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t read_ACC_out_X_H[] = {0x19};
    4314:	f04f 0319 	mov.w	r3, #25
    4318:	f887 3020 	strb.w	r3, [r7, #32]
        uint8_t read_ACC_out_Y_H[] = {0x1B};
    431c:	f04f 031b 	mov.w	r3, #27
    4320:	773b      	strb	r3, [r7, #28]
        uint8_t read_ACC_out_Z_H[] = {0x1D};
    4322:	f04f 031d 	mov.w	r3, #29
    4326:	763b      	strb	r3, [r7, #24]
        uint8_t IMU_slave_addr = 0x6a;
    4328:	f04f 036a 	mov.w	r3, #106	; 0x6a
    432c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        uint8_t rx_buffer[1],rx_buffer_2[1];
        uint8_t result = 0,status;
    4330:	f04f 0300 	mov.w	r3, #0
    4334:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
    4338:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    433c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    4340:	f107 0114 	add.w	r1, r7, #20
    4344:	9100      	str	r1, [sp, #0]
    4346:	f04f 0101 	mov.w	r1, #1
    434a:	9101      	str	r1, [sp, #4]
    434c:	f04f 0100 	mov.w	r1, #0
    4350:	9102      	str	r1, [sp, #8]
    4352:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4356:	f2c2 0000 	movt	r0, #8192	; 0x2000
    435a:	4611      	mov	r1, r2
    435c:	461a      	mov	r2, r3
    435e:	f04f 0302 	mov.w	r3, #2
    4362:	f005 fcd5 	bl	9d10 <I2C_write_read>
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4366:	f240 50c4 	movw	r0, #1476	; 0x5c4
    436a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    436e:	f04f 0100 	mov.w	r1, #0
    4372:	f005 fd65 	bl	9e40 <I2C_wait_complete>
    4376:	4603      	mov	r3, r0
    4378:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    437c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4380:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4384:	4413      	add	r3, r2
    4386:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
    438a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    438e:	f107 0324 	add.w	r3, r7, #36	; 0x24
    4392:	f107 0114 	add.w	r1, r7, #20
    4396:	9100      	str	r1, [sp, #0]
    4398:	f04f 0101 	mov.w	r1, #1
    439c:	9101      	str	r1, [sp, #4]
    439e:	f04f 0100 	mov.w	r1, #0
    43a2:	9102      	str	r1, [sp, #8]
    43a4:	f240 50c4 	movw	r0, #1476	; 0x5c4
    43a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    43ac:	4611      	mov	r1, r2
    43ae:	461a      	mov	r2, r3
    43b0:	f04f 0301 	mov.w	r3, #1
    43b4:	f005 fcac 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    43b8:	f240 50c4 	movw	r0, #1476	; 0x5c4
    43bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    43c0:	f04f 0100 	mov.w	r1, #0
    43c4:	f005 fd3c 	bl	9e40 <I2C_wait_complete>
    43c8:	4603      	mov	r3, r0
    43ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    43ce:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    43d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    43d6:	4413      	add	r3, r2
    43d8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
    43dc:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    43e0:	f107 0318 	add.w	r3, r7, #24
    43e4:	f107 0110 	add.w	r1, r7, #16
    43e8:	9100      	str	r1, [sp, #0]
    43ea:	f04f 0101 	mov.w	r1, #1
    43ee:	9101      	str	r1, [sp, #4]
    43f0:	f04f 0100 	mov.w	r1, #0
    43f4:	9102      	str	r1, [sp, #8]
    43f6:	f240 50c4 	movw	r0, #1476	; 0x5c4
    43fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    43fe:	4611      	mov	r1, r2
    4400:	461a      	mov	r2, r3
    4402:	f04f 0301 	mov.w	r3, #1
    4406:	f005 fc83 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    440a:	f240 50c4 	movw	r0, #1476	; 0x5c4
    440e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4412:	f04f 0100 	mov.w	r1, #0
    4416:	f005 fd13 	bl	9e40 <I2C_wait_complete>
    441a:	4603      	mov	r3, r0
    441c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    4420:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4424:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4428:	4413      	add	r3, r2
    442a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    442e:	7c3b      	ldrb	r3, [r7, #16]
    4430:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4434:	b29a      	uxth	r2, r3
    4436:	7d3b      	ldrb	r3, [r7, #20]
    4438:	ea42 0303 	orr.w	r3, r2, r3
    443c:	b29b      	uxth	r3, r3
    443e:	b29a      	uxth	r2, r3
    4440:	68fb      	ldr	r3, [r7, #12]
    4442:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
    4444:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    4448:	f107 0328 	add.w	r3, r7, #40	; 0x28
    444c:	f107 0114 	add.w	r1, r7, #20
    4450:	9100      	str	r1, [sp, #0]
    4452:	f04f 0101 	mov.w	r1, #1
    4456:	9101      	str	r1, [sp, #4]
    4458:	f04f 0100 	mov.w	r1, #0
    445c:	9102      	str	r1, [sp, #8]
    445e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4462:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4466:	4611      	mov	r1, r2
    4468:	461a      	mov	r2, r3
    446a:	f04f 0301 	mov.w	r3, #1
    446e:	f005 fc4f 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    4472:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4476:	f2c2 0000 	movt	r0, #8192	; 0x2000
    447a:	f04f 0100 	mov.w	r1, #0
    447e:	f005 fcdf 	bl	9e40 <I2C_wait_complete>
    4482:	4603      	mov	r3, r0
    4484:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    4488:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    448c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4490:	4413      	add	r3, r2
    4492:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
    4496:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    449a:	f107 031c 	add.w	r3, r7, #28
    449e:	f107 0110 	add.w	r1, r7, #16
    44a2:	9100      	str	r1, [sp, #0]
    44a4:	f04f 0101 	mov.w	r1, #1
    44a8:	9101      	str	r1, [sp, #4]
    44aa:	f04f 0100 	mov.w	r1, #0
    44ae:	9102      	str	r1, [sp, #8]
    44b0:	f240 50c4 	movw	r0, #1476	; 0x5c4
    44b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    44b8:	4611      	mov	r1, r2
    44ba:	461a      	mov	r2, r3
    44bc:	f04f 0301 	mov.w	r3, #1
    44c0:	f005 fc26 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    44c4:	f240 50c4 	movw	r0, #1476	; 0x5c4
    44c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    44cc:	f04f 0100 	mov.w	r1, #0
    44d0:	f005 fcb6 	bl	9e40 <I2C_wait_complete>
    44d4:	4603      	mov	r3, r0
    44d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    44da:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    44de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    44e2:	4413      	add	r3, r2
    44e4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    44e8:	7c3b      	ldrb	r3, [r7, #16]
    44ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
    44ee:	b29a      	uxth	r2, r3
    44f0:	7d3b      	ldrb	r3, [r7, #20]
    44f2:	ea42 0303 	orr.w	r3, r2, r3
    44f6:	b29b      	uxth	r3, r3
    44f8:	b29a      	uxth	r2, r3
    44fa:	68bb      	ldr	r3, [r7, #8]
    44fc:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_L,1,rx_buffer,
    44fe:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    4502:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    4506:	f107 0114 	add.w	r1, r7, #20
    450a:	9100      	str	r1, [sp, #0]
    450c:	f04f 0101 	mov.w	r1, #1
    4510:	9101      	str	r1, [sp, #4]
    4512:	f04f 0100 	mov.w	r1, #0
    4516:	9102      	str	r1, [sp, #8]
    4518:	f240 50c4 	movw	r0, #1476	; 0x5c4
    451c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4520:	4611      	mov	r1, r2
    4522:	461a      	mov	r2, r3
    4524:	f04f 0301 	mov.w	r3, #1
    4528:	f005 fbf2 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    452c:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4530:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4534:	f04f 0100 	mov.w	r1, #0
    4538:	f005 fc82 	bl	9e40 <I2C_wait_complete>
    453c:	4603      	mov	r3, r0
    453e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    4542:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4546:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    454a:	4413      	add	r3, r2
    454c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_H,1,rx_buffer_2,
    4550:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    4554:	f107 0320 	add.w	r3, r7, #32
    4558:	f107 0110 	add.w	r1, r7, #16
    455c:	9100      	str	r1, [sp, #0]
    455e:	f04f 0101 	mov.w	r1, #1
    4562:	9101      	str	r1, [sp, #4]
    4564:	f04f 0100 	mov.w	r1, #0
    4568:	9102      	str	r1, [sp, #8]
    456a:	f240 50c4 	movw	r0, #1476	; 0x5c4
    456e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4572:	4611      	mov	r1, r2
    4574:	461a      	mov	r2, r3
    4576:	f04f 0301 	mov.w	r3, #1
    457a:	f005 fbc9 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    457e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4582:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4586:	f04f 0100 	mov.w	r1, #0
    458a:	f005 fc59 	bl	9e40 <I2C_wait_complete>
    458e:	4603      	mov	r3, r0
    4590:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    4594:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    4598:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    459c:	4413      	add	r3, r2
    459e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *yaw_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    45a2:	7c3b      	ldrb	r3, [r7, #16]
    45a4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    45a8:	b29a      	uxth	r2, r3
    45aa:	7d3b      	ldrb	r3, [r7, #20]
    45ac:	ea42 0303 	orr.w	r3, r2, r3
    45b0:	b29b      	uxth	r3, r3
    45b2:	b29a      	uxth	r2, r3
    45b4:	687b      	ldr	r3, [r7, #4]
    45b6:	801a      	strh	r2, [r3, #0]

        return status;
    45b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
    45bc:	4618      	mov	r0, r3
    45be:	f107 0738 	add.w	r7, r7, #56	; 0x38
    45c2:	46bd      	mov	sp, r7
    45c4:	bd80      	pop	{r7, pc}
    45c6:	bf00      	nop

000045c8 <get_IMU_temp>:

uint8_t get_IMU_temp(uint16_t *temp) {
    45c8:	b580      	push	{r7, lr}
    45ca:	b08a      	sub	sp, #40	; 0x28
    45cc:	af04      	add	r7, sp, #16
    45ce:	6078      	str	r0, [r7, #4]

        uint8_t read_temp_L[] = {0x15};
    45d0:	f04f 0315 	mov.w	r3, #21
    45d4:	753b      	strb	r3, [r7, #20]
        uint8_t read_temp_H[] = {0x16};
    45d6:	f04f 0316 	mov.w	r3, #22
    45da:	743b      	strb	r3, [r7, #16]
        uint8_t IMU_slave_addr = 0x6a;
    45dc:	f04f 036a 	mov.w	r3, #106	; 0x6a
    45e0:	75bb      	strb	r3, [r7, #22]
        uint8_t rx_buffer[1],rx_buffer_2[1];
        i2c_status_t status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_L,1,rx_buffer,
    45e2:	7dba      	ldrb	r2, [r7, #22]
    45e4:	f107 0314 	add.w	r3, r7, #20
    45e8:	f107 010c 	add.w	r1, r7, #12
    45ec:	9100      	str	r1, [sp, #0]
    45ee:	f04f 0101 	mov.w	r1, #1
    45f2:	9101      	str	r1, [sp, #4]
    45f4:	f04f 0100 	mov.w	r1, #0
    45f8:	9102      	str	r1, [sp, #8]
    45fa:	f240 50c4 	movw	r0, #1476	; 0x5c4
    45fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4602:	4611      	mov	r1, r2
    4604:	461a      	mov	r2, r3
    4606:	f04f 0301 	mov.w	r3, #1
    460a:	f005 fb81 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    460e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4612:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4616:	f04f 0100 	mov.w	r1, #0
    461a:	f005 fc11 	bl	9e40 <I2C_wait_complete>
    461e:	4603      	mov	r3, r0
    4620:	75fb      	strb	r3, [r7, #23]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
    4622:	7dba      	ldrb	r2, [r7, #22]
    4624:	f107 0310 	add.w	r3, r7, #16
    4628:	f107 0108 	add.w	r1, r7, #8
    462c:	9100      	str	r1, [sp, #0]
    462e:	f04f 0101 	mov.w	r1, #1
    4632:	9101      	str	r1, [sp, #4]
    4634:	f04f 0100 	mov.w	r1, #0
    4638:	9102      	str	r1, [sp, #8]
    463a:	f240 50c4 	movw	r0, #1476	; 0x5c4
    463e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4642:	4611      	mov	r1, r2
    4644:	461a      	mov	r2, r3
    4646:	f04f 0301 	mov.w	r3, #1
    464a:	f005 fb61 	bl	9d10 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    464e:	f240 50c4 	movw	r0, #1476	; 0x5c4
    4652:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4656:	f04f 0100 	mov.w	r1, #0
    465a:	f005 fbf1 	bl	9e40 <I2C_wait_complete>
    465e:	4603      	mov	r3, r0
    4660:	75fb      	strb	r3, [r7, #23]

        *temp = (rx_buffer[0]) | (rx_buffer_2[0] << 8);
    4662:	7b3b      	ldrb	r3, [r7, #12]
    4664:	461a      	mov	r2, r3
    4666:	7a3b      	ldrb	r3, [r7, #8]
    4668:	ea4f 2303 	mov.w	r3, r3, lsl #8
    466c:	b29b      	uxth	r3, r3
    466e:	ea42 0303 	orr.w	r3, r2, r3
    4672:	b29b      	uxth	r3, r3
    4674:	b29a      	uxth	r2, r3
    4676:	687b      	ldr	r3, [r7, #4]
    4678:	801a      	strh	r2, [r3, #0]

        return 0;
    467a:	f04f 0300 	mov.w	r3, #0

}
    467e:	4618      	mov	r0, r3
    4680:	f107 0718 	add.w	r7, r7, #24
    4684:	46bd      	mov	sp, r7
    4686:	bd80      	pop	{r7, pc}

00004688 <SD_Init>:
uint8_t CMD8[] = {0x48, 0x00, 0x00, 0x01, 0xAA, 0x87,0xff};
uint8_t CMD58[] = {0x7A,0x00,0x00,0x00,0x00,0xFD,0xFF};
uint8_t CMD55[] = {0x77, 0x00, 0x00, 0x00, 0x00, 0x65,0xff};	// last 0xff is use to give sd card buffer clock
uint8_t ACMD41[] = {0x69, 0x40, 0x00, 0x00, 0x00, 0xE5,0xff};
uint8_t CMD1[] = {0x41,0x00,0x00,0x00,0x00,0xF9,0xff};
uint8_t SD_Init() {
    4688:	b580      	push	{r7, lr}
    468a:	b086      	sub	sp, #24
    468c:	af02      	add	r7, sp, #8
	flag = 0;
    468e:	f241 4376 	movw	r3, #5238	; 0x1476
    4692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4696:	f04f 0200 	mov.w	r2, #0
    469a:	701a      	strb	r2, [r3, #0]
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
    469c:	f04f 000a 	mov.w	r0, #10
    46a0:	f04f 0101 	mov.w	r1, #1
    46a4:	f004 fce8 	bl	9078 <MSS_GPIO_set_output>
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    46a8:	f04f 0300 	mov.w	r3, #0
    46ac:	713b      	strb	r3, [r7, #4]
    46ae:	f04f 0300 	mov.w	r3, #0
    46b2:	717b      	strb	r3, [r7, #5]
    46b4:	f04f 0300 	mov.w	r3, #0
    46b8:	71bb      	strb	r3, [r7, #6]
    46ba:	f04f 0300 	mov.w	r3, #0
    46be:	71fb      	strb	r3, [r7, #7]
    46c0:	f04f 0300 	mov.w	r3, #0
    46c4:	723b      	strb	r3, [r7, #8]

	uint32_t i = 0;
    46c6:	f04f 0300 	mov.w	r3, #0
    46ca:	60fb      	str	r3, [r7, #12]

	for(i =0; i<10; i++){
    46cc:	f04f 0300 	mov.w	r3, #0
    46d0:	60fb      	str	r3, [r7, #12]
    46d2:	e00b      	b.n	46ec <SD_Init+0x64>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    46d4:	f241 5000 	movw	r0, #5376	; 0x1500
    46d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    46dc:	f04f 01ff 	mov.w	r1, #255	; 0xff
    46e0:	f003 f934 	bl	794c <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};

	uint32_t i = 0;

	for(i =0; i<10; i++){
    46e4:	68fb      	ldr	r3, [r7, #12]
    46e6:	f103 0301 	add.w	r3, r3, #1
    46ea:	60fb      	str	r3, [r7, #12]
    46ec:	68fb      	ldr	r3, [r7, #12]
    46ee:	2b09      	cmp	r3, #9
    46f0:	d9f0      	bls.n	46d4 <SD_Init+0x4c>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
	}

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    46f2:	f241 5000 	movw	r0, #5376	; 0x1500
    46f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    46fa:	f04f 0100 	mov.w	r1, #0
    46fe:	f003 f859 	bl	77b4 <MSS_SPI_set_slave_select>
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
    4702:	f107 0304 	add.w	r3, r7, #4
    4706:	f04f 0201 	mov.w	r2, #1
    470a:	9200      	str	r2, [sp, #0]
    470c:	f241 5000 	movw	r0, #5376	; 0x1500
    4710:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4714:	f240 0110 	movw	r1, #16
    4718:	f2c2 0100 	movt	r1, #8192	; 0x2000
    471c:	f04f 0207 	mov.w	r2, #7
    4720:	f003 f974 	bl	7a0c <MSS_SPI_transfer_block>
		i++;
    4724:	68fb      	ldr	r3, [r7, #12]
    4726:	f103 0301 	add.w	r3, r3, #1
    472a:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[0] == 1) {
    472c:	793b      	ldrb	r3, [r7, #4]
    472e:	2b01      	cmp	r3, #1
    4730:	d006      	beq.n	4740 <SD_Init+0xb8>
			break;
		}
	} while(rx_buffer[0] != 1 && i < 255);
    4732:	793b      	ldrb	r3, [r7, #4]
    4734:	2b01      	cmp	r3, #1
    4736:	d004      	beq.n	4742 <SD_Init+0xba>
    4738:	68fb      	ldr	r3, [r7, #12]
    473a:	2bfe      	cmp	r3, #254	; 0xfe
    473c:	d9e1      	bls.n	4702 <SD_Init+0x7a>
    473e:	e000      	b.n	4742 <SD_Init+0xba>
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
		i++;
		if(rx_buffer[0] == 1) {
			break;
    4740:	bf00      	nop
		}
	} while(rx_buffer[0] != 1 && i < 255);


	i = 0;
    4742:	f04f 0300 	mov.w	r3, #0
    4746:	60fb      	str	r3, [r7, #12]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4748:	f241 5000 	movw	r0, #5376	; 0x1500
    474c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4750:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4754:	f003 f8fa 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4758:	f241 5000 	movw	r0, #5376	; 0x1500
    475c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4760:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4764:	f003 f8f2 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD8, 7, rx_buffer, 5);
    4768:	f107 0304 	add.w	r3, r7, #4
    476c:	f04f 0205 	mov.w	r2, #5
    4770:	9200      	str	r2, [sp, #0]
    4772:	f241 5000 	movw	r0, #5376	; 0x1500
    4776:	f2c2 0000 	movt	r0, #8192	; 0x2000
    477a:	f240 0118 	movw	r1, #24
    477e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4782:	f04f 0207 	mov.w	r2, #7
    4786:	f003 f941 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    478a:	f241 5000 	movw	r0, #5376	; 0x1500
    478e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4792:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4796:	f003 f8d9 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    479a:	f241 5000 	movw	r0, #5376	; 0x1500
    479e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    47a2:	f04f 01ff 	mov.w	r1, #255	; 0xff
    47a6:	f003 f8d1 	bl	794c <MSS_SPI_transfer_frame>

		i++;
    47aa:	68fb      	ldr	r3, [r7, #12]
    47ac:	f103 0301 	add.w	r3, r3, #1
    47b0:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[4] == 0xaa && rx_buffer[3] == 0x01 && rx_buffer[2] == 0x00 && rx_buffer[1] == 0x00) {
    47b2:	7a3b      	ldrb	r3, [r7, #8]
    47b4:	2baa      	cmp	r3, #170	; 0xaa
    47b6:	d110      	bne.n	47da <SD_Init+0x152>
    47b8:	79fb      	ldrb	r3, [r7, #7]
    47ba:	2b01      	cmp	r3, #1
    47bc:	d10d      	bne.n	47da <SD_Init+0x152>
    47be:	79bb      	ldrb	r3, [r7, #6]
    47c0:	2b00      	cmp	r3, #0
    47c2:	d10a      	bne.n	47da <SD_Init+0x152>
    47c4:	797b      	ldrb	r3, [r7, #5]
    47c6:	2b00      	cmp	r3, #0
    47c8:	d107      	bne.n	47da <SD_Init+0x152>
			flag =  1;
    47ca:	f241 4376 	movw	r3, #5238	; 0x1476
    47ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47d2:	f04f 0201 	mov.w	r2, #1
    47d6:	701a      	strb	r2, [r3, #0]
			break;
    47d8:	e002      	b.n	47e0 <SD_Init+0x158>
		}

	} while( i < 255);
    47da:	68fb      	ldr	r3, [r7, #12]
    47dc:	2bfe      	cmp	r3, #254	; 0xfe
    47de:	d9b3      	bls.n	4748 <SD_Init+0xc0>
	if(i >= 255) {
    47e0:	68fb      	ldr	r3, [r7, #12]
    47e2:	2bfe      	cmp	r3, #254	; 0xfe
    47e4:	d90a      	bls.n	47fc <SD_Init+0x174>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    47e6:	f241 5000 	movw	r0, #5376	; 0x1500
    47ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    47ee:	f04f 0100 	mov.w	r1, #0
    47f2:	f003 f863 	bl	78bc <MSS_SPI_clear_slave_select>
		return 1;
    47f6:	f04f 0301 	mov.w	r3, #1
    47fa:	e17e      	b.n	4afa <SD_Init+0x472>
	}


	rx_buffer[0] = 0x00;
    47fc:	f04f 0300 	mov.w	r3, #0
    4800:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    4802:	f04f 0300 	mov.w	r3, #0
    4806:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    4808:	f04f 0300 	mov.w	r3, #0
    480c:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    480e:	f04f 0300 	mov.w	r3, #0
    4812:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    4814:	f04f 0300 	mov.w	r3, #0
    4818:	723b      	strb	r3, [r7, #8]
	i = 0;
    481a:	f04f 0300 	mov.w	r3, #0
    481e:	60fb      	str	r3, [r7, #12]
	flag = 0;
    4820:	f241 4376 	movw	r3, #5238	; 0x1476
    4824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4828:	f04f 0200 	mov.w	r2, #0
    482c:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    482e:	f241 5000 	movw	r0, #5376	; 0x1500
    4832:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4836:	f04f 01ff 	mov.w	r1, #255	; 0xff
    483a:	f003 f887 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    483e:	f241 5000 	movw	r0, #5376	; 0x1500
    4842:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4846:	f04f 01ff 	mov.w	r1, #255	; 0xff
    484a:	f003 f87f 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    484e:	f107 0304 	add.w	r3, r7, #4
    4852:	f04f 0205 	mov.w	r2, #5
    4856:	9200      	str	r2, [sp, #0]
    4858:	f241 5000 	movw	r0, #5376	; 0x1500
    485c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4860:	f240 0120 	movw	r1, #32
    4864:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4868:	f04f 0207 	mov.w	r2, #7
    486c:	f003 f8ce 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4870:	f241 5000 	movw	r0, #5376	; 0x1500
    4874:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4878:	f04f 01ff 	mov.w	r1, #255	; 0xff
    487c:	f003 f866 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4880:	f241 5000 	movw	r0, #5376	; 0x1500
    4884:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4888:	f04f 01ff 	mov.w	r1, #255	; 0xff
    488c:	f003 f85e 	bl	794c <MSS_SPI_transfer_frame>

		i++;
    4890:	68fb      	ldr	r3, [r7, #12]
    4892:	f103 0301 	add.w	r3, r3, #1
    4896:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    4898:	79fb      	ldrb	r3, [r7, #7]
    489a:	2b80      	cmp	r3, #128	; 0x80
    489c:	d10a      	bne.n	48b4 <SD_Init+0x22c>
    489e:	79bb      	ldrb	r3, [r7, #6]
    48a0:	2bff      	cmp	r3, #255	; 0xff
    48a2:	d107      	bne.n	48b4 <SD_Init+0x22c>
			flag = 1;
    48a4:	f241 4376 	movw	r3, #5238	; 0x1476
    48a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48ac:	f04f 0201 	mov.w	r2, #1
    48b0:	701a      	strb	r2, [r3, #0]
			break;
    48b2:	e002      	b.n	48ba <SD_Init+0x232>
		}

	} while( i < 255);
    48b4:	68fb      	ldr	r3, [r7, #12]
    48b6:	2bfe      	cmp	r3, #254	; 0xfe
    48b8:	d9b9      	bls.n	482e <SD_Init+0x1a6>
	if(i >= 255) {
    48ba:	68fb      	ldr	r3, [r7, #12]
    48bc:	2bfe      	cmp	r3, #254	; 0xfe
    48be:	d90a      	bls.n	48d6 <SD_Init+0x24e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    48c0:	f241 5000 	movw	r0, #5376	; 0x1500
    48c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    48c8:	f04f 0100 	mov.w	r1, #0
    48cc:	f002 fff6 	bl	78bc <MSS_SPI_clear_slave_select>
		return 1;
    48d0:	f04f 0301 	mov.w	r3, #1
    48d4:	e111      	b.n	4afa <SD_Init+0x472>
	}



	rx_buffer[0] = 0x00;
    48d6:	f04f 0300 	mov.w	r3, #0
    48da:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    48dc:	f04f 0300 	mov.w	r3, #0
    48e0:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    48e2:	f04f 0300 	mov.w	r3, #0
    48e6:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    48e8:	f04f 0300 	mov.w	r3, #0
    48ec:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    48ee:	f04f 0300 	mov.w	r3, #0
    48f2:	723b      	strb	r3, [r7, #8]
	i = 0;
    48f4:	f04f 0300 	mov.w	r3, #0
    48f8:	60fb      	str	r3, [r7, #12]
	flag = 0;
    48fa:	f241 4376 	movw	r3, #5238	; 0x1476
    48fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4902:	f04f 0200 	mov.w	r2, #0
    4906:	701a      	strb	r2, [r3, #0]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4908:	f241 5000 	movw	r0, #5376	; 0x1500
    490c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4910:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4914:	f003 f81a 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4918:	f241 5000 	movw	r0, #5376	; 0x1500
    491c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4920:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4924:	f003 f812 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD55, 7, rx_buffer, 1);
    4928:	f107 0304 	add.w	r3, r7, #4
    492c:	f04f 0201 	mov.w	r2, #1
    4930:	9200      	str	r2, [sp, #0]
    4932:	f241 5000 	movw	r0, #5376	; 0x1500
    4936:	f2c2 0000 	movt	r0, #8192	; 0x2000
    493a:	f240 0128 	movw	r1, #40	; 0x28
    493e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4942:	f04f 0207 	mov.w	r2, #7
    4946:	f003 f861 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    494a:	f241 5000 	movw	r0, #5376	; 0x1500
    494e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4952:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4956:	f002 fff9 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, ACMD41, 7, rx_buffer, 1);
    495a:	f107 0304 	add.w	r3, r7, #4
    495e:	f04f 0201 	mov.w	r2, #1
    4962:	9200      	str	r2, [sp, #0]
    4964:	f241 5000 	movw	r0, #5376	; 0x1500
    4968:	f2c2 0000 	movt	r0, #8192	; 0x2000
    496c:	f240 0130 	movw	r1, #48	; 0x30
    4970:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4974:	f04f 0207 	mov.w	r2, #7
    4978:	f003 f848 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    497c:	f241 5000 	movw	r0, #5376	; 0x1500
    4980:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4984:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4988:	f002 ffe0 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    498c:	f241 5000 	movw	r0, #5376	; 0x1500
    4990:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4994:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4998:	f002 ffd8 	bl	794c <MSS_SPI_transfer_frame>

		i++;
    499c:	68fb      	ldr	r3, [r7, #12]
    499e:	f103 0301 	add.w	r3, r3, #1
    49a2:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[0] == 0x00) {
    49a4:	793b      	ldrb	r3, [r7, #4]
    49a6:	2b00      	cmp	r3, #0
    49a8:	d107      	bne.n	49ba <SD_Init+0x332>
			flag = 1;
    49aa:	f241 4376 	movw	r3, #5238	; 0x1476
    49ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49b2:	f04f 0201 	mov.w	r2, #1
    49b6:	701a      	strb	r2, [r3, #0]
			break;
    49b8:	e004      	b.n	49c4 <SD_Init+0x33c>
		}


	} while( i <2550);
    49ba:	68fa      	ldr	r2, [r7, #12]
    49bc:	f640 13f5 	movw	r3, #2549	; 0x9f5
    49c0:	429a      	cmp	r2, r3
    49c2:	d9a1      	bls.n	4908 <SD_Init+0x280>
	if(flag == 0) {
    49c4:	f241 4376 	movw	r3, #5238	; 0x1476
    49c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49cc:	781b      	ldrb	r3, [r3, #0]
    49ce:	2b00      	cmp	r3, #0
    49d0:	d10a      	bne.n	49e8 <SD_Init+0x360>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    49d2:	f241 5000 	movw	r0, #5376	; 0x1500
    49d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    49da:	f04f 0100 	mov.w	r1, #0
    49de:	f002 ff6d 	bl	78bc <MSS_SPI_clear_slave_select>
		return 1;
    49e2:	f04f 0301 	mov.w	r3, #1
    49e6:	e088      	b.n	4afa <SD_Init+0x472>
	}

	rx_buffer[0] = 0x00;
    49e8:	f04f 0300 	mov.w	r3, #0
    49ec:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    49ee:	f04f 0300 	mov.w	r3, #0
    49f2:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    49f4:	f04f 0300 	mov.w	r3, #0
    49f8:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    49fa:	f04f 0300 	mov.w	r3, #0
    49fe:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    4a00:	f04f 0300 	mov.w	r3, #0
    4a04:	723b      	strb	r3, [r7, #8]
	i = 0;
    4a06:	f04f 0300 	mov.w	r3, #0
    4a0a:	60fb      	str	r3, [r7, #12]
	flag = 0;
    4a0c:	f241 4376 	movw	r3, #5238	; 0x1476
    4a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a14:	f04f 0200 	mov.w	r2, #0
    4a18:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a1a:	f241 5000 	movw	r0, #5376	; 0x1500
    4a1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a22:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a26:	f002 ff91 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a2a:	f241 5000 	movw	r0, #5376	; 0x1500
    4a2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a32:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a36:	f002 ff89 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    4a3a:	f107 0304 	add.w	r3, r7, #4
    4a3e:	f04f 0205 	mov.w	r2, #5
    4a42:	9200      	str	r2, [sp, #0]
    4a44:	f241 5000 	movw	r0, #5376	; 0x1500
    4a48:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a4c:	f240 0120 	movw	r1, #32
    4a50:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4a54:	f04f 0207 	mov.w	r2, #7
    4a58:	f002 ffd8 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a5c:	f241 5000 	movw	r0, #5376	; 0x1500
    4a60:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a64:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a68:	f002 ff70 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a6c:	f241 5000 	movw	r0, #5376	; 0x1500
    4a70:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a74:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a78:	f002 ff68 	bl	794c <MSS_SPI_transfer_frame>

		i++;
    4a7c:	68fb      	ldr	r3, [r7, #12]
    4a7e:	f103 0301 	add.w	r3, r3, #1
    4a82:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    4a84:	79fb      	ldrb	r3, [r7, #7]
    4a86:	2b80      	cmp	r3, #128	; 0x80
    4a88:	d10a      	bne.n	4aa0 <SD_Init+0x418>
    4a8a:	79bb      	ldrb	r3, [r7, #6]
    4a8c:	2bff      	cmp	r3, #255	; 0xff
    4a8e:	d107      	bne.n	4aa0 <SD_Init+0x418>
			flag = 1;
    4a90:	f241 4376 	movw	r3, #5238	; 0x1476
    4a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a98:	f04f 0201 	mov.w	r2, #1
    4a9c:	701a      	strb	r2, [r3, #0]
			break;
    4a9e:	e002      	b.n	4aa6 <SD_Init+0x41e>
		}

	} while( i < 255);
    4aa0:	68fb      	ldr	r3, [r7, #12]
    4aa2:	2bfe      	cmp	r3, #254	; 0xfe
    4aa4:	d9b9      	bls.n	4a1a <SD_Init+0x392>

	if(i >= 255) {
    4aa6:	68fb      	ldr	r3, [r7, #12]
    4aa8:	2bfe      	cmp	r3, #254	; 0xfe
    4aaa:	d90a      	bls.n	4ac2 <SD_Init+0x43a>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4aac:	f241 5000 	movw	r0, #5376	; 0x1500
    4ab0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ab4:	f04f 0100 	mov.w	r1, #0
    4ab8:	f002 ff00 	bl	78bc <MSS_SPI_clear_slave_select>
		return 1;
    4abc:	f04f 0301 	mov.w	r3, #1
    4ac0:	e01b      	b.n	4afa <SD_Init+0x472>
	}

	if(flag == 1) {
    4ac2:	f241 4376 	movw	r3, #5238	; 0x1476
    4ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4aca:	781b      	ldrb	r3, [r3, #0]
    4acc:	2b01      	cmp	r3, #1
    4ace:	d10a      	bne.n	4ae6 <SD_Init+0x45e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4ad0:	f241 5000 	movw	r0, #5376	; 0x1500
    4ad4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ad8:	f04f 0100 	mov.w	r1, #0
    4adc:	f002 feee 	bl	78bc <MSS_SPI_clear_slave_select>
		return 0;
    4ae0:	f04f 0300 	mov.w	r3, #0
    4ae4:	e009      	b.n	4afa <SD_Init+0x472>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4ae6:	f241 5000 	movw	r0, #5376	; 0x1500
    4aea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4aee:	f04f 0100 	mov.w	r1, #0
    4af2:	f002 fee3 	bl	78bc <MSS_SPI_clear_slave_select>
	return 1;
    4af6:	f04f 0301 	mov.w	r3, #1
}
    4afa:	4618      	mov	r0, r3
    4afc:	f107 0710 	add.w	r7, r7, #16
    4b00:	46bd      	mov	sp, r7
    4b02:	bd80      	pop	{r7, pc}

00004b04 <SD_Write>:

uint8_t SD_Write(uint32_t addr,uint8_t *buff) {
    4b04:	b580      	push	{r7, lr}
    4b06:	b08c      	sub	sp, #48	; 0x30
    4b08:	af02      	add	r7, sp, #8
    4b0a:	6078      	str	r0, [r7, #4]
    4b0c:	6039      	str	r1, [r7, #0]
	uint8_t CMD24[] = {0x58,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    4b0e:	687b      	ldr	r3, [r7, #4]
    4b10:	ea4f 6313 	mov.w	r3, r3, lsr #24
    4b14:	b2d8      	uxtb	r0, r3
    4b16:	687b      	ldr	r3, [r7, #4]
    4b18:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4b1c:	b2d9      	uxtb	r1, r3
    4b1e:	687b      	ldr	r3, [r7, #4]
    4b20:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4b24:	b2da      	uxtb	r2, r3
    4b26:	687b      	ldr	r3, [r7, #4]
    4b28:	b2db      	uxtb	r3, r3
    4b2a:	f04f 0c58 	mov.w	ip, #88	; 0x58
    4b2e:	f887 c018 	strb.w	ip, [r7, #24]
    4b32:	7678      	strb	r0, [r7, #25]
    4b34:	76b9      	strb	r1, [r7, #26]
    4b36:	76fa      	strb	r2, [r7, #27]
    4b38:	773b      	strb	r3, [r7, #28]
    4b3a:	f04f 33ff 	mov.w	r3, #4294967295
    4b3e:	777b      	strb	r3, [r7, #29]
    4b40:	f04f 33ff 	mov.w	r3, #4294967295
    4b44:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    4b46:	f04f 0300 	mov.w	r3, #0
    4b4a:	743b      	strb	r3, [r7, #16]
    4b4c:	f04f 0300 	mov.w	r3, #0
    4b50:	747b      	strb	r3, [r7, #17]
    4b52:	f04f 0300 	mov.w	r3, #0
    4b56:	74bb      	strb	r3, [r7, #18]
    4b58:	f04f 0300 	mov.w	r3, #0
    4b5c:	74fb      	strb	r3, [r7, #19]
    4b5e:	f04f 0300 	mov.w	r3, #0
    4b62:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    4b64:	f04f 0300 	mov.w	r3, #0
    4b68:	77fb      	strb	r3, [r7, #31]
	uint8_t start_flag = 0xFE;
    4b6a:	f06f 0301 	mvn.w	r3, #1
    4b6e:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0,j = 0;
    4b70:	f04f 0300 	mov.w	r3, #0
    4b74:	623b      	str	r3, [r7, #32]
    4b76:	f04f 0300 	mov.w	r3, #0
    4b7a:	627b      	str	r3, [r7, #36]	; 0x24

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4b7c:	f241 5000 	movw	r0, #5376	; 0x1500
    4b80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b84:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4b88:	f002 fee0 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4b8c:	f241 5000 	movw	r0, #5376	; 0x1500
    4b90:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b94:	f04f 0100 	mov.w	r1, #0
    4b98:	f002 fe0c 	bl	77b4 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4b9c:	f241 5000 	movw	r0, #5376	; 0x1500
    4ba0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ba4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4ba8:	f002 fed0 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD24, 7, rx_buffer, 1);
    4bac:	f107 0218 	add.w	r2, r7, #24
    4bb0:	f107 0310 	add.w	r3, r7, #16
    4bb4:	f04f 0101 	mov.w	r1, #1
    4bb8:	9100      	str	r1, [sp, #0]
    4bba:	f241 5000 	movw	r0, #5376	; 0x1500
    4bbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bc2:	4611      	mov	r1, r2
    4bc4:	f04f 0207 	mov.w	r2, #7
    4bc8:	f002 ff20 	bl	7a0c <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4bcc:	f241 5000 	movw	r0, #5376	; 0x1500
    4bd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bd4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4bd8:	f002 feb8 	bl	794c <MSS_SPI_transfer_frame>

		i++;
    4bdc:	6a3b      	ldr	r3, [r7, #32]
    4bde:	f103 0301 	add.w	r3, r3, #1
    4be2:	623b      	str	r3, [r7, #32]

		if(rx_buffer[0] == 0x00) {
    4be4:	7c3b      	ldrb	r3, [r7, #16]
    4be6:	2b00      	cmp	r3, #0
    4be8:	d177      	bne.n	4cda <SD_Write+0x1d6>
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
    4bea:	f107 020f 	add.w	r2, r7, #15
    4bee:	f107 0310 	add.w	r3, r7, #16
    4bf2:	f04f 0101 	mov.w	r1, #1
    4bf6:	9100      	str	r1, [sp, #0]
    4bf8:	f241 5000 	movw	r0, #5376	; 0x1500
    4bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c00:	4611      	mov	r1, r2
    4c02:	f04f 0201 	mov.w	r2, #1
    4c06:	f002 ff01 	bl	7a0c <MSS_SPI_transfer_block>
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
    4c0a:	f107 0310 	add.w	r3, r7, #16
    4c0e:	f04f 0200 	mov.w	r2, #0
    4c12:	9200      	str	r2, [sp, #0]
    4c14:	f241 5000 	movw	r0, #5376	; 0x1500
    4c18:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c1c:	6839      	ldr	r1, [r7, #0]
    4c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
    4c22:	f002 fef3 	bl	7a0c <MSS_SPI_transfer_block>
			while(j<100){
    4c26:	e017      	b.n	4c58 <SD_Write+0x154>
				rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c28:	f241 5000 	movw	r0, #5376	; 0x1500
    4c2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c30:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c34:	f002 fe8a 	bl	794c <MSS_SPI_transfer_frame>
    4c38:	4603      	mov	r3, r0
    4c3a:	b2db      	uxtb	r3, r3
    4c3c:	743b      	strb	r3, [r7, #16]
				if((rx_buffer[0]&0x1F) == 0x05) {
    4c3e:	7c3b      	ldrb	r3, [r7, #16]
    4c40:	f003 031f 	and.w	r3, r3, #31
    4c44:	2b05      	cmp	r3, #5
    4c46:	d103      	bne.n	4c50 <SD_Write+0x14c>
					flag = 1;
    4c48:	f04f 0301 	mov.w	r3, #1
    4c4c:	77fb      	strb	r3, [r7, #31]
					break;
    4c4e:	e006      	b.n	4c5e <SD_Write+0x15a>
				}
				j++;
    4c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4c52:	f103 0301 	add.w	r3, r3, #1
    4c56:	627b      	str	r3, [r7, #36]	; 0x24
		i++;

		if(rx_buffer[0] == 0x00) {
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
			while(j<100){
    4c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4c5a:	2b63      	cmp	r3, #99	; 0x63
    4c5c:	d9e4      	bls.n	4c28 <SD_Write+0x124>
					flag = 1;
					break;
				}
				j++;
			}
			if(flag == 1) {
    4c5e:	7ffb      	ldrb	r3, [r7, #31]
    4c60:	2b01      	cmp	r3, #1
    4c62:	d13f      	bne.n	4ce4 <SD_Write+0x1e0>
				flag = 0;
    4c64:	f04f 0300 	mov.w	r3, #0
    4c68:	77fb      	strb	r3, [r7, #31]
				j = 0;
    4c6a:	f04f 0300 	mov.w	r3, #0
    4c6e:	627b      	str	r3, [r7, #36]	; 0x24
				while(j<100) {
    4c70:	e02f      	b.n	4cd2 <SD_Write+0x1ce>
					rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c72:	f241 5000 	movw	r0, #5376	; 0x1500
    4c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c7e:	f002 fe65 	bl	794c <MSS_SPI_transfer_frame>
    4c82:	4603      	mov	r3, r0
    4c84:	b2db      	uxtb	r3, r3
    4c86:	743b      	strb	r3, [r7, #16]
					if(rx_buffer[0]!=0x00) {
    4c88:	7c3b      	ldrb	r3, [r7, #16]
    4c8a:	2b00      	cmp	r3, #0
    4c8c:	d01d      	beq.n	4cca <SD_Write+0x1c6>
						flag = 1;
    4c8e:	f04f 0301 	mov.w	r3, #1
    4c92:	77fb      	strb	r3, [r7, #31]
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c94:	f241 5000 	movw	r0, #5376	; 0x1500
    4c98:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c9c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4ca0:	f002 fe54 	bl	794c <MSS_SPI_transfer_frame>
						MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4ca4:	f241 5000 	movw	r0, #5376	; 0x1500
    4ca8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4cac:	f04f 0100 	mov.w	r1, #0
    4cb0:	f002 fe04 	bl	78bc <MSS_SPI_clear_slave_select>
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4cb4:	f241 5000 	movw	r0, #5376	; 0x1500
    4cb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4cbc:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4cc0:	f002 fe44 	bl	794c <MSS_SPI_transfer_frame>
						return 0;
    4cc4:	f04f 0300 	mov.w	r3, #0
    4cc8:	e035      	b.n	4d36 <SD_Write+0x232>
					}
					j++;
    4cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4ccc:	f103 0301 	add.w	r3, r3, #1
    4cd0:	627b      	str	r3, [r7, #36]	; 0x24
				j++;
			}
			if(flag == 1) {
				flag = 0;
				j = 0;
				while(j<100) {
    4cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4cd4:	2b63      	cmp	r3, #99	; 0x63
    4cd6:	d9cc      	bls.n	4c72 <SD_Write+0x16e>
						return 0;
					}
					j++;
				}
			}
			break;
    4cd8:	e005      	b.n	4ce6 <SD_Write+0x1e2>
		}

	} while( i < 255);
    4cda:	6a3b      	ldr	r3, [r7, #32]
    4cdc:	2bfe      	cmp	r3, #254	; 0xfe
    4cde:	f67f af4d 	bls.w	4b7c <SD_Write+0x78>
    4ce2:	e000      	b.n	4ce6 <SD_Write+0x1e2>
						return 0;
					}
					j++;
				}
			}
			break;
    4ce4:	bf00      	nop
		}

	} while( i < 255);

	if(i >= 255) {
    4ce6:	6a3b      	ldr	r3, [r7, #32]
    4ce8:	2bfe      	cmp	r3, #254	; 0xfe
    4cea:	d912      	bls.n	4d12 <SD_Write+0x20e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4cec:	f241 5000 	movw	r0, #5376	; 0x1500
    4cf0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4cf4:	f04f 0100 	mov.w	r1, #0
    4cf8:	f002 fde0 	bl	78bc <MSS_SPI_clear_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4cfc:	f241 5000 	movw	r0, #5376	; 0x1500
    4d00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4d04:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4d08:	f002 fe20 	bl	794c <MSS_SPI_transfer_frame>
		return 1;
    4d0c:	f04f 0301 	mov.w	r3, #1
    4d10:	e011      	b.n	4d36 <SD_Write+0x232>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4d12:	f241 5000 	movw	r0, #5376	; 0x1500
    4d16:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4d1a:	f04f 0100 	mov.w	r1, #0
    4d1e:	f002 fdcd 	bl	78bc <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4d22:	f241 5000 	movw	r0, #5376	; 0x1500
    4d26:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4d2a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4d2e:	f002 fe0d 	bl	794c <MSS_SPI_transfer_frame>
	return 1;
    4d32:	f04f 0301 	mov.w	r3, #1
}
    4d36:	4618      	mov	r0, r3
    4d38:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4d3c:	46bd      	mov	sp, r7
    4d3e:	bd80      	pop	{r7, pc}

00004d40 <SD_Read>:

uint8_t SD_Read(const uint32_t addr,uint8_t *buff) {
    4d40:	b580      	push	{r7, lr}
    4d42:	b08c      	sub	sp, #48	; 0x30
    4d44:	af02      	add	r7, sp, #8
    4d46:	6078      	str	r0, [r7, #4]
    4d48:	6039      	str	r1, [r7, #0]
	uint8_t CMD17[] = {0x51,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    4d4a:	687b      	ldr	r3, [r7, #4]
    4d4c:	ea4f 6313 	mov.w	r3, r3, lsr #24
    4d50:	b2d8      	uxtb	r0, r3
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4d58:	b2d9      	uxtb	r1, r3
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4d60:	b2da      	uxtb	r2, r3
    4d62:	687b      	ldr	r3, [r7, #4]
    4d64:	b2db      	uxtb	r3, r3
    4d66:	f04f 0c51 	mov.w	ip, #81	; 0x51
    4d6a:	f887 c018 	strb.w	ip, [r7, #24]
    4d6e:	7678      	strb	r0, [r7, #25]
    4d70:	76b9      	strb	r1, [r7, #26]
    4d72:	76fa      	strb	r2, [r7, #27]
    4d74:	773b      	strb	r3, [r7, #28]
    4d76:	f04f 33ff 	mov.w	r3, #4294967295
    4d7a:	777b      	strb	r3, [r7, #29]
    4d7c:	f04f 33ff 	mov.w	r3, #4294967295
    4d80:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    4d82:	f04f 0300 	mov.w	r3, #0
    4d86:	743b      	strb	r3, [r7, #16]
    4d88:	f04f 0300 	mov.w	r3, #0
    4d8c:	747b      	strb	r3, [r7, #17]
    4d8e:	f04f 0300 	mov.w	r3, #0
    4d92:	74bb      	strb	r3, [r7, #18]
    4d94:	f04f 0300 	mov.w	r3, #0
    4d98:	74fb      	strb	r3, [r7, #19]
    4d9a:	f04f 0300 	mov.w	r3, #0
    4d9e:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    4da0:	f04f 0300 	mov.w	r3, #0
    4da4:	77fb      	strb	r3, [r7, #31]
	uint8_t dummy_data = 0xff;
    4da6:	f04f 33ff 	mov.w	r3, #4294967295
    4daa:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0;
    4dac:	f04f 0300 	mov.w	r3, #0
    4db0:	623b      	str	r3, [r7, #32]
	uint16_t c = 0;
    4db2:	f04f 0300 	mov.w	r3, #0
    4db6:	84fb      	strh	r3, [r7, #38]	; 0x26

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4db8:	f241 5000 	movw	r0, #5376	; 0x1500
    4dbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4dc0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4dc4:	f002 fdc2 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4dc8:	f241 5000 	movw	r0, #5376	; 0x1500
    4dcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4dd0:	f04f 0100 	mov.w	r1, #0
    4dd4:	f002 fcee 	bl	77b4 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4dd8:	f241 5000 	movw	r0, #5376	; 0x1500
    4ddc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4de0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4de4:	f002 fdb2 	bl	794c <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
    4de8:	f107 0218 	add.w	r2, r7, #24
    4dec:	f107 0310 	add.w	r3, r7, #16
    4df0:	f04f 0101 	mov.w	r1, #1
    4df4:	9100      	str	r1, [sp, #0]
    4df6:	f241 5000 	movw	r0, #5376	; 0x1500
    4dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4dfe:	4611      	mov	r1, r2
    4e00:	f04f 0207 	mov.w	r2, #7
    4e04:	f002 fe02 	bl	7a0c <MSS_SPI_transfer_block>
		while(c<250) {
    4e08:	e056      	b.n	4eb8 <SD_Read+0x178>
			rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4e0a:	f241 5000 	movw	r0, #5376	; 0x1500
    4e0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e12:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4e16:	f002 fd99 	bl	794c <MSS_SPI_transfer_frame>
    4e1a:	4603      	mov	r3, r0
    4e1c:	b2db      	uxtb	r3, r3
    4e1e:	743b      	strb	r3, [r7, #16]
			c++;
    4e20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4e22:	f103 0301 	add.w	r3, r3, #1
    4e26:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(rx_buffer[0] == 0xFE) {
    4e28:	7c3b      	ldrb	r3, [r7, #16]
    4e2a:	2bfe      	cmp	r3, #254	; 0xfe
    4e2c:	d144      	bne.n	4eb8 <SD_Read+0x178>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4e2e:	f241 5000 	movw	r0, #5376	; 0x1500
    4e32:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e36:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4e3a:	f002 fd87 	bl	794c <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_block(&g_mss_spi1,&dummy_data,0,buff,512);
    4e3e:	f107 030f 	add.w	r3, r7, #15
    4e42:	f44f 7200 	mov.w	r2, #512	; 0x200
    4e46:	9200      	str	r2, [sp, #0]
    4e48:	f241 5000 	movw	r0, #5376	; 0x1500
    4e4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e50:	4619      	mov	r1, r3
    4e52:	f04f 0200 	mov.w	r2, #0
    4e56:	683b      	ldr	r3, [r7, #0]
    4e58:	f002 fdd8 	bl	7a0c <MSS_SPI_transfer_block>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4e5c:	f241 5000 	movw	r0, #5376	; 0x1500
    4e60:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e64:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4e68:	f002 fd70 	bl	794c <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4e6c:	f241 5000 	movw	r0, #5376	; 0x1500
    4e70:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e74:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4e78:	f002 fd68 	bl	794c <MSS_SPI_transfer_frame>
				flag = 1;
    4e7c:	f04f 0301 	mov.w	r3, #1
    4e80:	77fb      	strb	r3, [r7, #31]
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4e82:	f241 5000 	movw	r0, #5376	; 0x1500
    4e86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e8a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4e8e:	f002 fd5d 	bl	794c <MSS_SPI_transfer_frame>
				MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4e92:	f241 5000 	movw	r0, #5376	; 0x1500
    4e96:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4e9a:	f04f 0100 	mov.w	r1, #0
    4e9e:	f002 fd0d 	bl	78bc <MSS_SPI_clear_slave_select>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4ea2:	f241 5000 	movw	r0, #5376	; 0x1500
    4ea6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4eaa:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4eae:	f002 fd4d 	bl	794c <MSS_SPI_transfer_frame>
				return 0;
    4eb2:	f04f 0300 	mov.w	r3, #0
    4eb6:	e01c      	b.n	4ef2 <SD_Read+0x1b2>
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
		while(c<250) {
    4eb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4eba:	2bf9      	cmp	r3, #249	; 0xf9
    4ebc:	d9a5      	bls.n	4e0a <SD_Read+0xca>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
				return 0;
				break;
			}
		}
		i++;
    4ebe:	6a3b      	ldr	r3, [r7, #32]
    4ec0:	f103 0301 	add.w	r3, r3, #1
    4ec4:	623b      	str	r3, [r7, #32]
	}while(i<100);
    4ec6:	6a3b      	ldr	r3, [r7, #32]
    4ec8:	2b63      	cmp	r3, #99	; 0x63
    4eca:	f67f af75 	bls.w	4db8 <SD_Read+0x78>

	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4ece:	f241 5000 	movw	r0, #5376	; 0x1500
    4ed2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ed6:	f04f 0100 	mov.w	r1, #0
    4eda:	f002 fcef 	bl	78bc <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4ede:	f241 5000 	movw	r0, #5376	; 0x1500
    4ee2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ee6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4eea:	f002 fd2f 	bl	794c <MSS_SPI_transfer_frame>
	return 1;
    4eee:	f04f 0301 	mov.w	r3, #1
}
    4ef2:	4618      	mov	r0, r3
    4ef4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4ef8:	46bd      	mov	sp, r7
    4efa:	bd80      	pop	{r7, pc}

00004efc <initialise_partition>:
 * 
 */

#include "memory.h"

void initialise_partition(partition_t *partition, uint32_t start_b,uint32_t end_b) {
    4efc:	b480      	push	{r7}
    4efe:	b085      	sub	sp, #20
    4f00:	af00      	add	r7, sp, #0
    4f02:	60f8      	str	r0, [r7, #12]
    4f04:	60b9      	str	r1, [r7, #8]
    4f06:	607a      	str	r2, [r7, #4]
	partition->start_block = start_b;
    4f08:	68fb      	ldr	r3, [r7, #12]
    4f0a:	68ba      	ldr	r2, [r7, #8]
    4f0c:	601a      	str	r2, [r3, #0]
	partition->end_block = end_b;
    4f0e:	68fb      	ldr	r3, [r7, #12]
    4f10:	687a      	ldr	r2, [r7, #4]
    4f12:	605a      	str	r2, [r3, #4]
	partition->read_pointer = start_b;
    4f14:	68fb      	ldr	r3, [r7, #12]
    4f16:	68ba      	ldr	r2, [r7, #8]
    4f18:	609a      	str	r2, [r3, #8]
	partition->write_pointer = start_b;
    4f1a:	68fb      	ldr	r3, [r7, #12]
    4f1c:	68ba      	ldr	r2, [r7, #8]
    4f1e:	60da      	str	r2, [r3, #12]
}
    4f20:	f107 0714 	add.w	r7, r7, #20
    4f24:	46bd      	mov	sp, r7
    4f26:	bc80      	pop	{r7}
    4f28:	4770      	bx	lr
    4f2a:	bf00      	nop

00004f2c <store_data>:

uint8_t store_data(partition_t *partition,uint8_t *data) {
    4f2c:	b580      	push	{r7, lr}
    4f2e:	b082      	sub	sp, #8
    4f30:	af00      	add	r7, sp, #0
    4f32:	6078      	str	r0, [r7, #4]
    4f34:	6039      	str	r1, [r7, #0]
	if((partition->write_pointer >= partition->end_block) || (partition->write_pointer < partition->start_block)) {
    4f36:	687b      	ldr	r3, [r7, #4]
    4f38:	68da      	ldr	r2, [r3, #12]
    4f3a:	687b      	ldr	r3, [r7, #4]
    4f3c:	685b      	ldr	r3, [r3, #4]
    4f3e:	429a      	cmp	r2, r3
    4f40:	d205      	bcs.n	4f4e <store_data+0x22>
    4f42:	687b      	ldr	r3, [r7, #4]
    4f44:	68da      	ldr	r2, [r3, #12]
    4f46:	687b      	ldr	r3, [r7, #4]
    4f48:	681b      	ldr	r3, [r3, #0]
    4f4a:	429a      	cmp	r2, r3
    4f4c:	d202      	bcs.n	4f54 <store_data+0x28>
		return 2;
    4f4e:	f04f 0302 	mov.w	r3, #2
    4f52:	e013      	b.n	4f7c <store_data+0x50>
	}

	if(SD_Write(partition->write_pointer,data) == 0) {
    4f54:	687b      	ldr	r3, [r7, #4]
    4f56:	68db      	ldr	r3, [r3, #12]
    4f58:	4618      	mov	r0, r3
    4f5a:	6839      	ldr	r1, [r7, #0]
    4f5c:	f7ff fdd2 	bl	4b04 <SD_Write>
    4f60:	4603      	mov	r3, r0
    4f62:	2b00      	cmp	r3, #0
    4f64:	d108      	bne.n	4f78 <store_data+0x4c>
		partition->write_pointer++;
    4f66:	687b      	ldr	r3, [r7, #4]
    4f68:	68db      	ldr	r3, [r3, #12]
    4f6a:	f103 0201 	add.w	r2, r3, #1
    4f6e:	687b      	ldr	r3, [r7, #4]
    4f70:	60da      	str	r2, [r3, #12]
		return 0;
    4f72:	f04f 0300 	mov.w	r3, #0
    4f76:	e001      	b.n	4f7c <store_data+0x50>
	}

	return 1;
    4f78:	f04f 0301 	mov.w	r3, #1
}
    4f7c:	4618      	mov	r0, r3
    4f7e:	f107 0708 	add.w	r7, r7, #8
    4f82:	46bd      	mov	sp, r7
    4f84:	bd80      	pop	{r7, pc}
    4f86:	bf00      	nop

00004f88 <read_data>:

uint8_t read_data(partition_t *partition,uint8_t *data) {
    4f88:	b580      	push	{r7, lr}
    4f8a:	b082      	sub	sp, #8
    4f8c:	af00      	add	r7, sp, #0
    4f8e:	6078      	str	r0, [r7, #4]
    4f90:	6039      	str	r1, [r7, #0]
	if((partition->read_pointer >= partition->write_pointer) || (partition->read_pointer < partition->start_block)) {
    4f92:	687b      	ldr	r3, [r7, #4]
    4f94:	689a      	ldr	r2, [r3, #8]
    4f96:	687b      	ldr	r3, [r7, #4]
    4f98:	68db      	ldr	r3, [r3, #12]
    4f9a:	429a      	cmp	r2, r3
    4f9c:	d205      	bcs.n	4faa <read_data+0x22>
    4f9e:	687b      	ldr	r3, [r7, #4]
    4fa0:	689a      	ldr	r2, [r3, #8]
    4fa2:	687b      	ldr	r3, [r7, #4]
    4fa4:	681b      	ldr	r3, [r3, #0]
    4fa6:	429a      	cmp	r2, r3
    4fa8:	d202      	bcs.n	4fb0 <read_data+0x28>
		return 2;
    4faa:	f04f 0302 	mov.w	r3, #2
    4fae:	e013      	b.n	4fd8 <read_data+0x50>
	}

	if(SD_Read(partition->read_pointer,data) == 0) {
    4fb0:	687b      	ldr	r3, [r7, #4]
    4fb2:	689b      	ldr	r3, [r3, #8]
    4fb4:	4618      	mov	r0, r3
    4fb6:	6839      	ldr	r1, [r7, #0]
    4fb8:	f7ff fec2 	bl	4d40 <SD_Read>
    4fbc:	4603      	mov	r3, r0
    4fbe:	2b00      	cmp	r3, #0
    4fc0:	d108      	bne.n	4fd4 <read_data+0x4c>
		partition->read_pointer++;
    4fc2:	687b      	ldr	r3, [r7, #4]
    4fc4:	689b      	ldr	r3, [r3, #8]
    4fc6:	f103 0201 	add.w	r2, r3, #1
    4fca:	687b      	ldr	r3, [r7, #4]
    4fcc:	609a      	str	r2, [r3, #8]
		return 0;
    4fce:	f04f 0300 	mov.w	r3, #0
    4fd2:	e001      	b.n	4fd8 <read_data+0x50>
	}

	return 1;
    4fd4:	f04f 0301 	mov.w	r3, #1
}
    4fd8:	4618      	mov	r0, r3
    4fda:	f107 0708 	add.w	r7, r7, #8
    4fde:	46bd      	mov	sp, r7
    4fe0:	bd80      	pop	{r7, pc}
    4fe2:	bf00      	nop

00004fe4 <counter_init>:
uint8_t rx_size = 3u;
i2c_status_t status;
uint8_t flag;
uint8_t gmc_voltage_flags;

i2c_status_t counter_init(i2c_instance_t *i2c_GMC_counter){
    4fe4:	b580      	push	{r7, lr}
    4fe6:	b082      	sub	sp, #8
    4fe8:	af00      	add	r7, sp, #0
    4fea:	6078      	str	r0, [r7, #4]
    MSS_GPIO_config(RESET_GMC_GPIO, MSS_GPIO_OUTPUT_MODE);
    4fec:	f04f 0006 	mov.w	r0, #6
    4ff0:	f04f 0105 	mov.w	r1, #5
    4ff4:	f004 f822 	bl	903c <MSS_GPIO_config>
    MSS_GPIO_set_output(RESET_GMC_GPIO, 1);
    4ff8:	f04f 0006 	mov.w	r0, #6
    4ffc:	f04f 0101 	mov.w	r1, #1
    5000:	f004 f83a 	bl	9078 <MSS_GPIO_set_output>
	I2C_init(
    5004:	6878      	ldr	r0, [r7, #4]
    5006:	f242 0100 	movw	r1, #8192	; 0x2000
    500a:	f2c5 0100 	movt	r1, #20480	; 0x5000
    500e:	f04f 0210 	mov.w	r2, #16
    5012:	f04f 0300 	mov.w	r3, #0
    5016:	f004 fd21 	bl	9a5c <I2C_init>
				i2c_GMC_counter,
				base_addr,
				DUMMY_SLAVE_ADDRESS,
				I2C_PCLK_DIV_256
				);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    501a:	6878      	ldr	r0, [r7, #4]
    501c:	f04f 0100 	mov.w	r1, #0
    5020:	f004 ff0e 	bl	9e40 <I2C_wait_complete>
    5024:	4603      	mov	r3, r0
    5026:	461a      	mov	r2, r3
    5028:	f241 1378 	movw	r3, #4472	; 0x1178
    502c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5030:	701a      	strb	r2, [r3, #0]
	return status;
    5032:	f241 1378 	movw	r3, #4472	; 0x1178
    5036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    503a:	781b      	ldrb	r3, [r3, #0]
}
    503c:	4618      	mov	r0, r3
    503e:	f107 0708 	add.w	r7, r7, #8
    5042:	46bd      	mov	sp, r7
    5044:	bd80      	pop	{r7, pc}
    5046:	bf00      	nop

00005048 <get_count>:
	I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
	return status;
}

i2c_status_t get_count(i2c_instance_t *i2c_GMC_counter, uint8_t* count){
    5048:	b580      	push	{r7, lr}
    504a:	b084      	sub	sp, #16
    504c:	af02      	add	r7, sp, #8
    504e:	6078      	str	r0, [r7, #4]
    5050:	6039      	str	r1, [r7, #0]
	I2C_read(i2c_GMC_counter, counter_addr, count, rx_size, I2C_RELEASE_BUS);
    5052:	f240 0338 	movw	r3, #56	; 0x38
    5056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    505a:	781b      	ldrb	r3, [r3, #0]
    505c:	f04f 0200 	mov.w	r2, #0
    5060:	9200      	str	r2, [sp, #0]
    5062:	6878      	ldr	r0, [r7, #4]
    5064:	f04f 0132 	mov.w	r1, #50	; 0x32
    5068:	683a      	ldr	r2, [r7, #0]
    506a:	f004 fddf 	bl	9c2c <I2C_read>
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    506e:	6878      	ldr	r0, [r7, #4]
    5070:	f04f 0100 	mov.w	r1, #0
    5074:	f004 fee4 	bl	9e40 <I2C_wait_complete>
    5078:	4603      	mov	r3, r0
    507a:	461a      	mov	r2, r3
    507c:	f241 1378 	movw	r3, #4472	; 0x1178
    5080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5084:	701a      	strb	r2, [r3, #0]
	return status;
    5086:	f241 1378 	movw	r3, #4472	; 0x1178
    508a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    508e:	781b      	ldrb	r3, [r3, #0]
}
    5090:	4618      	mov	r0, r3
    5092:	f107 0708 	add.w	r7, r7, #8
    5096:	46bd      	mov	sp, r7
    5098:	bd80      	pop	{r7, pc}
    509a:	bf00      	nop

0000509c <get_free_res>:
    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    return status;
}

i2c_status_t get_free_res(i2c_instance_t *i2c_GMC_counter, uint8_t* free_res){
    509c:	b580      	push	{r7, lr}
    509e:	b086      	sub	sp, #24
    50a0:	af02      	add	r7, sp, #8
    50a2:	6078      	str	r0, [r7, #4]
    50a4:	6039      	str	r1, [r7, #0]
    uint8_t tx_size = 1;
    50a6:	f04f 0301 	mov.w	r3, #1
    50aa:	73fb      	strb	r3, [r7, #15]
    uint8_t tx_buffer[1];
    tx_buffer[0] = 0x01;  //1xxxxxx1 address pointer and test bit(why sending this byte after slave address?)
    50ac:	f04f 0301 	mov.w	r3, #1
    50b0:	733b      	strb	r3, [r7, #12]

    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_HOLD_BUS);
    50b2:	7bfb      	ldrb	r3, [r7, #15]
    50b4:	f107 020c 	add.w	r2, r7, #12
    50b8:	f04f 0101 	mov.w	r1, #1
    50bc:	9100      	str	r1, [sp, #0]
    50be:	6878      	ldr	r0, [r7, #4]
    50c0:	f04f 0132 	mov.w	r1, #50	; 0x32
    50c4:	f004 fd40 	bl	9b48 <I2C_write>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    50c8:	6878      	ldr	r0, [r7, #4]
    50ca:	f04f 0100 	mov.w	r1, #0
    50ce:	f004 feb7 	bl	9e40 <I2C_wait_complete>
    50d2:	4603      	mov	r3, r0
    50d4:	461a      	mov	r2, r3
    50d6:	f241 1378 	movw	r3, #4472	; 0x1178
    50da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50de:	701a      	strb	r2, [r3, #0]


    I2C_read(i2c_GMC_counter, counter_addr, free_res, rx_size, I2C_RELEASE_BUS);
    50e0:	f240 0338 	movw	r3, #56	; 0x38
    50e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50e8:	781b      	ldrb	r3, [r3, #0]
    50ea:	f04f 0200 	mov.w	r2, #0
    50ee:	9200      	str	r2, [sp, #0]
    50f0:	6878      	ldr	r0, [r7, #4]
    50f2:	f04f 0132 	mov.w	r1, #50	; 0x32
    50f6:	683a      	ldr	r2, [r7, #0]
    50f8:	f004 fd98 	bl	9c2c <I2C_read>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    50fc:	6878      	ldr	r0, [r7, #4]
    50fe:	f04f 0100 	mov.w	r1, #0
    5102:	f004 fe9d 	bl	9e40 <I2C_wait_complete>
    5106:	4603      	mov	r3, r0
    5108:	461a      	mov	r2, r3
    510a:	f241 1378 	movw	r3, #4472	; 0x1178
    510e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5112:	701a      	strb	r2, [r3, #0]
    return status;
    5114:	f241 1378 	movw	r3, #4472	; 0x1178
    5118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    511c:	781b      	ldrb	r3, [r3, #0]
}
    511e:	4618      	mov	r0, r3
    5120:	f107 0710 	add.w	r7, r7, #16
    5124:	46bd      	mov	sp, r7
    5126:	bd80      	pop	{r7, pc}

00005128 <get_gmc_voltages>:

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
    5128:	b590      	push	{r4, r7, lr}
    512a:	b085      	sub	sp, #20
    512c:	af00      	add	r7, sp, #0
    512e:	6078      	str	r0, [r7, #4]
    5130:	6039      	str	r1, [r7, #0]
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    5132:	f04f 0300 	mov.w	r3, #0
    5136:	73fb      	strb	r3, [r7, #15]
    5138:	e02e      	b.n	5198 <get_gmc_voltages+0x70>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
    513a:	7bfa      	ldrb	r2, [r7, #15]
    513c:	683b      	ldr	r3, [r7, #0]
    513e:	eb02 0403 	add.w	r4, r2, r3
    5142:	7bfb      	ldrb	r3, [r7, #15]
    5144:	f241 0048 	movw	r0, #4168	; 0x1048
    5148:	f2c2 0000 	movt	r0, #8192	; 0x2000
    514c:	f04f 0121 	mov.w	r1, #33	; 0x21
    5150:	461a      	mov	r2, r3
    5152:	f241 4376 	movw	r3, #5238	; 0x1476
    5156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    515a:	f7fe fee7 	bl	3f2c <get_ADC_value>
    515e:	4603      	mov	r3, r0
    5160:	b2db      	uxtb	r3, r3
    5162:	7023      	strb	r3, [r4, #0]
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
    5164:	f241 4377 	movw	r3, #5239	; 0x1477
    5168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    516c:	781b      	ldrb	r3, [r3, #0]
    516e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5172:	b2da      	uxtb	r2, r3
    5174:	f241 4376 	movw	r3, #5238	; 0x1476
    5178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    517c:	781b      	ldrb	r3, [r3, #0]
    517e:	ea42 0303 	orr.w	r3, r2, r3
    5182:	b2db      	uxtb	r3, r3
    5184:	b2da      	uxtb	r2, r3
    5186:	f241 4377 	movw	r3, #5239	; 0x1477
    518a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    518e:	701a      	strb	r2, [r3, #0]
    return status;
}

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    5190:	7bfb      	ldrb	r3, [r7, #15]
    5192:	f103 0301 	add.w	r3, r3, #1
    5196:	73fb      	strb	r3, [r7, #15]
    5198:	7bfb      	ldrb	r3, [r7, #15]
    519a:	2b07      	cmp	r3, #7
    519c:	d9cd      	bls.n	513a <get_gmc_voltages+0x12>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
	}
}
    519e:	f107 0714 	add.w	r7, r7, #20
    51a2:	46bd      	mov	sp, r7
    51a4:	bd90      	pop	{r4, r7, pc}
    51a6:	bf00      	nop

000051a8 <set_adf_spi_instance>:
#include "adf7030.h"

ADF_SPI_INSTANCE_t *adf_spi;
extern cmd_t cmd_list[NUM_CMDS];

void set_adf_spi_instance(ADF_SPI_INSTANCE_t *instance) {
    51a8:	b480      	push	{r7}
    51aa:	b083      	sub	sp, #12
    51ac:	af00      	add	r7, sp, #0
    51ae:	6078      	str	r0, [r7, #4]
    adf_spi = instance;
    51b0:	f241 4378 	movw	r3, #5240	; 0x1478
    51b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51b8:	687a      	ldr	r2, [r7, #4]
    51ba:	601a      	str	r2, [r3, #0]
}
    51bc:	f107 070c 	add.w	r7, r7, #12
    51c0:	46bd      	mov	sp, r7
    51c2:	bc80      	pop	{r7}
    51c4:	4770      	bx	lr
    51c6:	bf00      	nop

000051c8 <adf_init>:
static uint32_t config_length_header;

//Pointer to store the beginning of the SPI commands in radio_memory_configuration
uint8_t *radio_memory_configuration_start_spi_command;

uint8_t adf_init(){
    51c8:	b580      	push	{r7, lr}
    51ca:	b08a      	sub	sp, #40	; 0x28
    51cc:	af02      	add	r7, sp, #8
	uint32_t before = 0xFFFFFFFF,current,limit;
    51ce:	f04f 33ff 	mov.w	r3, #4294967295
    51d2:	60fb      	str	r3, [r7, #12]
	uint8_t buf=0xFF, count=0;
    51d4:	f04f 33ff 	mov.w	r3, #4294967295
    51d8:	72fb      	strb	r3, [r7, #11]
    51da:	f04f 0300 	mov.w	r3, #0
    51de:	76bb      	strb	r3, [r7, #26]
	uint8_t flag = 1,rx_data =0;
    51e0:	f04f 0301 	mov.w	r3, #1
    51e4:	76fb      	strb	r3, [r7, #27]
    51e6:	f04f 0300 	mov.w	r3, #0
    51ea:	72bb      	strb	r3, [r7, #10]
	uint8_t enable_intr[4];
	enable_intr[0] = 0x00;
    51ec:	f04f 0300 	mov.w	r3, #0
    51f0:	713b      	strb	r3, [r7, #4]
	enable_intr[1] = 0xFF;
    51f2:	f04f 33ff 	mov.w	r3, #4294967295
    51f6:	717b      	strb	r3, [r7, #5]
	enable_intr[2] = 0x10;
    51f8:	f04f 0310 	mov.w	r3, #16
    51fc:	71bb      	strb	r3, [r7, #6]
	enable_intr[3] = 0x17;
    51fe:	f04f 0317 	mov.w	r3, #23
    5202:	71fb      	strb	r3, [r7, #7]
	//Timer to check if MISO is reacting on time. Typical delay bw #CS Low and MISO high is 92us from datasheet. Here
//	TMR_init(&timer,CORETIMER_0_0,TMR_ONE_SHOT_MODE,PRESCALER_DIV_2,before);

	//Set the adf spi as g_core_spi0

	SPI_init(&g_core_spi0, CORESPI_C0_0, 8);
    5204:	f240 5010 	movw	r0, #1296	; 0x510
    5208:	f2c2 0000 	movt	r0, #8192	; 0x2000
    520c:	f244 0100 	movw	r1, #16384	; 0x4000
    5210:	f2c5 0100 	movt	r1, #20480	; 0x5000
    5214:	f04f 0208 	mov.w	r2, #8
    5218:	f004 f892 	bl	9340 <SPI_init>
	SPI_configure_master_mode(&g_core_spi0);
    521c:	f240 5010 	movw	r0, #1296	; 0x510
    5220:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5224:	f004 f8fe 	bl	9424 <SPI_configure_master_mode>

	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    5228:	f04f 0005 	mov.w	r0, #5
    522c:	f04f 0105 	mov.w	r1, #5
    5230:	f003 ff04 	bl	903c <MSS_GPIO_config>

	set_adf_spi_instance(&g_core_spi0);
    5234:	f240 5010 	movw	r0, #1296	; 0x510
    5238:	f2c2 0000 	movt	r0, #8192	; 0x2000
    523c:	f7ff ffb4 	bl	51a8 <set_adf_spi_instance>

	//Doing ADF_RESET

	MSS_GPIO_set_output(ADF_RST,0);
    5240:	f04f 0005 	mov.w	r0, #5
    5244:	f04f 0100 	mov.w	r1, #0
    5248:	f003 ff16 	bl	9078 <MSS_GPIO_set_output>
	uint16_t i = 0;
    524c:	f04f 0300 	mov.w	r3, #0
    5250:	83bb      	strh	r3, [r7, #28]
	for(i=0;i<1000;i++){
    5252:	f04f 0300 	mov.w	r3, #0
    5256:	83bb      	strh	r3, [r7, #28]
    5258:	e003      	b.n	5262 <adf_init+0x9a>
    525a:	8bbb      	ldrh	r3, [r7, #28]
    525c:	f103 0301 	add.w	r3, r3, #1
    5260:	83bb      	strh	r3, [r7, #28]
    5262:	8bba      	ldrh	r2, [r7, #28]
    5264:	f240 33e7 	movw	r3, #999	; 0x3e7
    5268:	429a      	cmp	r2, r3
    526a:	d9f6      	bls.n	525a <adf_init+0x92>

	}
	MSS_GPIO_set_output(ADF_RST,1);
    526c:	f04f 0005 	mov.w	r0, #5
    5270:	f04f 0101 	mov.w	r1, #1
    5274:	f003 ff00 	bl	9078 <MSS_GPIO_set_output>
	//Start timer
//	TMR_start(&timer);

	//Bring #CS Low by selecting the slave
//	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
	i = 0;
    5278:	f04f 0300 	mov.w	r3, #0
    527c:	83bb      	strh	r3, [r7, #28]

//		ADF_SPI_BLOCK_READ(adf_spi, &rx_data ,1, &rx_data, 1);
		//Older version
		//MSS_GPIO_set_output(MSS_GPIO_3, 0);
		//New Version
		ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    527e:	f241 4378 	movw	r3, #5240	; 0x1478
    5282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5286:	681b      	ldr	r3, [r3, #0]
    5288:	4618      	mov	r0, r3
    528a:	f04f 0100 	mov.w	r1, #0
    528e:	f004 f90b 	bl	94a8 <SPI_set_slave_select>
		for(i=0;i<350;i++){
    5292:	f04f 0300 	mov.w	r3, #0
    5296:	83bb      	strh	r3, [r7, #28]
    5298:	e003      	b.n	52a2 <adf_init+0xda>
    529a:	8bbb      	ldrh	r3, [r7, #28]
    529c:	f103 0301 	add.w	r3, r3, #1
    52a0:	83bb      	strh	r3, [r7, #28]
    52a2:	8bba      	ldrh	r2, [r7, #28]
    52a4:	f240 135d 	movw	r3, #349	; 0x15d
    52a8:	429a      	cmp	r2, r3
    52aa:	d9f6      	bls.n	529a <adf_init+0xd2>

		}
		ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    52ac:	f241 4378 	movw	r3, #5240	; 0x1478
    52b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52b4:	6819      	ldr	r1, [r3, #0]
    52b6:	f107 020b 	add.w	r2, r7, #11
    52ba:	f107 030a 	add.w	r3, r7, #10
    52be:	f04f 0001 	mov.w	r0, #1
    52c2:	9000      	str	r0, [sp, #0]
    52c4:	4608      	mov	r0, r1
    52c6:	4611      	mov	r1, r2
    52c8:	f04f 0201 	mov.w	r2, #1
    52cc:	f000 fb26 	bl	591c <adf_spi_trans_read>

//		for(i=0;i<350;i++){
//
//		}

		if(rx_data) {
    52d0:	7abb      	ldrb	r3, [r7, #10]
    52d2:	2b00      	cmp	r3, #0
    52d4:	d01a      	beq.n	530c <adf_init+0x144>
			flag = 0;
    52d6:	f04f 0300 	mov.w	r3, #0
    52da:	76fb      	strb	r3, [r7, #27]
			//Older version
//			MSS_GPIO_set_output(MSS_GPIO_3, 1);
			//New version
			ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    52dc:	f241 4378 	movw	r3, #5240	; 0x1478
    52e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e4:	681b      	ldr	r3, [r3, #0]
    52e6:	4618      	mov	r0, r3
    52e8:	f04f 0100 	mov.w	r1, #0
    52ec:	f004 f930 	bl	9550 <SPI_clear_slave_select>
			for(i=0;i<1000;i++){
    52f0:	f04f 0300 	mov.w	r3, #0
    52f4:	83bb      	strh	r3, [r7, #28]
    52f6:	e003      	b.n	5300 <adf_init+0x138>
    52f8:	8bbb      	ldrh	r3, [r7, #28]
    52fa:	f103 0301 	add.w	r3, r3, #1
    52fe:	83bb      	strh	r3, [r7, #28]
    5300:	8bba      	ldrh	r2, [r7, #28]
    5302:	f240 33e7 	movw	r3, #999	; 0x3e7
    5306:	429a      	cmp	r2, r3
    5308:	d9f6      	bls.n	52f8 <adf_init+0x130>

			}
			break;
    530a:	e006      	b.n	531a <adf_init+0x152>
		}
		// current = TMR_current_value(&timer);
		// if((before - current) > limit) {
		// 	flag = 1;
		// 	break;
		count++;
    530c:	7ebb      	ldrb	r3, [r7, #26]
    530e:	f103 0301 	add.w	r3, r3, #1
    5312:	76bb      	strb	r3, [r7, #26]
		// }
	}while(count<10);
    5314:	7ebb      	ldrb	r3, [r7, #26]
    5316:	2b09      	cmp	r3, #9
    5318:	d9b1      	bls.n	527e <adf_init+0xb6>


	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
    531a:	f241 4378 	movw	r3, #5240	; 0x1478
    531e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5322:	681b      	ldr	r3, [r3, #0]
    5324:	4618      	mov	r0, r3
    5326:	f04f 0100 	mov.w	r1, #0
    532a:	f004 f8bd 	bl	94a8 <SPI_set_slave_select>
	ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    532e:	f241 4378 	movw	r3, #5240	; 0x1478
    5332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5336:	6819      	ldr	r1, [r3, #0]
    5338:	f107 020b 	add.w	r2, r7, #11
    533c:	f107 030a 	add.w	r3, r7, #10
    5340:	f04f 0001 	mov.w	r0, #1
    5344:	9000      	str	r0, [sp, #0]
    5346:	4608      	mov	r0, r1
    5348:	4611      	mov	r1, r2
    534a:	f04f 0201 	mov.w	r2, #1
    534e:	f000 fae5 	bl	591c <adf_spi_trans_read>
	uint8_t check_val = 0,nop = ADF_NOP;
    5352:	f04f 0300 	mov.w	r3, #0
    5356:	70fb      	strb	r3, [r7, #3]
    5358:	f04f 33ff 	mov.w	r3, #4294967295
    535c:	70bb      	strb	r3, [r7, #2]
	uint8_t tries = 0;
    535e:	f04f 0300 	mov.w	r3, #0
    5362:	77bb      	strb	r3, [r7, #30]
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    5364:	f241 4378 	movw	r3, #5240	; 0x1478
    5368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    536c:	6819      	ldr	r1, [r3, #0]
    536e:	f107 0202 	add.w	r2, r7, #2
    5372:	f107 0303 	add.w	r3, r7, #3
    5376:	f04f 0001 	mov.w	r0, #1
    537a:	9000      	str	r0, [sp, #0]
    537c:	4608      	mov	r0, r1
    537e:	4611      	mov	r1, r2
    5380:	f04f 0201 	mov.w	r2, #1
    5384:	f000 faca 	bl	591c <adf_spi_trans_read>
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
    5388:	78fb      	ldrb	r3, [r7, #3]
    538a:	f003 0320 	and.w	r3, r3, #32
    538e:	2b00      	cmp	r3, #0
    5390:	d004      	beq.n	539c <adf_init+0x1d4>
    5392:	78fb      	ldrb	r3, [r7, #3]
    5394:	f003 0304 	and.w	r3, r3, #4
    5398:	2b00      	cmp	r3, #0
    539a:	d10c      	bne.n	53b6 <adf_init+0x1ee>
			break;
		}
	}while(tries++ < 100);
    539c:	7fbb      	ldrb	r3, [r7, #30]
    539e:	2b63      	cmp	r3, #99	; 0x63
    53a0:	bf8c      	ite	hi
    53a2:	2300      	movhi	r3, #0
    53a4:	2301      	movls	r3, #1
    53a6:	b2db      	uxtb	r3, r3
    53a8:	7fba      	ldrb	r2, [r7, #30]
    53aa:	f102 0201 	add.w	r2, r2, #1
    53ae:	77ba      	strb	r2, [r7, #30]
    53b0:	2b00      	cmp	r3, #0
    53b2:	d1d7      	bne.n	5364 <adf_init+0x19c>
    53b4:	e000      	b.n	53b8 <adf_init+0x1f0>
	uint8_t tries = 0;
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
			break;
    53b6:	bf00      	nop

	//Pull #CS high again
	//Old version
//	ADF_SPI_SLAVE_SELECT(adf_spi, 0);
	//New version
	ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    53b8:	f241 4378 	movw	r3, #5240	; 0x1478
    53bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53c0:	681b      	ldr	r3, [r3, #0]
    53c2:	4618      	mov	r0, r3
    53c4:	f04f 0100 	mov.w	r1, #0
    53c8:	f004 f8c2 	bl	9550 <SPI_clear_slave_select>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
    53cc:	f04f 0300 	mov.w	r3, #0
    53d0:	77bb      	strb	r3, [r7, #30]
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    53d2:	e006      	b.n	53e2 <adf_init+0x21a>
	   ret_val = adf_get_state();
    53d4:	f000 fb50 	bl	5a78 <adf_get_state>
    53d8:	4603      	mov	r3, r0
    53da:	77fb      	strb	r3, [r7, #31]
	   if(ret_val == PHY_OFF) {
    53dc:	7ffb      	ldrb	r3, [r7, #31]
    53de:	2b01      	cmp	r3, #1
    53e0:	d00c      	beq.n	53fc <adf_init+0x234>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    53e2:	7fbb      	ldrb	r3, [r7, #30]
    53e4:	2b63      	cmp	r3, #99	; 0x63
    53e6:	bf8c      	ite	hi
    53e8:	2300      	movhi	r3, #0
    53ea:	2301      	movls	r3, #1
    53ec:	b2db      	uxtb	r3, r3
    53ee:	7fba      	ldrb	r2, [r7, #30]
    53f0:	f102 0201 	add.w	r2, r2, #1
    53f4:	77ba      	strb	r2, [r7, #30]
    53f6:	2b00      	cmp	r3, #0
    53f8:	d1ec      	bne.n	53d4 <adf_init+0x20c>
    53fa:	e000      	b.n	53fe <adf_init+0x236>
	   ret_val = adf_get_state();
	   if(ret_val == PHY_OFF) {
		   break;
    53fc:	bf00      	nop

	if(tries >= 100) {
//		return ERR_FAIL_TO_SET_PHY_OFF;
	}

	count = config_adf7030();
    53fe:	f000 f895 	bl	552c <config_adf7030>
    5402:	4603      	mov	r3, r0
    5404:	76bb      	strb	r3, [r7, #26]

	if(count == 0){
    5406:	7ebb      	ldrb	r3, [r7, #26]
    5408:	2b00      	cmp	r3, #0
    540a:	d107      	bne.n	541c <adf_init+0x254>
		count = cmd_ready_set();
    540c:	f000 fa0a 	bl	5824 <cmd_ready_set>
    5410:	4603      	mov	r3, r0
    5412:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CONFIG_FILE_FAILED;
	}

	if(count == 0){
    5414:	7ebb      	ldrb	r3, [r7, #26]
    5416:	2b00      	cmp	r3, #0
    5418:	d003      	beq.n	5422 <adf_init+0x25a>
    541a:	e00a      	b.n	5432 <adf_init+0x26a>
	count = config_adf7030();

	if(count == 0){
		count = cmd_ready_set();
	} else {
		return ERR_CONFIG_FILE_FAILED;
    541c:	f04f 0303 	mov.w	r3, #3
    5420:	e018      	b.n	5454 <adf_init+0x28c>
	}

	if(count == 0){
		count = adf_in_idle();
    5422:	f000 fa3d 	bl	58a0 <adf_in_idle>
    5426:	4603      	mov	r3, r0
    5428:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CMD_FAILED;
	}

	if(count == 0){
    542a:	7ebb      	ldrb	r3, [r7, #26]
    542c:	2b00      	cmp	r3, #0
    542e:	d003      	beq.n	5438 <adf_init+0x270>
    5430:	e00f      	b.n	5452 <adf_init+0x28a>
	}

	if(count == 0){
		count = adf_in_idle();
	} else {
		return ERR_CMD_FAILED;
    5432:	f04f 0302 	mov.w	r3, #2
    5436:	e00d      	b.n	5454 <adf_init+0x28c>
	}

	if(count == 0){
		adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, enable_intr, 4);
    5438:	f107 0304 	add.w	r3, r7, #4
    543c:	f04f 0038 	mov.w	r0, #56	; 0x38
    5440:	f240 5100 	movw	r1, #1280	; 0x500
    5444:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5448:	461a      	mov	r2, r3
    544a:	f04f 0304 	mov.w	r3, #4
    544e:	f000 f8ed 	bl	562c <adf_write_to_memory>
    5452:	e7ff      	b.n	5454 <adf_init+0x28c>
	} else {
//		return ERR_IN_IDLE_FAILED;
	}

}
    5454:	4618      	mov	r0, r3
    5456:	f107 0720 	add.w	r7, r7, #32
    545a:	46bd      	mov	sp, r7
    545c:	bd80      	pop	{r7, pc}
    545e:	bf00      	nop

00005460 <apply_file>:

uint8_t apply_file(uint8_t *file, uint16_t size) {
    5460:	b580      	push	{r7, lr}
    5462:	b088      	sub	sp, #32
    5464:	af02      	add	r7, sp, #8
    5466:	6078      	str	r0, [r7, #4]
    5468:	460b      	mov	r3, r1
    546a:	807b      	strh	r3, [r7, #2]
//    uint32_t size = sizeof(file);
	//uint32_t size = 728;
    uint32_t array_position = 0;
    546c:	f04f 0300 	mov.w	r3, #0
    5470:	60fb      	str	r3, [r7, #12]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    5472:	f241 4378 	movw	r3, #5240	; 0x1478
    5476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    547a:	681b      	ldr	r3, [r3, #0]
    547c:	4618      	mov	r0, r3
    547e:	f04f 0100 	mov.w	r1, #0
    5482:	f004 f811 	bl	94a8 <SPI_set_slave_select>
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    5486:	687a      	ldr	r2, [r7, #4]
    5488:	68fb      	ldr	r3, [r7, #12]
    548a:	4413      	add	r3, r2
    548c:	781b      	ldrb	r3, [r3, #0]
    548e:	ea4f 4203 	mov.w	r2, r3, lsl #16
                         (*(file + array_position + 1) << 8) |
    5492:	68fb      	ldr	r3, [r7, #12]
    5494:	f103 0101 	add.w	r1, r3, #1
    5498:	687b      	ldr	r3, [r7, #4]
    549a:	440b      	add	r3, r1
    549c:	781b      	ldrb	r3, [r3, #0]
    549e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    54a2:	ea42 0203 	orr.w	r2, r2, r3
                         (*(file + array_position + 2));
    54a6:	68fb      	ldr	r3, [r7, #12]
    54a8:	f103 0102 	add.w	r1, r3, #2
    54ac:	687b      	ldr	r3, [r7, #4]
    54ae:	440b      	add	r3, r1
    54b0:	781b      	ldrb	r3, [r3, #0]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    54b2:	ea42 0303 	orr.w	r3, r2, r3
                         (*(file + array_position + 1) << 8) |
                         (*(file + array_position + 2));
    54b6:	617b      	str	r3, [r7, #20]
      
      if(length > 0xFFFF)
    54b8:	697a      	ldr	r2, [r7, #20]
    54ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
    54be:	429a      	cmp	r2, r3
    54c0:	d902      	bls.n	54c8 <apply_file+0x68>
      {
         return ERR_LENGTH_OVERFLOW;
    54c2:	f04f 0301 	mov.w	r3, #1
    54c6:	e02b      	b.n	5520 <apply_file+0xc0>
      } 
      
      // Write the SPI data pointed to location (MEMORY_FILE + array_position) with specified length (length)
      pSeqData = (file + array_position + 3);
    54c8:	68fb      	ldr	r3, [r7, #12]
    54ca:	f103 0303 	add.w	r3, r3, #3
    54ce:	687a      	ldr	r2, [r7, #4]
    54d0:	4413      	add	r3, r2
    54d2:	613b      	str	r3, [r7, #16]
      
      // Transfer the Configuration sequence
      ADF_SPI_BLOCK_WRITE(adf_spi,pSeqData,1,(pSeqData+1),(length-4));
    54d4:	f241 4378 	movw	r3, #5240	; 0x1478
    54d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54dc:	681a      	ldr	r2, [r3, #0]
    54de:	693b      	ldr	r3, [r7, #16]
    54e0:	f103 0301 	add.w	r3, r3, #1
    54e4:	6979      	ldr	r1, [r7, #20]
    54e6:	f1a1 0104 	sub.w	r1, r1, #4
    54ea:	9100      	str	r1, [sp, #0]
    54ec:	4610      	mov	r0, r2
    54ee:	6939      	ldr	r1, [r7, #16]
    54f0:	f04f 0201 	mov.w	r2, #1
    54f4:	f000 fa46 	bl	5984 <adf_spi_trans_write>

      // Update the array position to point to the next block
      array_position += length;
    54f8:	68fa      	ldr	r2, [r7, #12]
    54fa:	697b      	ldr	r3, [r7, #20]
    54fc:	4413      	add	r3, r2
    54fe:	60fb      	str	r3, [r7, #12]
    
    }while(array_position < size); // Continue operation until full data file has been written
    5500:	887a      	ldrh	r2, [r7, #2]
    5502:	68fb      	ldr	r3, [r7, #12]
    5504:	429a      	cmp	r2, r3
    5506:	d8be      	bhi.n	5486 <apply_file+0x26>
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    5508:	f241 4378 	movw	r3, #5240	; 0x1478
    550c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5510:	681b      	ldr	r3, [r3, #0]
    5512:	4618      	mov	r0, r3
    5514:	f04f 0100 	mov.w	r1, #0
    5518:	f004 f81a 	bl	9550 <SPI_clear_slave_select>

    return 0;
    551c:	f04f 0300 	mov.w	r3, #0

}
    5520:	4618      	mov	r0, r3
    5522:	f107 0718 	add.w	r7, r7, #24
    5526:	46bd      	mov	sp, r7
    5528:	bd80      	pop	{r7, pc}
    552a:	bf00      	nop

0000552c <config_adf7030>:

uint8_t config_adf7030() {
    552c:	b580      	push	{r7, lr}
    552e:	b088      	sub	sp, #32
    5530:	af00      	add	r7, sp, #0
    //   array_position += length;
    
    // }while(array_position < size); // Continue operation until full data file has been written

    uint8_t ret_val;
    uint8_t en_calib_array[] = {EN_CALIB >> 24,(EN_CALIB >> 16) & 0xFF, (EN_CALIB >> 8) & 0xFF, EN_CALIB & 0xFF};
    5532:	f64b 2364 	movw	r3, #47716	; 0xba64
    5536:	f2c0 0300 	movt	r3, #0
    553a:	681b      	ldr	r3, [r3, #0]
    553c:	61bb      	str	r3, [r7, #24]
    uint8_t en_calib_ar[] = {EN_CALIB & 0xFF, (EN_CALIB >> 8) & 0xFF, (EN_CALIB >> 16) & 0xFF, EN_CALIB >> 24 };
    553e:	f64b 2368 	movw	r3, #47720	; 0xba68
    5542:	f2c0 0300 	movt	r3, #0
    5546:	681b      	ldr	r3, [r3, #0]
    5548:	617b      	str	r3, [r7, #20]
    uint8_t dis_calib_array[] = {DIS_CALIB >> 24,(DIS_CALIB >> 16) & 0xFF, (DIS_CALIB >> 8) & 0xFF, DIS_CALIB & 0xFF};
    554a:	f64b 236c 	movw	r3, #47724	; 0xba6c
    554e:	f2c0 0300 	movt	r3, #0
    5552:	681b      	ldr	r3, [r3, #0]
    5554:	613b      	str	r3, [r7, #16]
    uint8_t dis_calib_ar[] = {DIS_CALIB & 0xFF, (DIS_CALIB >> 8) & 0xFF, (DIS_CALIB >> 16) & 0xFF, DIS_CALIB >> 24};
    5556:	f64b 2370 	movw	r3, #47728	; 0xba70
    555a:	f2c0 0300 	movt	r3, #0
    555e:	681b      	ldr	r3, [r3, #0]
    5560:	60fb      	str	r3, [r7, #12]
    uint8_t read_reg[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    5562:	f04f 0300 	mov.w	r3, #0
    5566:	713b      	strb	r3, [r7, #4]
    5568:	f04f 0300 	mov.w	r3, #0
    556c:	717b      	strb	r3, [r7, #5]
    556e:	f04f 0300 	mov.w	r3, #0
    5572:	71bb      	strb	r3, [r7, #6]
    5574:	f04f 0300 	mov.w	r3, #0
    5578:	71fb      	strb	r3, [r7, #7]
    557a:	f04f 0300 	mov.w	r3, #0
    557e:	723b      	strb	r3, [r7, #8]
    5580:	f04f 0300 	mov.w	r3, #0
    5584:	727b      	strb	r3, [r7, #9]
	uint8_t tries = 0;
    5586:	f04f 0300 	mov.w	r3, #0
    558a:	77fb      	strb	r3, [r7, #31]

    //Apply the configuration file
    ret_val = apply_file(radio_memory_configuration, SIZEOFCONFIG);
    558c:	f240 003c 	movw	r0, #60	; 0x3c
    5590:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5594:	f44f 7136 	mov.w	r1, #728	; 0x2d8
    5598:	f7ff ff62 	bl	5460 <apply_file>
    559c:	4603      	mov	r3, r0
    559e:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    55a0:	7fbb      	ldrb	r3, [r7, #30]
    55a2:	2b00      	cmp	r3, #0
    55a4:	d002      	beq.n	55ac <config_adf7030+0x80>
        return ERR_CONFIG_FILE_FAILED;
    55a6:	f04f 0303 	mov.w	r3, #3
    55aa:	e03a      	b.n	5622 <config_adf7030+0xf6>
    //Enable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,en_calib_ar,4);

//    Issue CMD_CONFIG_DEV command
//    return 0;
    ret_val = adf_send_cmd(CMD_CFG_DEV);
    55ac:	f04f 0085 	mov.w	r0, #133	; 0x85
    55b0:	f000 f8d2 	bl	5758 <adf_send_cmd>
    55b4:	4603      	mov	r3, r0
    55b6:	77bb      	strb	r3, [r7, #30]

	if(ret_val != 0) {
    55b8:	7fbb      	ldrb	r3, [r7, #30]
    55ba:	2b00      	cmp	r3, #0
    55bc:	d002      	beq.n	55c4 <config_adf7030+0x98>
		return 1;
    55be:	f04f 0301 	mov.w	r3, #1
    55c2:	e02e      	b.n	5622 <config_adf7030+0xf6>
//	   }
//   }

//    adf_in_idle();
    //Issue CMD_PHY_ON
    ret_val = adf_send_cmd(CMD_PHY_ON);
    55c4:	f04f 0082 	mov.w	r0, #130	; 0x82
    55c8:	f000 f8c6 	bl	5758 <adf_send_cmd>
    55cc:	4603      	mov	r3, r0
    55ce:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    55d0:	7fbb      	ldrb	r3, [r7, #30]
    55d2:	2b00      	cmp	r3, #0
    55d4:	d00e      	beq.n	55f4 <config_adf7030+0xc8>
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    55d6:	7fbb      	ldrb	r3, [r7, #30]
    55d8:	ea6f 6383 	mvn.w	r3, r3, lsl #26
    55dc:	ea6f 6393 	mvn.w	r3, r3, lsr #26
    55e0:	b2db      	uxtb	r3, r3
    55e2:	e01e      	b.n	5622 <config_adf7030+0xf6>
    }
    while(tries++ < 100) {
    	ret_val = adf_get_state();
    55e4:	f000 fa48 	bl	5a78 <adf_get_state>
    55e8:	4603      	mov	r3, r0
    55ea:	77bb      	strb	r3, [r7, #30]
	   if(ret_val == PHY_ON) {
    55ec:	7fbb      	ldrb	r3, [r7, #30]
    55ee:	2b02      	cmp	r3, #2
    55f0:	d00e      	beq.n	5610 <config_adf7030+0xe4>
    55f2:	e000      	b.n	55f6 <config_adf7030+0xca>
    ret_val = adf_send_cmd(CMD_PHY_ON);
    if(ret_val) {
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    }
    while(tries++ < 100) {
    55f4:	bf00      	nop
    55f6:	7ffb      	ldrb	r3, [r7, #31]
    55f8:	2b63      	cmp	r3, #99	; 0x63
    55fa:	bf8c      	ite	hi
    55fc:	2300      	movhi	r3, #0
    55fe:	2301      	movls	r3, #1
    5600:	b2db      	uxtb	r3, r3
    5602:	7ffa      	ldrb	r2, [r7, #31]
    5604:	f102 0201 	add.w	r2, r2, #1
    5608:	77fa      	strb	r2, [r7, #31]
    560a:	2b00      	cmp	r3, #0
    560c:	d1ea      	bne.n	55e4 <config_adf7030+0xb8>
    560e:	e000      	b.n	5612 <config_adf7030+0xe6>
    	ret_val = adf_get_state();
	   if(ret_val == PHY_ON) {
		   break;
    5610:	bf00      	nop
	   }
   }

	if(tries >= 100) {
    5612:	7ffb      	ldrb	r3, [r7, #31]
    5614:	2b63      	cmp	r3, #99	; 0x63
    5616:	d902      	bls.n	561e <config_adf7030+0xf2>
		return 1;
    5618:	f04f 0301 	mov.w	r3, #1
    561c:	e001      	b.n	5622 <config_adf7030+0xf6>
//    }

    //Disable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);

    return 0;
    561e:	f04f 0300 	mov.w	r3, #0

#else

#endif
}
    5622:	4618      	mov	r0, r3
    5624:	f107 0720 	add.w	r7, r7, #32
    5628:	46bd      	mov	sp, r7
    562a:	bd80      	pop	{r7, pc}

0000562c <adf_write_to_memory>:


uint8_t adf_write_to_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    562c:	b580      	push	{r7, lr}
    562e:	b088      	sub	sp, #32
    5630:	af02      	add	r7, sp, #8
    5632:	60b9      	str	r1, [r7, #8]
    5634:	607a      	str	r2, [r7, #4]
    5636:	603b      	str	r3, [r7, #0]
    5638:	4603      	mov	r3, r0
    563a:	73fb      	strb	r3, [r7, #15]
    //Currently implementing mode1 for testing. Need to implement other modes
    if((mode & WMODE_1) == WMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    563c:	68bb      	ldr	r3, [r7, #8]
    563e:	ea4f 6313 	mov.w	r3, r3, lsr #24
    5642:	b2d8      	uxtb	r0, r3
    5644:	68bb      	ldr	r3, [r7, #8]
    5646:	ea4f 4313 	mov.w	r3, r3, lsr #16
    564a:	b2d9      	uxtb	r1, r3
    564c:	68bb      	ldr	r3, [r7, #8]
    564e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    5652:	b2da      	uxtb	r2, r3
    5654:	68bb      	ldr	r3, [r7, #8]
    5656:	b2db      	uxtb	r3, r3
    5658:	f897 c00f 	ldrb.w	ip, [r7, #15]
    565c:	f887 c010 	strb.w	ip, [r7, #16]
    5660:	7478      	strb	r0, [r7, #17]
    5662:	74b9      	strb	r1, [r7, #18]
    5664:	74fa      	strb	r2, [r7, #19]
    5666:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    5668:	f241 4378 	movw	r3, #5240	; 0x1478
    566c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5670:	681b      	ldr	r3, [r3, #0]
    5672:	4618      	mov	r0, r3
    5674:	f04f 0100 	mov.w	r1, #0
    5678:	f003 ff16 	bl	94a8 <SPI_set_slave_select>
        ADF_SPI_BLOCK_WRITE(adf_spi,cmd_data,5,data,size);
    567c:	f241 4378 	movw	r3, #5240	; 0x1478
    5680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5684:	681a      	ldr	r2, [r3, #0]
    5686:	f107 0310 	add.w	r3, r7, #16
    568a:	6839      	ldr	r1, [r7, #0]
    568c:	9100      	str	r1, [sp, #0]
    568e:	4610      	mov	r0, r2
    5690:	4619      	mov	r1, r3
    5692:	f04f 0205 	mov.w	r2, #5
    5696:	687b      	ldr	r3, [r7, #4]
    5698:	f000 f974 	bl	5984 <adf_spi_trans_write>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    569c:	f241 4378 	movw	r3, #5240	; 0x1478
    56a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56a4:	681b      	ldr	r3, [r3, #0]
    56a6:	4618      	mov	r0, r3
    56a8:	f04f 0100 	mov.w	r1, #0
    56ac:	f003 ff50 	bl	9550 <SPI_clear_slave_select>
    }

    return 0;
    56b0:	f04f 0300 	mov.w	r3, #0
    

}
    56b4:	4618      	mov	r0, r3
    56b6:	f107 0718 	add.w	r7, r7, #24
    56ba:	46bd      	mov	sp, r7
    56bc:	bd80      	pop	{r7, pc}
    56be:	bf00      	nop

000056c0 <adf_read_from_memory>:

uint8_t* adf_read_from_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    56c0:	b580      	push	{r7, lr}
    56c2:	b088      	sub	sp, #32
    56c4:	af02      	add	r7, sp, #8
    56c6:	60b9      	str	r1, [r7, #8]
    56c8:	607a      	str	r2, [r7, #4]
    56ca:	603b      	str	r3, [r7, #0]
    56cc:	4603      	mov	r3, r0
    56ce:	73fb      	strb	r3, [r7, #15]
    if((mode & RMODE_1) == RMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    56d0:	68bb      	ldr	r3, [r7, #8]
    56d2:	ea4f 6313 	mov.w	r3, r3, lsr #24
    56d6:	b2d8      	uxtb	r0, r3
    56d8:	68bb      	ldr	r3, [r7, #8]
    56da:	ea4f 4313 	mov.w	r3, r3, lsr #16
    56de:	b2d9      	uxtb	r1, r3
    56e0:	68bb      	ldr	r3, [r7, #8]
    56e2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    56e6:	b2da      	uxtb	r2, r3
    56e8:	68bb      	ldr	r3, [r7, #8]
    56ea:	b2db      	uxtb	r3, r3
    56ec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    56f0:	f887 c010 	strb.w	ip, [r7, #16]
    56f4:	7478      	strb	r0, [r7, #17]
    56f6:	74b9      	strb	r1, [r7, #18]
    56f8:	74fa      	strb	r2, [r7, #19]
    56fa:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    56fc:	f241 4378 	movw	r3, #5240	; 0x1478
    5700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5704:	681b      	ldr	r3, [r3, #0]
    5706:	4618      	mov	r0, r3
    5708:	f04f 0100 	mov.w	r1, #0
    570c:	f003 fecc 	bl	94a8 <SPI_set_slave_select>
        ADF_SPI_BLOCK_READ(adf_spi,cmd_data,5,data,size+RMODE1_OFFSET);
    5710:	f241 4378 	movw	r3, #5240	; 0x1478
    5714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5718:	681a      	ldr	r2, [r3, #0]
    571a:	683b      	ldr	r3, [r7, #0]
    571c:	f103 0102 	add.w	r1, r3, #2
    5720:	f107 0310 	add.w	r3, r7, #16
    5724:	9100      	str	r1, [sp, #0]
    5726:	4610      	mov	r0, r2
    5728:	4619      	mov	r1, r3
    572a:	f04f 0205 	mov.w	r2, #5
    572e:	687b      	ldr	r3, [r7, #4]
    5730:	f000 f8f4 	bl	591c <adf_spi_trans_read>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    5734:	f241 4378 	movw	r3, #5240	; 0x1478
    5738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    573c:	681b      	ldr	r3, [r3, #0]
    573e:	4618      	mov	r0, r3
    5740:	f04f 0100 	mov.w	r1, #0
    5744:	f003 ff04 	bl	9550 <SPI_clear_slave_select>
    }
    return (data+RMODE1_OFFSET);
    5748:	687b      	ldr	r3, [r7, #4]
    574a:	f103 0302 	add.w	r3, r3, #2
}
    574e:	4618      	mov	r0, r3
    5750:	f107 0718 	add.w	r7, r7, #24
    5754:	46bd      	mov	sp, r7
    5756:	bd80      	pop	{r7, pc}

00005758 <adf_send_cmd>:

uint8_t adf_send_cmd(uint8_t command) {
    5758:	b580      	push	{r7, lr}
    575a:	b086      	sub	sp, #24
    575c:	af02      	add	r7, sp, #8
    575e:	4603      	mov	r3, r0
    5760:	71fb      	strb	r3, [r7, #7]
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    5762:	f241 4378 	movw	r3, #5240	; 0x1478
    5766:	f2c2 0300 	movt	r3, #8192	; 0x2000
    576a:	681b      	ldr	r3, [r3, #0]
    576c:	4618      	mov	r0, r3
    576e:	f04f 0100 	mov.w	r1, #0
    5772:	f003 fe99 	bl	94a8 <SPI_set_slave_select>
    uint8_t check_val = 0,nop = ADF_NOP;
    5776:	f04f 0300 	mov.w	r3, #0
    577a:	73bb      	strb	r3, [r7, #14]
    577c:	f04f 33ff 	mov.w	r3, #4294967295
    5780:	737b      	strb	r3, [r7, #13]
    uint8_t tries = 0;
    5782:	f04f 0300 	mov.w	r3, #0
    5786:	73fb      	strb	r3, [r7, #15]
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    5788:	f241 4378 	movw	r3, #5240	; 0x1478
    578c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5790:	6819      	ldr	r1, [r3, #0]
    5792:	f107 020d 	add.w	r2, r7, #13
    5796:	f107 030e 	add.w	r3, r7, #14
    579a:	f04f 0001 	mov.w	r0, #1
    579e:	9000      	str	r0, [sp, #0]
    57a0:	4608      	mov	r0, r1
    57a2:	4611      	mov	r1, r2
    57a4:	f04f 0201 	mov.w	r2, #1
    57a8:	f000 f8b8 	bl	591c <adf_spi_trans_read>
       if((check_val & CMD_READY) != 0) {
    57ac:	7bbb      	ldrb	r3, [r7, #14]
    57ae:	f003 0320 	and.w	r3, r3, #32
    57b2:	2b00      	cmp	r3, #0
    57b4:	d10c      	bne.n	57d0 <adf_send_cmd+0x78>
           break;
       }
   }while(tries++ < 100);
    57b6:	7bfb      	ldrb	r3, [r7, #15]
    57b8:	2b63      	cmp	r3, #99	; 0x63
    57ba:	bf8c      	ite	hi
    57bc:	2300      	movhi	r3, #0
    57be:	2301      	movls	r3, #1
    57c0:	b2db      	uxtb	r3, r3
    57c2:	7bfa      	ldrb	r2, [r7, #15]
    57c4:	f102 0201 	add.w	r2, r2, #1
    57c8:	73fa      	strb	r2, [r7, #15]
    57ca:	2b00      	cmp	r3, #0
    57cc:	d1dc      	bne.n	5788 <adf_send_cmd+0x30>
    57ce:	e000      	b.n	57d2 <adf_send_cmd+0x7a>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
       if((check_val & CMD_READY) != 0) {
           break;
    57d0:	bf00      	nop
       }
   }while(tries++ < 100);
   if(tries >= 100) {
    57d2:	7bfb      	ldrb	r3, [r7, #15]
    57d4:	2b63      	cmp	r3, #99	; 0x63
    57d6:	d902      	bls.n	57de <adf_send_cmd+0x86>
       return ERR_CMD_FAILED;
    57d8:	f04f 0302 	mov.w	r3, #2
    57dc:	e01d      	b.n	581a <adf_send_cmd+0xc2>
   }

    //Send the command
    ADF_SPI_BLOCK_WRITE(adf_spi,&command, 1, &check_val, 1);
    57de:	f241 4378 	movw	r3, #5240	; 0x1478
    57e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57e6:	6819      	ldr	r1, [r3, #0]
    57e8:	f107 0207 	add.w	r2, r7, #7
    57ec:	f107 030e 	add.w	r3, r7, #14
    57f0:	f04f 0001 	mov.w	r0, #1
    57f4:	9000      	str	r0, [sp, #0]
    57f6:	4608      	mov	r0, r1
    57f8:	4611      	mov	r1, r2
    57fa:	f04f 0201 	mov.w	r2, #1
    57fe:	f000 f8c1 	bl	5984 <adf_spi_trans_write>
    //Using old drivers
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //Using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    5802:	f241 4378 	movw	r3, #5240	; 0x1478
    5806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	4618      	mov	r0, r3
    580e:	f04f 0100 	mov.w	r1, #0
    5812:	f003 fe9d 	bl	9550 <SPI_clear_slave_select>

    return 0;
    5816:	f04f 0300 	mov.w	r3, #0

}
    581a:	4618      	mov	r0, r3
    581c:	f107 0710 	add.w	r7, r7, #16
    5820:	46bd      	mov	sp, r7
    5822:	bd80      	pop	{r7, pc}

00005824 <cmd_ready_set>:

    return 0;

}

uint8_t cmd_ready_set() {
    5824:	b580      	push	{r7, lr}
    5826:	b084      	sub	sp, #16
    5828:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    582a:	f04f 0300 	mov.w	r3, #0
    582e:	71bb      	strb	r3, [r7, #6]
    5830:	f04f 33ff 	mov.w	r3, #4294967295
    5834:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    5836:	f04f 0300 	mov.w	r3, #0
    583a:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    583c:	f241 4378 	movw	r3, #5240	; 0x1478
    5840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5844:	6819      	ldr	r1, [r3, #0]
    5846:	f107 0205 	add.w	r2, r7, #5
    584a:	f107 0306 	add.w	r3, r7, #6
    584e:	f04f 0001 	mov.w	r0, #1
    5852:	9000      	str	r0, [sp, #0]
    5854:	4608      	mov	r0, r1
    5856:	4611      	mov	r1, r2
    5858:	f04f 0201 	mov.w	r2, #1
    585c:	f000 f85e 	bl	591c <adf_spi_trans_read>
        if((check_val & CMD_READY) != 0) {
    5860:	79bb      	ldrb	r3, [r7, #6]
    5862:	f003 0320 	and.w	r3, r3, #32
    5866:	2b00      	cmp	r3, #0
    5868:	d10c      	bne.n	5884 <cmd_ready_set+0x60>
            break;
        }
    }while(tries++ < 100);
    586a:	79fb      	ldrb	r3, [r7, #7]
    586c:	2b63      	cmp	r3, #99	; 0x63
    586e:	bf8c      	ite	hi
    5870:	2300      	movhi	r3, #0
    5872:	2301      	movls	r3, #1
    5874:	b2db      	uxtb	r3, r3
    5876:	79fa      	ldrb	r2, [r7, #7]
    5878:	f102 0201 	add.w	r2, r2, #1
    587c:	71fa      	strb	r2, [r7, #7]
    587e:	2b00      	cmp	r3, #0
    5880:	d1dc      	bne.n	583c <cmd_ready_set+0x18>
    5882:	e000      	b.n	5886 <cmd_ready_set+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & CMD_READY) != 0) {
            break;
    5884:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    5886:	79fb      	ldrb	r3, [r7, #7]
    5888:	2b63      	cmp	r3, #99	; 0x63
    588a:	d902      	bls.n	5892 <cmd_ready_set+0x6e>
        return 1;
    588c:	f04f 0301 	mov.w	r3, #1
    5890:	e001      	b.n	5896 <cmd_ready_set+0x72>
    }
    return 0;
    5892:	f04f 0300 	mov.w	r3, #0
}
    5896:	4618      	mov	r0, r3
    5898:	f107 0708 	add.w	r7, r7, #8
    589c:	46bd      	mov	sp, r7
    589e:	bd80      	pop	{r7, pc}

000058a0 <adf_in_idle>:

uint8_t adf_in_idle() {
    58a0:	b580      	push	{r7, lr}
    58a2:	b084      	sub	sp, #16
    58a4:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    58a6:	f04f 0300 	mov.w	r3, #0
    58aa:	71bb      	strb	r3, [r7, #6]
    58ac:	f04f 33ff 	mov.w	r3, #4294967295
    58b0:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    58b2:	f04f 0300 	mov.w	r3, #0
    58b6:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    58b8:	f241 4378 	movw	r3, #5240	; 0x1478
    58bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58c0:	6819      	ldr	r1, [r3, #0]
    58c2:	f107 0205 	add.w	r2, r7, #5
    58c6:	f107 0306 	add.w	r3, r7, #6
    58ca:	f04f 0001 	mov.w	r0, #1
    58ce:	9000      	str	r0, [sp, #0]
    58d0:	4608      	mov	r0, r1
    58d2:	4611      	mov	r1, r2
    58d4:	f04f 0201 	mov.w	r2, #1
    58d8:	f000 f820 	bl	591c <adf_spi_trans_read>
        if((check_val & 0x04) != 0) {
    58dc:	79bb      	ldrb	r3, [r7, #6]
    58de:	f003 0304 	and.w	r3, r3, #4
    58e2:	2b00      	cmp	r3, #0
    58e4:	d10c      	bne.n	5900 <adf_in_idle+0x60>
            break;
        }
    }while(tries++ < 100);
    58e6:	79fb      	ldrb	r3, [r7, #7]
    58e8:	2b63      	cmp	r3, #99	; 0x63
    58ea:	bf8c      	ite	hi
    58ec:	2300      	movhi	r3, #0
    58ee:	2301      	movls	r3, #1
    58f0:	b2db      	uxtb	r3, r3
    58f2:	79fa      	ldrb	r2, [r7, #7]
    58f4:	f102 0201 	add.w	r2, r2, #1
    58f8:	71fa      	strb	r2, [r7, #7]
    58fa:	2b00      	cmp	r3, #0
    58fc:	d1dc      	bne.n	58b8 <adf_in_idle+0x18>
    58fe:	e000      	b.n	5902 <adf_in_idle+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & 0x04) != 0) {
            break;
    5900:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    5902:	79fb      	ldrb	r3, [r7, #7]
    5904:	2b63      	cmp	r3, #99	; 0x63
    5906:	d902      	bls.n	590e <adf_in_idle+0x6e>
        return 1;
    5908:	f04f 0301 	mov.w	r3, #1
    590c:	e001      	b.n	5912 <adf_in_idle+0x72>
    }
    return 0;
    590e:	f04f 0300 	mov.w	r3, #0
}
    5912:	4618      	mov	r0, r3
    5914:	f107 0708 	add.w	r7, r7, #8
    5918:	46bd      	mov	sp, r7
    591a:	bd80      	pop	{r7, pc}

0000591c <adf_spi_trans_read>:

void adf_spi_trans_read( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * rd_buffer,
    size_t rd_byte_size){
    591c:	b580      	push	{r7, lr}
    591e:	b088      	sub	sp, #32
    5920:	af02      	add	r7, sp, #8
    5922:	60f8      	str	r0, [r7, #12]
    5924:	60b9      	str	r1, [r7, #8]
    5926:	607a      	str	r2, [r7, #4]
    5928:	603b      	str	r3, [r7, #0]

	uint16_t i;
	uint8_t r_buf[6];
	r_buf[0] = 0x00;
    592a:	f04f 0300 	mov.w	r3, #0
    592e:	743b      	strb	r3, [r7, #16]
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);


		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);
    5930:	687b      	ldr	r3, [r7, #4]
    5932:	b29a      	uxth	r2, r3
    5934:	6a3b      	ldr	r3, [r7, #32]
    5936:	b299      	uxth	r1, r3
    5938:	f107 0310 	add.w	r3, r7, #16
    593c:	9100      	str	r1, [sp, #0]
    593e:	68f8      	ldr	r0, [r7, #12]
    5940:	68b9      	ldr	r1, [r7, #8]
    5942:	f003 fe5b 	bl	95fc <SPI_transfer_block>

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    5946:	f04f 0300 	mov.w	r3, #0
    594a:	82fb      	strh	r3, [r7, #22]
    594c:	e011      	b.n	5972 <adf_spi_trans_read+0x56>
		if(i<rd_byte_size){
    594e:	8afa      	ldrh	r2, [r7, #22]
    5950:	6a3b      	ldr	r3, [r7, #32]
    5952:	429a      	cmp	r2, r3
    5954:	d209      	bcs.n	596a <adf_spi_trans_read+0x4e>
			rd_buffer[i] = r_buf[i];
    5956:	8afa      	ldrh	r2, [r7, #22]
    5958:	683b      	ldr	r3, [r7, #0]
    595a:	4413      	add	r3, r2
    595c:	8afa      	ldrh	r2, [r7, #22]
    595e:	f107 0118 	add.w	r1, r7, #24
    5962:	440a      	add	r2, r1
    5964:	f812 2c08 	ldrb.w	r2, [r2, #-8]
    5968:	701a      	strb	r2, [r3, #0]

		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    596a:	8afb      	ldrh	r3, [r7, #22]
    596c:	f103 0301 	add.w	r3, r3, #1
    5970:	82fb      	strh	r3, [r7, #22]
    5972:	8afa      	ldrh	r2, [r7, #22]
    5974:	f240 33e7 	movw	r3, #999	; 0x3e7
    5978:	429a      	cmp	r2, r3
    597a:	d9e8      	bls.n	594e <adf_spi_trans_read+0x32>
		if(i<rd_byte_size){
			rd_buffer[i] = r_buf[i];
		}
	}
}
    597c:	f107 0718 	add.w	r7, r7, #24
    5980:	46bd      	mov	sp, r7
    5982:	bd80      	pop	{r7, pc}

00005984 <adf_spi_trans_write>:

void adf_spi_trans_write( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * wr_buffer,
    size_t wr_byte_size){
    5984:	b580      	push	{r7, lr}
    5986:	b0d2      	sub	sp, #328	; 0x148
    5988:	af02      	add	r7, sp, #8
    598a:	f107 0c0c 	add.w	ip, r7, #12
    598e:	f8cc 0000 	str.w	r0, [ip]
    5992:	f107 0008 	add.w	r0, r7, #8
    5996:	6001      	str	r1, [r0, #0]
    5998:	f107 0104 	add.w	r1, r7, #4
    599c:	600a      	str	r2, [r1, #0]
    599e:	463a      	mov	r2, r7
    59a0:	6013      	str	r3, [r2, #0]

	uint8_t data[300];
	uint16_t i = 0;
    59a2:	f04f 0300 	mov.w	r3, #0
    59a6:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e

	for(;i<cmd_byte_size;i++){
    59aa:	e011      	b.n	59d0 <adf_spi_trans_write+0x4c>
		data[i] = cmd_buffer[i];
    59ac:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    59b0:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    59b4:	f107 0208 	add.w	r2, r7, #8
    59b8:	6812      	ldr	r2, [r2, #0]
    59ba:	440a      	add	r2, r1
    59bc:	7811      	ldrb	r1, [r2, #0]
    59be:	f107 0210 	add.w	r2, r7, #16
    59c2:	54d1      	strb	r1, [r2, r3]
    size_t wr_byte_size){

	uint8_t data[300];
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
    59c4:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    59c8:	f103 0301 	add.w	r3, r3, #1
    59cc:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    59d0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    59d4:	f107 0304 	add.w	r3, r7, #4
    59d8:	681b      	ldr	r3, [r3, #0]
    59da:	429a      	cmp	r2, r3
    59dc:	d3e6      	bcc.n	59ac <adf_spi_trans_write+0x28>
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    59de:	e015      	b.n	5a0c <adf_spi_trans_write+0x88>
		data[i] = wr_buffer[i-cmd_byte_size];
    59e0:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    59e4:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    59e8:	f107 0204 	add.w	r2, r7, #4
    59ec:	6812      	ldr	r2, [r2, #0]
    59ee:	ebc2 0101 	rsb	r1, r2, r1
    59f2:	463a      	mov	r2, r7
    59f4:	6812      	ldr	r2, [r2, #0]
    59f6:	440a      	add	r2, r1
    59f8:	7811      	ldrb	r1, [r2, #0]
    59fa:	f107 0210 	add.w	r2, r7, #16
    59fe:	54d1      	strb	r1, [r2, r3]
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    5a00:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    5a04:	f103 0301 	add.w	r3, r3, #1
    5a08:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    5a0c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    5a10:	f107 0304 	add.w	r3, r7, #4
    5a14:	6819      	ldr	r1, [r3, #0]
    5a16:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    5a1a:	440b      	add	r3, r1
    5a1c:	429a      	cmp	r2, r3
    5a1e:	d3df      	bcc.n	59e0 <adf_spi_trans_write+0x5c>
//	MSS_GPIO_set_output(MSS_GPIO_3, 0);
//	SPI_block_write(this_spi, cmd_buffer, cmd_byte_size, wr_buffer, wr_byte_size);
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);
	SPI_transfer_block(this_spi,data,cmd_byte_size + wr_byte_size,0,0);
    5a20:	f107 0304 	add.w	r3, r7, #4
    5a24:	681b      	ldr	r3, [r3, #0]
    5a26:	b29a      	uxth	r2, r3
    5a28:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    5a2c:	b29b      	uxth	r3, r3
    5a2e:	4413      	add	r3, r2
    5a30:	b29b      	uxth	r3, r3
    5a32:	f107 010c 	add.w	r1, r7, #12
    5a36:	f107 0210 	add.w	r2, r7, #16
    5a3a:	f04f 0000 	mov.w	r0, #0
    5a3e:	9000      	str	r0, [sp, #0]
    5a40:	6808      	ldr	r0, [r1, #0]
    5a42:	4611      	mov	r1, r2
    5a44:	461a      	mov	r2, r3
    5a46:	f04f 0300 	mov.w	r3, #0
    5a4a:	f003 fdd7 	bl	95fc <SPI_transfer_block>
//	SPI_transfer_block(this_spi,wr_buffer,wr_byte_size,0,0);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    5a4e:	f04f 0300 	mov.w	r3, #0
    5a52:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    5a56:	e005      	b.n	5a64 <adf_spi_trans_write+0xe0>
    5a58:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    5a5c:	f103 0301 	add.w	r3, r3, #1
    5a60:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    5a64:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    5a68:	f240 33e7 	movw	r3, #999	; 0x3e7
    5a6c:	429a      	cmp	r2, r3
    5a6e:	d9f3      	bls.n	5a58 <adf_spi_trans_write+0xd4>

	}
}
    5a70:	f507 77a0 	add.w	r7, r7, #320	; 0x140
    5a74:	46bd      	mov	sp, r7
    5a76:	bd80      	pop	{r7, pc}

00005a78 <adf_get_state>:

uint8_t adf_get_state() {
    5a78:	b580      	push	{r7, lr}
    5a7a:	b082      	sub	sp, #8
    5a7c:	af00      	add	r7, sp, #0
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    5a7e:	f04f 0300 	mov.w	r3, #0
    5a82:	703b      	strb	r3, [r7, #0]
    5a84:	f04f 0300 	mov.w	r3, #0
    5a88:	707b      	strb	r3, [r7, #1]
    5a8a:	f04f 0300 	mov.w	r3, #0
    5a8e:	70bb      	strb	r3, [r7, #2]
    5a90:	f04f 0300 	mov.w	r3, #0
    5a94:	70fb      	strb	r3, [r7, #3]
    5a96:	f04f 0300 	mov.w	r3, #0
    5a9a:	713b      	strb	r3, [r7, #4]
    5a9c:	f04f 0300 	mov.w	r3, #0
    5aa0:	717b      	strb	r3, [r7, #5]
    uint8_t curr_mode = 0;
    5aa2:	f04f 0300 	mov.w	r3, #0
    5aa6:	71bb      	strb	r3, [r7, #6]
	uint8_t tries = 0;
    5aa8:	f04f 0300 	mov.w	r3, #0
    5aac:	71fb      	strb	r3, [r7, #7]
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    5aae:	e014      	b.n	5ada <adf_get_state+0x62>
    	adf_read_from_memory(RMODE_1,MISC_FW,misc_fw,4);
    5ab0:	463b      	mov	r3, r7
    5ab2:	f04f 0078 	mov.w	r0, #120	; 0x78
    5ab6:	f244 21b4 	movw	r1, #17076	; 0x42b4
    5aba:	f2c4 0100 	movt	r1, #16384	; 0x4000
    5abe:	461a      	mov	r2, r3
    5ac0:	f04f 0304 	mov.w	r3, #4
    5ac4:	f7ff fdfc 	bl	56c0 <adf_read_from_memory>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2 || misc_fw[0] == 0x00){
    5ac8:	783b      	ldrb	r3, [r7, #0]
    5aca:	2be2      	cmp	r3, #226	; 0xe2
    5acc:	d017      	beq.n	5afe <adf_get_state+0x86>
    5ace:	783b      	ldrb	r3, [r7, #0]
    5ad0:	2ba2      	cmp	r3, #162	; 0xa2
    5ad2:	d014      	beq.n	5afe <adf_get_state+0x86>
    5ad4:	783b      	ldrb	r3, [r7, #0]
    5ad6:	2b00      	cmp	r3, #0
    5ad8:	d011      	beq.n	5afe <adf_get_state+0x86>

uint8_t adf_get_state() {
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    uint8_t curr_mode = 0;
	uint8_t tries = 0;
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    5ada:	783b      	ldrb	r3, [r7, #0]
    5adc:	2be4      	cmp	r3, #228	; 0xe4
    5ade:	d00e      	beq.n	5afe <adf_get_state+0x86>
    5ae0:	783b      	ldrb	r3, [r7, #0]
    5ae2:	2ba4      	cmp	r3, #164	; 0xa4
    5ae4:	d00b      	beq.n	5afe <adf_get_state+0x86>
    5ae6:	79fb      	ldrb	r3, [r7, #7]
    5ae8:	2b63      	cmp	r3, #99	; 0x63
    5aea:	bf8c      	ite	hi
    5aec:	2300      	movhi	r3, #0
    5aee:	2301      	movls	r3, #1
    5af0:	b2db      	uxtb	r3, r3
    5af2:	79fa      	ldrb	r2, [r7, #7]
    5af4:	f102 0201 	add.w	r2, r2, #1
    5af8:	71fa      	strb	r2, [r7, #7]
    5afa:	2b00      	cmp	r3, #0
    5afc:	d1d8      	bne.n	5ab0 <adf_get_state+0x38>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2 || misc_fw[0] == 0x00){
    		break;
    	}
    }
	//PHY SLEEP is zero. Need to discuss what to return when tries goes out of limits
    curr_mode = misc_fw[4] & 0x3F;
    5afe:	793b      	ldrb	r3, [r7, #4]
    5b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5b04:	71bb      	strb	r3, [r7, #6]
    return curr_mode;
    5b06:	79bb      	ldrb	r3, [r7, #6]
}
    5b08:	4618      	mov	r0, r3
    5b0a:	f107 0708 	add.w	r7, r7, #8
    5b0e:	46bd      	mov	sp, r7
    5b10:	bd80      	pop	{r7, pc}
    5b12:	bf00      	nop

00005b14 <get_rssi_data>:
	while(cmd_buff[0] == 0x00){
		adf_read_from_memory(RMODE_1, RX_BUFFER, cmd_buff, 4);
	}
}

void get_rssi_data(uint16_t* rssi){
    5b14:	b580      	push	{r7, lr}
    5b16:	b084      	sub	sp, #16
    5b18:	af00      	add	r7, sp, #0
    5b1a:	6078      	str	r0, [r7, #4]

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;
    5b1c:	f04f 0300 	mov.w	r3, #0
    5b20:	723b      	strb	r3, [r7, #8]

	while(rx_buf[0] == 0x00){
    5b22:	e00c      	b.n	5b3e <get_rssi_data+0x2a>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
    5b24:	f107 0308 	add.w	r3, r7, #8
    5b28:	f04f 0078 	mov.w	r0, #120	; 0x78
    5b2c:	f240 5138 	movw	r1, #1336	; 0x538
    5b30:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5b34:	461a      	mov	r2, r3
    5b36:	f04f 0304 	mov.w	r3, #4
    5b3a:	f7ff fdc1 	bl	56c0 <adf_read_from_memory>
void get_rssi_data(uint16_t* rssi){

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;

	while(rx_buf[0] == 0x00){
    5b3e:	7a3b      	ldrb	r3, [r7, #8]
    5b40:	2b00      	cmp	r3, #0
    5b42:	d0ef      	beq.n	5b24 <get_rssi_data+0x10>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[2] & 0x07) << 8) + rx_buf[3];
    5b44:	7abb      	ldrb	r3, [r7, #10]
    5b46:	f003 0307 	and.w	r3, r3, #7
    5b4a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5b4e:	b29a      	uxth	r2, r3
    5b50:	7afb      	ldrb	r3, [r7, #11]
    5b52:	4413      	add	r3, r2
    5b54:	b29a      	uxth	r2, r3
    5b56:	687b      	ldr	r3, [r7, #4]
    5b58:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    5b5a:	687b      	ldr	r3, [r7, #4]
    5b5c:	881b      	ldrh	r3, [r3, #0]
    5b5e:	f1c3 0300 	rsb	r3, r3, #0
    5b62:	b29b      	uxth	r3, r3
    5b64:	b29a      	uxth	r2, r3
    5b66:	687b      	ldr	r3, [r7, #4]
    5b68:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    5b6a:	687b      	ldr	r3, [r7, #4]
    5b6c:	881b      	ldrh	r3, [r3, #0]
    5b6e:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5b72:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5b76:	687a      	ldr	r2, [r7, #4]
    5b78:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    5b7a:	687b      	ldr	r3, [r7, #4]
    5b7c:	881b      	ldrh	r3, [r3, #0]
    5b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    5b82:	d906      	bls.n	5b92 <get_rssi_data+0x7e>
		*rssi = *rssi - 2048;
    5b84:	687b      	ldr	r3, [r7, #4]
    5b86:	881b      	ldrh	r3, [r3, #0]
    5b88:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    5b8c:	b29a      	uxth	r2, r3
    5b8e:	687b      	ldr	r3, [r7, #4]
    5b90:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    5b92:	687b      	ldr	r3, [r7, #4]
    5b94:	881b      	ldrh	r3, [r3, #0]
    5b96:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5b9a:	b29a      	uxth	r2, r3
    5b9c:	687b      	ldr	r3, [r7, #4]
    5b9e:	801a      	strh	r2, [r3, #0]

}
    5ba0:	f107 0710 	add.w	r7, r7, #16
    5ba4:	46bd      	mov	sp, r7
    5ba6:	bd80      	pop	{r7, pc}

00005ba8 <get_rssi_cca_data>:
	temp[0] = rx_buf[5];
	temp[1] = rx_buf[4] & 0x0F;

}

void get_rssi_cca_data(uint16_t* rssi){
    5ba8:	b580      	push	{r7, lr}
    5baa:	b084      	sub	sp, #16
    5bac:	af00      	add	r7, sp, #0
    5bae:	6078      	str	r0, [r7, #4]
	uint8_t rx_buf[6];
	//uint16_t rssi;
	rx_buf[0] = 0x00;
    5bb0:	f04f 0300 	mov.w	r3, #0
    5bb4:	723b      	strb	r3, [r7, #8]
	uint8_t state;

	adf_send_cmd(CMD_PHY_CCA);
    5bb6:	f04f 0086 	mov.w	r0, #134	; 0x86
    5bba:	f7ff fdcd 	bl	5758 <adf_send_cmd>

	state = adf_get_state();
    5bbe:	f7ff ff5b 	bl	5a78 <adf_get_state>
    5bc2:	4603      	mov	r3, r0
    5bc4:	73fb      	strb	r3, [r7, #15]

	while(state != 2){
    5bc6:	e003      	b.n	5bd0 <get_rssi_cca_data+0x28>
		state = adf_get_state();
    5bc8:	f7ff ff56 	bl	5a78 <adf_get_state>
    5bcc:	4603      	mov	r3, r0
    5bce:	73fb      	strb	r3, [r7, #15]

	adf_send_cmd(CMD_PHY_CCA);

	state = adf_get_state();

	while(state != 2){
    5bd0:	7bfb      	ldrb	r3, [r7, #15]
    5bd2:	2b02      	cmp	r3, #2
    5bd4:	d1f8      	bne.n	5bc8 <get_rssi_cca_data+0x20>
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
    5bd6:	e00c      	b.n	5bf2 <get_rssi_cca_data+0x4a>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
    5bd8:	f107 0308 	add.w	r3, r7, #8
    5bdc:	f04f 0078 	mov.w	r0, #120	; 0x78
    5be0:	f240 317c 	movw	r1, #892	; 0x37c
    5be4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5be8:	461a      	mov	r2, r3
    5bea:	f04f 0304 	mov.w	r3, #4
    5bee:	f7ff fd67 	bl	56c0 <adf_read_from_memory>

	while(state != 2){
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
    5bf2:	7a3b      	ldrb	r3, [r7, #8]
    5bf4:	2b00      	cmp	r3, #0
    5bf6:	d0ef      	beq.n	5bd8 <get_rssi_cca_data+0x30>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[4] & 0x07) << 8) + rx_buf[5];
    5bf8:	7b3b      	ldrb	r3, [r7, #12]
    5bfa:	f003 0307 	and.w	r3, r3, #7
    5bfe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5c02:	b29a      	uxth	r2, r3
    5c04:	7b7b      	ldrb	r3, [r7, #13]
    5c06:	4413      	add	r3, r2
    5c08:	b29a      	uxth	r2, r3
    5c0a:	687b      	ldr	r3, [r7, #4]
    5c0c:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    5c0e:	687b      	ldr	r3, [r7, #4]
    5c10:	881b      	ldrh	r3, [r3, #0]
    5c12:	f1c3 0300 	rsb	r3, r3, #0
    5c16:	b29b      	uxth	r3, r3
    5c18:	b29a      	uxth	r2, r3
    5c1a:	687b      	ldr	r3, [r7, #4]
    5c1c:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    5c1e:	687b      	ldr	r3, [r7, #4]
    5c20:	881b      	ldrh	r3, [r3, #0]
    5c22:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5c26:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5c2a:	687a      	ldr	r2, [r7, #4]
    5c2c:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    5c2e:	687b      	ldr	r3, [r7, #4]
    5c30:	881b      	ldrh	r3, [r3, #0]
    5c32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    5c36:	d906      	bls.n	5c46 <get_rssi_cca_data+0x9e>
		*rssi = *rssi - 2048;
    5c38:	687b      	ldr	r3, [r7, #4]
    5c3a:	881b      	ldrh	r3, [r3, #0]
    5c3c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    5c40:	b29a      	uxth	r2, r3
    5c42:	687b      	ldr	r3, [r7, #4]
    5c44:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    5c46:	687b      	ldr	r3, [r7, #4]
    5c48:	881b      	ldrh	r3, [r3, #0]
    5c4a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5c4e:	b29a      	uxth	r2, r3
    5c50:	687b      	ldr	r3, [r7, #4]
    5c52:	801a      	strh	r2, [r3, #0]

}
    5c54:	f107 0710 	add.w	r7, r7, #16
    5c58:	46bd      	mov	sp, r7
    5c5a:	bd80      	pop	{r7, pc}

00005c5c <get_preamble_pkt>:


	return 0;
}

uint8_t get_preamble_pkt(){
    5c5c:	b580      	push	{r7, lr}
    5c5e:	b082      	sub	sp, #8
    5c60:	af00      	add	r7, sp, #0
	uint8_t pre[6];
	uint8_t preamble;

	adf_read_from_memory(RMODE_1, PREAMBLE_READ_REG, pre, 4);
    5c62:	463b      	mov	r3, r7
    5c64:	f04f 0078 	mov.w	r0, #120	; 0x78
    5c68:	f240 5104 	movw	r1, #1284	; 0x504
    5c6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5c70:	461a      	mov	r2, r3
    5c72:	f04f 0304 	mov.w	r3, #4
    5c76:	f7ff fd23 	bl	56c0 <adf_read_from_memory>
	preamble = pre[3];
    5c7a:	78fb      	ldrb	r3, [r7, #3]
    5c7c:	71fb      	strb	r3, [r7, #7]

	return preamble;
    5c7e:	79fb      	ldrb	r3, [r7, #7]
}
    5c80:	4618      	mov	r0, r3
    5c82:	f107 0708 	add.w	r7, r7, #8
    5c86:	46bd      	mov	sp, r7
    5c88:	bd80      	pop	{r7, pc}
    5c8a:	bf00      	nop

00005c8c <get_sync_word>:

uint32_t get_sync_word(){
    5c8c:	b580      	push	{r7, lr}
    5c8e:	b084      	sub	sp, #16
    5c90:	af00      	add	r7, sp, #0
	uint8_t sw[6];
	uint32_t sync_word;

	adf_read_from_memory(RMODE_1, SYNC_WORD_READ_REG, sw, 4);
    5c92:	f107 0304 	add.w	r3, r7, #4
    5c96:	f04f 0078 	mov.w	r0, #120	; 0x78
    5c9a:	f240 5114 	movw	r1, #1300	; 0x514
    5c9e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5ca2:	461a      	mov	r2, r3
    5ca4:	f04f 0304 	mov.w	r3, #4
    5ca8:	f7ff fd0a 	bl	56c0 <adf_read_from_memory>
	sync_word = (sw[2] << 24) | (sw[3] << 16) | (sw[4] << 8) | (sw[5]);
    5cac:	79bb      	ldrb	r3, [r7, #6]
    5cae:	ea4f 6203 	mov.w	r2, r3, lsl #24
    5cb2:	79fb      	ldrb	r3, [r7, #7]
    5cb4:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5cb8:	ea42 0203 	orr.w	r2, r2, r3
    5cbc:	7a3b      	ldrb	r3, [r7, #8]
    5cbe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5cc2:	ea42 0203 	orr.w	r2, r2, r3
    5cc6:	7a7b      	ldrb	r3, [r7, #9]
    5cc8:	ea42 0303 	orr.w	r3, r2, r3
    5ccc:	60fb      	str	r3, [r7, #12]

	return sync_word;
    5cce:	68fb      	ldr	r3, [r7, #12]
}
    5cd0:	4618      	mov	r0, r3
    5cd2:	f107 0710 	add.w	r7, r7, #16
    5cd6:	46bd      	mov	sp, r7
    5cd8:	bd80      	pop	{r7, pc}
    5cda:	bf00      	nop

00005cdc <get_freq>:

uint32_t get_freq(){
    5cdc:	b580      	push	{r7, lr}
    5cde:	b084      	sub	sp, #16
    5ce0:	af00      	add	r7, sp, #0
	uint8_t fre[6];
	uint32_t frequency;

	adf_read_from_memory(RMODE_1, PROFILE_CH_FREQ, fre, 4);
    5ce2:	f107 0304 	add.w	r3, r7, #4
    5ce6:	f04f 0078 	mov.w	r0, #120	; 0x78
    5cea:	f240 21ec 	movw	r1, #748	; 0x2ec
    5cee:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5cf2:	461a      	mov	r2, r3
    5cf4:	f04f 0304 	mov.w	r3, #4
    5cf8:	f7ff fce2 	bl	56c0 <adf_read_from_memory>
	frequency = (fre[2] << 24) | (fre[3] << 16) | (fre[4] << 8) | (fre[5]);
    5cfc:	79bb      	ldrb	r3, [r7, #6]
    5cfe:	ea4f 6203 	mov.w	r2, r3, lsl #24
    5d02:	79fb      	ldrb	r3, [r7, #7]
    5d04:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5d08:	ea42 0203 	orr.w	r2, r2, r3
    5d0c:	7a3b      	ldrb	r3, [r7, #8]
    5d0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5d12:	ea42 0203 	orr.w	r2, r2, r3
    5d16:	7a7b      	ldrb	r3, [r7, #9]
    5d18:	ea42 0303 	orr.w	r3, r2, r3
    5d1c:	60fb      	str	r3, [r7, #12]

	return frequency;
    5d1e:	68fb      	ldr	r3, [r7, #12]
}
    5d20:	4618      	mov	r0, r3
    5d22:	f107 0710 	add.w	r7, r7, #16
    5d26:	46bd      	mov	sp, r7
    5d28:	bd80      	pop	{r7, pc}
    5d2a:	bf00      	nop

00005d2c <HW_set_32bit_reg>:
    5d2c:	6001      	str	r1, [r0, #0]
    5d2e:	4770      	bx	lr

00005d30 <HW_get_32bit_reg>:
    5d30:	6800      	ldr	r0, [r0, #0]
    5d32:	4770      	bx	lr

00005d34 <HW_set_32bit_reg_field>:
    5d34:	b50e      	push	{r1, r2, r3, lr}
    5d36:	fa03 f301 	lsl.w	r3, r3, r1
    5d3a:	ea03 0302 	and.w	r3, r3, r2
    5d3e:	6801      	ldr	r1, [r0, #0]
    5d40:	ea6f 0202 	mvn.w	r2, r2
    5d44:	ea01 0102 	and.w	r1, r1, r2
    5d48:	ea41 0103 	orr.w	r1, r1, r3
    5d4c:	6001      	str	r1, [r0, #0]
    5d4e:	bd0e      	pop	{r1, r2, r3, pc}

00005d50 <HW_get_32bit_reg_field>:
    5d50:	6800      	ldr	r0, [r0, #0]
    5d52:	ea00 0002 	and.w	r0, r0, r2
    5d56:	fa20 f001 	lsr.w	r0, r0, r1
    5d5a:	4770      	bx	lr

00005d5c <HW_set_16bit_reg>:
    5d5c:	8001      	strh	r1, [r0, #0]
    5d5e:	4770      	bx	lr

00005d60 <HW_get_16bit_reg>:
    5d60:	8800      	ldrh	r0, [r0, #0]
    5d62:	4770      	bx	lr

00005d64 <HW_set_16bit_reg_field>:
    5d64:	b50e      	push	{r1, r2, r3, lr}
    5d66:	fa03 f301 	lsl.w	r3, r3, r1
    5d6a:	ea03 0302 	and.w	r3, r3, r2
    5d6e:	8801      	ldrh	r1, [r0, #0]
    5d70:	ea6f 0202 	mvn.w	r2, r2
    5d74:	ea01 0102 	and.w	r1, r1, r2
    5d78:	ea41 0103 	orr.w	r1, r1, r3
    5d7c:	8001      	strh	r1, [r0, #0]
    5d7e:	bd0e      	pop	{r1, r2, r3, pc}

00005d80 <HW_get_16bit_reg_field>:
    5d80:	8800      	ldrh	r0, [r0, #0]
    5d82:	ea00 0002 	and.w	r0, r0, r2
    5d86:	fa20 f001 	lsr.w	r0, r0, r1
    5d8a:	4770      	bx	lr

00005d8c <HW_set_8bit_reg>:
    5d8c:	7001      	strb	r1, [r0, #0]
    5d8e:	4770      	bx	lr

00005d90 <HW_get_8bit_reg>:
    5d90:	7800      	ldrb	r0, [r0, #0]
    5d92:	4770      	bx	lr

00005d94 <HW_set_8bit_reg_field>:
    5d94:	b50e      	push	{r1, r2, r3, lr}
    5d96:	fa03 f301 	lsl.w	r3, r3, r1
    5d9a:	ea03 0302 	and.w	r3, r3, r2
    5d9e:	7801      	ldrb	r1, [r0, #0]
    5da0:	ea6f 0202 	mvn.w	r2, r2
    5da4:	ea01 0102 	and.w	r1, r1, r2
    5da8:	ea41 0103 	orr.w	r1, r1, r3
    5dac:	7001      	strb	r1, [r0, #0]
    5dae:	bd0e      	pop	{r1, r2, r3, pc}

00005db0 <HW_get_8bit_reg_field>:
    5db0:	7800      	ldrb	r0, [r0, #0]
    5db2:	ea00 0002 	and.w	r0, r0, r2
    5db6:	fa20 f001 	lsr.w	r0, r0, r1
    5dba:	4770      	bx	lr

00005dbc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    5dbc:	b480      	push	{r7}
    5dbe:	b083      	sub	sp, #12
    5dc0:	af00      	add	r7, sp, #0
    5dc2:	4603      	mov	r3, r0
    5dc4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    5dc6:	f24e 1300 	movw	r3, #57600	; 0xe100
    5dca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    5dce:	f997 2007 	ldrsb.w	r2, [r7, #7]
    5dd2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    5dd6:	79f9      	ldrb	r1, [r7, #7]
    5dd8:	f001 011f 	and.w	r1, r1, #31
    5ddc:	f04f 0001 	mov.w	r0, #1
    5de0:	fa00 f101 	lsl.w	r1, r0, r1
    5de4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    5de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    5dec:	f107 070c 	add.w	r7, r7, #12
    5df0:	46bd      	mov	sp, r7
    5df2:	bc80      	pop	{r7}
    5df4:	4770      	bx	lr
    5df6:	bf00      	nop

00005df8 <set_bit_reg8>:
static __INLINE void set_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5df8:	b480      	push	{r7}
    5dfa:	b083      	sub	sp, #12
    5dfc:	af00      	add	r7, sp, #0
    5dfe:	6078      	str	r0, [r7, #4]
    5e00:	460b      	mov	r3, r1
    5e02:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x1;
    5e04:	687b      	ldr	r3, [r7, #4]
    5e06:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5e0a:	687b      	ldr	r3, [r7, #4]
    5e0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e10:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5e14:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5e18:	441a      	add	r2, r3
    5e1a:	78fb      	ldrb	r3, [r7, #3]
    5e1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5e20:	4413      	add	r3, r2
    5e22:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5e26:	f04f 0201 	mov.w	r2, #1
    5e2a:	601a      	str	r2, [r3, #0]
}
    5e2c:	f107 070c 	add.w	r7, r7, #12
    5e30:	46bd      	mov	sp, r7
    5e32:	bc80      	pop	{r7}
    5e34:	4770      	bx	lr
    5e36:	bf00      	nop

00005e38 <clear_bit_reg8>:
static __INLINE void clear_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5e38:	b480      	push	{r7}
    5e3a:	b083      	sub	sp, #12
    5e3c:	af00      	add	r7, sp, #0
    5e3e:	6078      	str	r0, [r7, #4]
    5e40:	460b      	mov	r3, r1
    5e42:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x0;
    5e44:	687b      	ldr	r3, [r7, #4]
    5e46:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5e4a:	687b      	ldr	r3, [r7, #4]
    5e4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5e54:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5e58:	441a      	add	r2, r3
    5e5a:	78fb      	ldrb	r3, [r7, #3]
    5e5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5e60:	4413      	add	r3, r2
    5e62:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5e66:	f04f 0200 	mov.w	r2, #0
    5e6a:	601a      	str	r2, [r3, #0]
}
    5e6c:	f107 070c 	add.w	r7, r7, #12
    5e70:	46bd      	mov	sp, r7
    5e72:	bc80      	pop	{r7}
    5e74:	4770      	bx	lr
    5e76:	bf00      	nop

00005e78 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5e78:	b480      	push	{r7}
    5e7a:	b083      	sub	sp, #12
    5e7c:	af00      	add	r7, sp, #0
    5e7e:	6078      	str	r0, [r7, #4]
    5e80:	460b      	mov	r3, r1
    5e82:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
    5e84:	687b      	ldr	r3, [r7, #4]
    5e86:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5e8a:	687b      	ldr	r3, [r7, #4]
    5e8c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e90:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5e94:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5e98:	441a      	add	r2, r3
    5e9a:	78fb      	ldrb	r3, [r7, #3]
    5e9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5ea0:	4413      	add	r3, r2
    5ea2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5ea6:	681b      	ldr	r3, [r3, #0]
    5ea8:	b2db      	uxtb	r3, r3
}
    5eaa:	4618      	mov	r0, r3
    5eac:	f107 070c 	add.w	r7, r7, #12
    5eb0:	46bd      	mov	sp, r7
    5eb2:	bc80      	pop	{r7}
    5eb4:	4770      	bx	lr
    5eb6:	bf00      	nop

00005eb8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
    5eb8:	b580      	push	{r7, lr}
    5eba:	b084      	sub	sp, #16
    5ebc:	af00      	add	r7, sp, #0
    5ebe:	60f8      	str	r0, [r7, #12]
    5ec0:	60b9      	str	r1, [r7, #8]
    5ec2:	4613      	mov	r3, r2
    5ec4:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5ec6:	68fa      	ldr	r2, [r7, #12]
    5ec8:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ed0:	429a      	cmp	r2, r3
    5ed2:	d007      	beq.n	5ee4 <MSS_UART_init+0x2c>
    5ed4:	68fa      	ldr	r2, [r7, #12]
    5ed6:	f241 4380 	movw	r3, #5248	; 0x1480
    5eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ede:	429a      	cmp	r2, r3
    5ee0:	d000      	beq.n	5ee4 <MSS_UART_init+0x2c>
    5ee2:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
    5ee4:	79fb      	ldrb	r3, [r7, #7]
    5ee6:	68f8      	ldr	r0, [r7, #12]
    5ee8:	68b9      	ldr	r1, [r7, #8]
    5eea:	461a      	mov	r2, r3
    5eec:	f000 f988 	bl	6200 <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
    5ef0:	68fb      	ldr	r3, [r7, #12]
    5ef2:	681b      	ldr	r3, [r3, #0]
    5ef4:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5ef8:	4618      	mov	r0, r3
    5efa:	f04f 0103 	mov.w	r1, #3
    5efe:	f7ff ff9b 	bl	5e38 <clear_bit_reg8>

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
    5f02:	68fb      	ldr	r3, [r7, #12]
    5f04:	681b      	ldr	r3, [r3, #0]
    5f06:	f103 0334 	add.w	r3, r3, #52	; 0x34
    5f0a:	4618      	mov	r0, r3
    5f0c:	f04f 0102 	mov.w	r1, #2
    5f10:	f7ff ff92 	bl	5e38 <clear_bit_reg8>

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
    5f14:	68fb      	ldr	r3, [r7, #12]
    5f16:	681b      	ldr	r3, [r3, #0]
    5f18:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5f1c:	4618      	mov	r0, r3
    5f1e:	f04f 0100 	mov.w	r1, #0
    5f22:	f7ff ff89 	bl	5e38 <clear_bit_reg8>

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
    5f26:	68fa      	ldr	r2, [r7, #12]
    5f28:	f246 6399 	movw	r3, #26265	; 0x6699
    5f2c:	f2c0 0300 	movt	r3, #0
    5f30:	6253      	str	r3, [r2, #36]	; 0x24
}
    5f32:	f107 0710 	add.w	r7, r7, #16
    5f36:	46bd      	mov	sp, r7
    5f38:	bd80      	pop	{r7, pc}
    5f3a:	bf00      	nop

00005f3c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    5f3c:	b480      	push	{r7}
    5f3e:	b089      	sub	sp, #36	; 0x24
    5f40:	af00      	add	r7, sp, #0
    5f42:	60f8      	str	r0, [r7, #12]
    5f44:	60b9      	str	r1, [r7, #8]
    5f46:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0u;
    5f48:	f04f 0300 	mov.w	r3, #0
    5f4c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5f4e:	68fa      	ldr	r2, [r7, #12]
    5f50:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f58:	429a      	cmp	r2, r3
    5f5a:	d007      	beq.n	5f6c <MSS_UART_polled_tx+0x30>
    5f5c:	68fa      	ldr	r2, [r7, #12]
    5f5e:	f241 4380 	movw	r3, #5248	; 0x1480
    5f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f66:	429a      	cmp	r2, r3
    5f68:	d000      	beq.n	5f6c <MSS_UART_polled_tx+0x30>
    5f6a:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
    5f6c:	68bb      	ldr	r3, [r7, #8]
    5f6e:	2b00      	cmp	r3, #0
    5f70:	d100      	bne.n	5f74 <MSS_UART_polled_tx+0x38>
    5f72:	be00      	bkpt	0x0000
    ASSERT(tx_size > 0u);
    5f74:	687b      	ldr	r3, [r7, #4]
    5f76:	2b00      	cmp	r3, #0
    5f78:	d100      	bne.n	5f7c <MSS_UART_polled_tx+0x40>
    5f7a:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    5f7c:	68fa      	ldr	r2, [r7, #12]
    5f7e:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f86:	429a      	cmp	r2, r3
    5f88:	d006      	beq.n	5f98 <MSS_UART_polled_tx+0x5c>
    5f8a:	68fa      	ldr	r2, [r7, #12]
    5f8c:	f241 4380 	movw	r3, #5248	; 0x1480
    5f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f94:	429a      	cmp	r2, r3
    5f96:	d13d      	bne.n	6014 <MSS_UART_polled_tx+0xd8>
    5f98:	68bb      	ldr	r3, [r7, #8]
    5f9a:	2b00      	cmp	r3, #0
    5f9c:	d03a      	beq.n	6014 <MSS_UART_polled_tx+0xd8>
    5f9e:	687b      	ldr	r3, [r7, #4]
    5fa0:	2b00      	cmp	r3, #0
    5fa2:	d037      	beq.n	6014 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    5fa4:	68fb      	ldr	r3, [r7, #12]
    5fa6:	681b      	ldr	r3, [r3, #0]
    5fa8:	7d1b      	ldrb	r3, [r3, #20]
    5faa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    5fac:	68fb      	ldr	r3, [r7, #12]
    5fae:	7b5a      	ldrb	r2, [r3, #13]
    5fb0:	7efb      	ldrb	r3, [r7, #27]
    5fb2:	ea42 0303 	orr.w	r3, r2, r3
    5fb6:	b2da      	uxtb	r2, r3
    5fb8:	68fb      	ldr	r3, [r7, #12]
    5fba:	735a      	strb	r2, [r3, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
    5fbc:	7efb      	ldrb	r3, [r7, #27]
    5fbe:	f003 0320 	and.w	r3, r3, #32
    5fc2:	2b00      	cmp	r3, #0
    5fc4:	d023      	beq.n	600e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    5fc6:	f04f 0310 	mov.w	r3, #16
    5fca:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
    5fcc:	687b      	ldr	r3, [r7, #4]
    5fce:	2b0f      	cmp	r3, #15
    5fd0:	d801      	bhi.n	5fd6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    5fd2:	687b      	ldr	r3, [r7, #4]
    5fd4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    5fd6:	f04f 0300 	mov.w	r3, #0
    5fda:	617b      	str	r3, [r7, #20]
    5fdc:	e00e      	b.n	5ffc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
    5fde:	68fb      	ldr	r3, [r7, #12]
    5fe0:	681b      	ldr	r3, [r3, #0]
    5fe2:	68b9      	ldr	r1, [r7, #8]
    5fe4:	693a      	ldr	r2, [r7, #16]
    5fe6:	440a      	add	r2, r1
    5fe8:	7812      	ldrb	r2, [r2, #0]
    5fea:	701a      	strb	r2, [r3, #0]
                    char_idx++;
    5fec:	693b      	ldr	r3, [r7, #16]
    5fee:	f103 0301 	add.w	r3, r3, #1
    5ff2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    5ff4:	697b      	ldr	r3, [r7, #20]
    5ff6:	f103 0301 	add.w	r3, r3, #1
    5ffa:	617b      	str	r3, [r7, #20]
    5ffc:	697a      	ldr	r2, [r7, #20]
    5ffe:	69fb      	ldr	r3, [r7, #28]
    6000:	429a      	cmp	r2, r3
    6002:	d3ec      	bcc.n	5fde <MSS_UART_polled_tx+0xa2>
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    6004:	687a      	ldr	r2, [r7, #4]
    6006:	697b      	ldr	r3, [r7, #20]
    6008:	ebc3 0302 	rsb	r3, r3, r2
    600c:	607b      	str	r3, [r7, #4]
            }
        } while(tx_size);
    600e:	687b      	ldr	r3, [r7, #4]
    6010:	2b00      	cmp	r3, #0
    6012:	d1c7      	bne.n	5fa4 <MSS_UART_polled_tx+0x68>
    }
}
    6014:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6018:	46bd      	mov	sp, r7
    601a:	bc80      	pop	{r7}
    601c:	4770      	bx	lr
    601e:	bf00      	nop

00006020 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
    6020:	4668      	mov	r0, sp
    6022:	f020 0107 	bic.w	r1, r0, #7
    6026:	468d      	mov	sp, r1
    6028:	b589      	push	{r0, r3, r7, lr}
    602a:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
    602c:	f241 40c0 	movw	r0, #5312	; 0x14c0
    6030:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6034:	f000 fa1a 	bl	646c <MSS_UART_isr>
}
    6038:	46bd      	mov	sp, r7
    603a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    603e:	4685      	mov	sp, r0
    6040:	4770      	bx	lr
    6042:	bf00      	nop

00006044 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
    6044:	4668      	mov	r0, sp
    6046:	f020 0107 	bic.w	r1, r0, #7
    604a:	468d      	mov	sp, r1
    604c:	b589      	push	{r0, r3, r7, lr}
    604e:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
    6050:	f241 4080 	movw	r0, #5248	; 0x1480
    6054:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6058:	f000 fa08 	bl	646c <MSS_UART_isr>
}
    605c:	46bd      	mov	sp, r7
    605e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    6062:	4685      	mov	sp, r0
    6064:	4770      	bx	lr
    6066:	bf00      	nop

00006068 <config_baud_divisors>:
config_baud_divisors
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    6068:	b580      	push	{r7, lr}
    606a:	b088      	sub	sp, #32
    606c:	af00      	add	r7, sp, #0
    606e:	6078      	str	r0, [r7, #4]
    6070:	6039      	str	r1, [r7, #0]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    6072:	687a      	ldr	r2, [r7, #4]
    6074:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    607c:	429a      	cmp	r2, r3
    607e:	d007      	beq.n	6090 <config_baud_divisors+0x28>
    6080:	687a      	ldr	r2, [r7, #4]
    6082:	f241 4380 	movw	r3, #5248	; 0x1480
    6086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    608a:	429a      	cmp	r2, r3
    608c:	d000      	beq.n	6090 <config_baud_divisors+0x28>
    608e:	be00      	bkpt	0x0000
    
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    6090:	687a      	ldr	r2, [r7, #4]
    6092:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    609a:	429a      	cmp	r2, r3
    609c:	d007      	beq.n	60ae <config_baud_divisors+0x46>
    609e:	687a      	ldr	r2, [r7, #4]
    60a0:	f241 4380 	movw	r3, #5248	; 0x1480
    60a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60a8:	429a      	cmp	r2, r3
    60aa:	f040 80a4 	bne.w	61f6 <config_baud_divisors+0x18e>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
    60ae:	687b      	ldr	r3, [r7, #4]
    60b0:	683a      	ldr	r2, [r7, #0]
    60b2:	609a      	str	r2, [r3, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
    60b4:	f004 fd24 	bl	ab00 <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
    60b8:	687a      	ldr	r2, [r7, #4]
    60ba:	f241 43c0 	movw	r3, #5312	; 0x14c0
    60be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60c2:	429a      	cmp	r2, r3
    60c4:	d106      	bne.n	60d4 <config_baud_divisors+0x6c>
        {
            pclk_freq = g_FrequencyPCLK0;
    60c6:	f240 3338 	movw	r3, #824	; 0x338
    60ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60ce:	681b      	ldr	r3, [r3, #0]
    60d0:	61fb      	str	r3, [r7, #28]
    60d2:	e005      	b.n	60e0 <config_baud_divisors+0x78>
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
    60d4:	f240 333c 	movw	r3, #828	; 0x33c
    60d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60dc:	681b      	ldr	r3, [r3, #0]
    60de:	61fb      	str	r3, [r7, #28]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
    60e0:	69fb      	ldr	r3, [r7, #28]
    60e2:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    60e6:	683b      	ldr	r3, [r7, #0]
    60e8:	fbb2 f3f3 	udiv	r3, r2, r3
    60ec:	617b      	str	r3, [r7, #20]
        baud_value_by_64 = baud_value_by_128 / 2u;
    60ee:	697b      	ldr	r3, [r7, #20]
    60f0:	ea4f 0353 	mov.w	r3, r3, lsr #1
    60f4:	613b      	str	r3, [r7, #16]
        baud_value = baud_value_by_64 / 64u;
    60f6:	693b      	ldr	r3, [r7, #16]
    60f8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    60fc:	60fb      	str	r3, [r7, #12]
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
    60fe:	68fb      	ldr	r3, [r7, #12]
    6100:	ea4f 1383 	mov.w	r3, r3, lsl #6
    6104:	693a      	ldr	r2, [r7, #16]
    6106:	ebc3 0302 	rsb	r3, r3, r2
    610a:	61bb      	str	r3, [r7, #24]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
    610c:	68fb      	ldr	r3, [r7, #12]
    610e:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6112:	697a      	ldr	r2, [r7, #20]
    6114:	ebc3 0202 	rsb	r2, r3, r2
    6118:	69bb      	ldr	r3, [r7, #24]
    611a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    611e:	ebc3 0302 	rsb	r3, r3, r2
    6122:	69ba      	ldr	r2, [r7, #24]
    6124:	4413      	add	r3, r2
    6126:	61bb      	str	r3, [r7, #24]
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
    6128:	68fa      	ldr	r2, [r7, #12]
    612a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    612e:	429a      	cmp	r2, r3
    6130:	d900      	bls.n	6134 <config_baud_divisors+0xcc>
    6132:	be00      	bkpt	0x0000
    
        if(baud_value <= (uint32_t)UINT16_MAX)
    6134:	68fa      	ldr	r2, [r7, #12]
    6136:	f64f 73ff 	movw	r3, #65535	; 0xffff
    613a:	429a      	cmp	r2, r3
    613c:	d85b      	bhi.n	61f6 <config_baud_divisors+0x18e>
        {
            if(baud_value > 1u)
    613e:	68fb      	ldr	r3, [r7, #12]
    6140:	2b01      	cmp	r3, #1
    6142:	d931      	bls.n	61a8 <config_baud_divisors+0x140>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    6144:	687b      	ldr	r3, [r7, #4]
    6146:	681b      	ldr	r3, [r3, #0]
    6148:	f103 030c 	add.w	r3, r3, #12
    614c:	4618      	mov	r0, r3
    614e:	f04f 0107 	mov.w	r1, #7
    6152:	f7ff fe51 	bl	5df8 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    6156:	687b      	ldr	r3, [r7, #4]
    6158:	681b      	ldr	r3, [r3, #0]
    615a:	68fa      	ldr	r2, [r7, #12]
    615c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6160:	b2d2      	uxtb	r2, r2
    6162:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    6164:	687b      	ldr	r3, [r7, #4]
    6166:	681b      	ldr	r3, [r3, #0]
    6168:	68fa      	ldr	r2, [r7, #12]
    616a:	b2d2      	uxtb	r2, r2
    616c:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    616e:	687b      	ldr	r3, [r7, #4]
    6170:	681b      	ldr	r3, [r3, #0]
    6172:	f103 030c 	add.w	r3, r3, #12
    6176:	4618      	mov	r0, r3
    6178:	f04f 0107 	mov.w	r1, #7
    617c:	f7ff fe5c 	bl	5e38 <clear_bit_reg8>
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    6180:	687b      	ldr	r3, [r7, #4]
    6182:	681b      	ldr	r3, [r3, #0]
    6184:	f103 0330 	add.w	r3, r3, #48	; 0x30
    6188:	4618      	mov	r0, r3
    618a:	f04f 0107 	mov.w	r1, #7
    618e:	f7ff fe33 	bl	5df8 <set_bit_reg8>
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
    6192:	69bb      	ldr	r3, [r7, #24]
    6194:	2bff      	cmp	r3, #255	; 0xff
    6196:	d900      	bls.n	619a <config_baud_divisors+0x132>
    6198:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
    619a:	687b      	ldr	r3, [r7, #4]
    619c:	681b      	ldr	r3, [r3, #0]
    619e:	69ba      	ldr	r2, [r7, #24]
    61a0:	b2d2      	uxtb	r2, r2
    61a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    61a6:	e026      	b.n	61f6 <config_baud_divisors+0x18e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    61a8:	687b      	ldr	r3, [r7, #4]
    61aa:	681b      	ldr	r3, [r3, #0]
    61ac:	f103 030c 	add.w	r3, r3, #12
    61b0:	4618      	mov	r0, r3
    61b2:	f04f 0107 	mov.w	r1, #7
    61b6:	f7ff fe1f 	bl	5df8 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
    61ba:	687b      	ldr	r3, [r7, #4]
    61bc:	681b      	ldr	r3, [r3, #0]
    61be:	68fa      	ldr	r2, [r7, #12]
    61c0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    61c4:	b2d2      	uxtb	r2, r2
    61c6:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    61c8:	687b      	ldr	r3, [r7, #4]
    61ca:	681b      	ldr	r3, [r3, #0]
    61cc:	68fa      	ldr	r2, [r7, #12]
    61ce:	b2d2      	uxtb	r2, r2
    61d0:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    61d2:	687b      	ldr	r3, [r7, #4]
    61d4:	681b      	ldr	r3, [r3, #0]
    61d6:	f103 030c 	add.w	r3, r3, #12
    61da:	4618      	mov	r0, r3
    61dc:	f04f 0107 	mov.w	r1, #7
    61e0:	f7ff fe2a 	bl	5e38 <clear_bit_reg8>
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    61e4:	687b      	ldr	r3, [r7, #4]
    61e6:	681b      	ldr	r3, [r3, #0]
    61e8:	f103 0330 	add.w	r3, r3, #48	; 0x30
    61ec:	4618      	mov	r0, r3
    61ee:	f04f 0107 	mov.w	r1, #7
    61f2:	f7ff fe21 	bl	5e38 <clear_bit_reg8>
            }
        }
    }
}
    61f6:	f107 0720 	add.w	r7, r7, #32
    61fa:	46bd      	mov	sp, r7
    61fc:	bd80      	pop	{r7, pc}
    61fe:	bf00      	nop

00006200 <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    6200:	b580      	push	{r7, lr}
    6202:	b084      	sub	sp, #16
    6204:	af00      	add	r7, sp, #0
    6206:	60f8      	str	r0, [r7, #12]
    6208:	60b9      	str	r1, [r7, #8]
    620a:	4613      	mov	r3, r2
    620c:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    620e:	68fa      	ldr	r2, [r7, #12]
    6210:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6218:	429a      	cmp	r2, r3
    621a:	d007      	beq.n	622c <global_init+0x2c>
    621c:	68fa      	ldr	r2, [r7, #12]
    621e:	f241 4380 	movw	r3, #5248	; 0x1480
    6222:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6226:	429a      	cmp	r2, r3
    6228:	d000      	beq.n	622c <global_init+0x2c>
    622a:	be00      	bkpt	0x0000

    if(this_uart == &g_mss_uart0)
    622c:	68fa      	ldr	r2, [r7, #12]
    622e:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6236:	429a      	cmp	r2, r3
    6238:	d124      	bne.n	6284 <global_init+0x84>
    {
        this_uart->hw_reg = UART0;
    623a:	68fb      	ldr	r3, [r7, #12]
    623c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6240:	601a      	str	r2, [r3, #0]
        this_uart->irqn = UART0_IRQn;
    6242:	68fb      	ldr	r3, [r7, #12]
    6244:	f04f 020a 	mov.w	r2, #10
    6248:	711a      	strb	r2, [r3, #4]
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
    624a:	f248 0300 	movw	r3, #32768	; 0x8000
    624e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6252:	f248 0200 	movw	r2, #32768	; 0x8000
    6256:	f2c4 0203 	movt	r2, #16387	; 0x4003
    625a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    625c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6260:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
    6262:	f04f 000a 	mov.w	r0, #10
    6266:	f7ff fda9 	bl	5dbc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    626a:	f248 0300 	movw	r3, #32768	; 0x8000
    626e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6272:	f248 0200 	movw	r2, #32768	; 0x8000
    6276:	f2c4 0203 	movt	r2, #16387	; 0x4003
    627a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    627c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6280:	649a      	str	r2, [r3, #72]	; 0x48
    6282:	e025      	b.n	62d0 <global_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    6284:	68fa      	ldr	r2, [r7, #12]
    6286:	f240 0300 	movw	r3, #0
    628a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    628e:	6013      	str	r3, [r2, #0]
        this_uart->irqn = UART1_IRQn;
    6290:	68fb      	ldr	r3, [r7, #12]
    6292:	f04f 020b 	mov.w	r2, #11
    6296:	711a      	strb	r2, [r3, #4]
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
    6298:	f248 0300 	movw	r3, #32768	; 0x8000
    629c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    62a0:	f248 0200 	movw	r2, #32768	; 0x8000
    62a4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    62a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
    62aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    62ae:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
    62b0:	f04f 000b 	mov.w	r0, #11
    62b4:	f7ff fd82 	bl	5dbc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
    62b8:	f248 0300 	movw	r3, #32768	; 0x8000
    62bc:	f2c4 0303 	movt	r3, #16387	; 0x4003
    62c0:	f248 0200 	movw	r2, #32768	; 0x8000
    62c4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    62c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
    62ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    62ce:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
    62d0:	68fb      	ldr	r3, [r7, #12]
    62d2:	681b      	ldr	r3, [r3, #0]
    62d4:	f04f 0200 	mov.w	r2, #0
    62d8:	711a      	strb	r2, [r3, #4]

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
    62da:	68fb      	ldr	r3, [r7, #12]
    62dc:	681b      	ldr	r3, [r3, #0]
    62de:	f04f 0200 	mov.w	r2, #0
    62e2:	721a      	strb	r2, [r3, #8]
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
    62e4:	68fb      	ldr	r3, [r7, #12]
    62e6:	681b      	ldr	r3, [r3, #0]
    62e8:	f103 0308 	add.w	r3, r3, #8
    62ec:	4618      	mov	r0, r3
    62ee:	f04f 0101 	mov.w	r1, #1
    62f2:	f7ff fd81 	bl	5df8 <set_bit_reg8>
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
    62f6:	68fb      	ldr	r3, [r7, #12]
    62f8:	681b      	ldr	r3, [r3, #0]
    62fa:	f103 0308 	add.w	r3, r3, #8
    62fe:	4618      	mov	r0, r3
    6300:	f04f 0102 	mov.w	r1, #2
    6304:	f7ff fd78 	bl	5df8 <set_bit_reg8>

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
    6308:	68fb      	ldr	r3, [r7, #12]
    630a:	681b      	ldr	r3, [r3, #0]
    630c:	f103 0308 	add.w	r3, r3, #8
    6310:	4618      	mov	r0, r3
    6312:	f04f 0100 	mov.w	r1, #0
    6316:	f7ff fd6f 	bl	5df8 <set_bit_reg8>

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
    631a:	68fb      	ldr	r3, [r7, #12]
    631c:	681b      	ldr	r3, [r3, #0]
    631e:	f103 0310 	add.w	r3, r3, #16
    6322:	4618      	mov	r0, r3
    6324:	f04f 0104 	mov.w	r1, #4
    6328:	f7ff fd86 	bl	5e38 <clear_bit_reg8>
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
    632c:	68fb      	ldr	r3, [r7, #12]
    632e:	681b      	ldr	r3, [r3, #0]
    6330:	f103 0310 	add.w	r3, r3, #16
    6334:	4618      	mov	r0, r3
    6336:	f04f 0105 	mov.w	r1, #5
    633a:	f7ff fd7d 	bl	5e38 <clear_bit_reg8>

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
    633e:	68fb      	ldr	r3, [r7, #12]
    6340:	681b      	ldr	r3, [r3, #0]
    6342:	f103 0334 	add.w	r3, r3, #52	; 0x34
    6346:	4618      	mov	r0, r3
    6348:	f04f 0101 	mov.w	r1, #1
    634c:	f7ff fd74 	bl	5e38 <clear_bit_reg8>
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
    6350:	68fb      	ldr	r3, [r7, #12]
    6352:	681b      	ldr	r3, [r3, #0]
    6354:	f103 0334 	add.w	r3, r3, #52	; 0x34
    6358:	4618      	mov	r0, r3
    635a:	f04f 0100 	mov.w	r1, #0
    635e:	f7ff fd6b 	bl	5e38 <clear_bit_reg8>

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
    6362:	68fb      	ldr	r3, [r7, #12]
    6364:	681b      	ldr	r3, [r3, #0]
    6366:	f103 0338 	add.w	r3, r3, #56	; 0x38
    636a:	4618      	mov	r0, r3
    636c:	f04f 0101 	mov.w	r1, #1
    6370:	f7ff fd62 	bl	5e38 <clear_bit_reg8>

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
    6374:	68fb      	ldr	r3, [r7, #12]
    6376:	681b      	ldr	r3, [r3, #0]
    6378:	f103 0330 	add.w	r3, r3, #48	; 0x30
    637c:	4618      	mov	r0, r3
    637e:	f04f 0105 	mov.w	r1, #5
    6382:	f7ff fd59 	bl	5e38 <clear_bit_reg8>

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
    6386:	68fb      	ldr	r3, [r7, #12]
    6388:	681b      	ldr	r3, [r3, #0]
    638a:	f103 0330 	add.w	r3, r3, #48	; 0x30
    638e:	4618      	mov	r0, r3
    6390:	f04f 0106 	mov.w	r1, #6
    6394:	f7ff fd50 	bl	5e38 <clear_bit_reg8>

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
    6398:	68fb      	ldr	r3, [r7, #12]
    639a:	681b      	ldr	r3, [r3, #0]
    639c:	f103 0330 	add.w	r3, r3, #48	; 0x30
    63a0:	4618      	mov	r0, r3
    63a2:	f04f 0107 	mov.w	r1, #7
    63a6:	f7ff fd47 	bl	5e38 <clear_bit_reg8>

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
    63aa:	68fb      	ldr	r3, [r7, #12]
    63ac:	681b      	ldr	r3, [r3, #0]
    63ae:	f103 0338 	add.w	r3, r3, #56	; 0x38
    63b2:	4618      	mov	r0, r3
    63b4:	f04f 0103 	mov.w	r1, #3
    63b8:	f7ff fd3e 	bl	5e38 <clear_bit_reg8>

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
    63bc:	68fb      	ldr	r3, [r7, #12]
    63be:	681b      	ldr	r3, [r3, #0]
    63c0:	f04f 0200 	mov.w	r2, #0
    63c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
    63c8:	68fb      	ldr	r3, [r7, #12]
    63ca:	681b      	ldr	r3, [r3, #0]
    63cc:	f04f 0200 	mov.w	r2, #0
    63d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
    63d4:	68fb      	ldr	r3, [r7, #12]
    63d6:	681b      	ldr	r3, [r3, #0]
    63d8:	f04f 0200 	mov.w	r2, #0
    63dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    /* 
     * Configure baud rate divisors. This uses the frational baud rate divisor
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);
    63e0:	68f8      	ldr	r0, [r7, #12]
    63e2:	68b9      	ldr	r1, [r7, #8]
    63e4:	f7ff fe40 	bl	6068 <config_baud_divisors>

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    63e8:	68fb      	ldr	r3, [r7, #12]
    63ea:	681b      	ldr	r3, [r3, #0]
    63ec:	79fa      	ldrb	r2, [r7, #7]
    63ee:	731a      	strb	r2, [r3, #12]

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    63f0:	68fb      	ldr	r3, [r7, #12]
    63f2:	68ba      	ldr	r2, [r7, #8]
    63f4:	609a      	str	r2, [r3, #8]
    this_uart->lineconfig = line_config;
    63f6:	68fb      	ldr	r3, [r7, #12]
    63f8:	79fa      	ldrb	r2, [r7, #7]
    63fa:	731a      	strb	r2, [r3, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
    63fc:	68fb      	ldr	r3, [r7, #12]
    63fe:	f04f 0200 	mov.w	r2, #0
    6402:	615a      	str	r2, [r3, #20]
    this_uart->tx_buffer = (const uint8_t *)0;
    6404:	68fb      	ldr	r3, [r7, #12]
    6406:	f04f 0200 	mov.w	r2, #0
    640a:	611a      	str	r2, [r3, #16]
    this_uart->tx_idx = 0u;
    640c:	68fb      	ldr	r3, [r7, #12]
    640e:	f04f 0200 	mov.w	r2, #0
    6412:	619a      	str	r2, [r3, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    6414:	68fb      	ldr	r3, [r7, #12]
    6416:	f04f 0200 	mov.w	r2, #0
    641a:	621a      	str	r2, [r3, #32]
    this_uart->tx_handler       = NULL_HANDLER;
    641c:	68fb      	ldr	r3, [r7, #12]
    641e:	f04f 0200 	mov.w	r2, #0
    6422:	625a      	str	r2, [r3, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
    6424:	68fb      	ldr	r3, [r7, #12]
    6426:	f04f 0200 	mov.w	r2, #0
    642a:	61da      	str	r2, [r3, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
    642c:	68fb      	ldr	r3, [r7, #12]
    642e:	f04f 0200 	mov.w	r2, #0
    6432:	629a      	str	r2, [r3, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
    6434:	68fb      	ldr	r3, [r7, #12]
    6436:	f04f 0200 	mov.w	r2, #0
    643a:	62da      	str	r2, [r3, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
    643c:	68fb      	ldr	r3, [r7, #12]
    643e:	f04f 0200 	mov.w	r2, #0
    6442:	631a      	str	r2, [r3, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
    6444:	68fb      	ldr	r3, [r7, #12]
    6446:	f04f 0200 	mov.w	r2, #0
    644a:	635a      	str	r2, [r3, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
    644c:	68fb      	ldr	r3, [r7, #12]
    644e:	f04f 0200 	mov.w	r2, #0
    6452:	639a      	str	r2, [r3, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
    6454:	68fb      	ldr	r3, [r7, #12]
    6456:	f04f 0200 	mov.w	r2, #0
    645a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
    645c:	68fb      	ldr	r3, [r7, #12]
    645e:	f04f 0200 	mov.w	r2, #0
    6462:	735a      	strb	r2, [r3, #13]
}
    6464:	f107 0710 	add.w	r7, r7, #16
    6468:	46bd      	mov	sp, r7
    646a:	bd80      	pop	{r7, pc}

0000646c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    646c:	b580      	push	{r7, lr}
    646e:	b084      	sub	sp, #16
    6470:	af00      	add	r7, sp, #0
    6472:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    6474:	687a      	ldr	r2, [r7, #4]
    6476:	f241 43c0 	movw	r3, #5312	; 0x14c0
    647a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    647e:	429a      	cmp	r2, r3
    6480:	d007      	beq.n	6492 <MSS_UART_isr+0x26>
    6482:	687a      	ldr	r2, [r7, #4]
    6484:	f241 4380 	movw	r3, #5248	; 0x1480
    6488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    648c:	429a      	cmp	r2, r3
    648e:	d000      	beq.n	6492 <MSS_UART_isr+0x26>
    6490:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    6492:	687a      	ldr	r2, [r7, #4]
    6494:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    649c:	429a      	cmp	r2, r3
    649e:	d007      	beq.n	64b0 <MSS_UART_isr+0x44>
    64a0:	687a      	ldr	r2, [r7, #4]
    64a2:	f241 4380 	movw	r3, #5248	; 0x1480
    64a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64aa:	429a      	cmp	r2, r3
    64ac:	f040 80ef 	bne.w	668e <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    64b0:	687b      	ldr	r3, [r7, #4]
    64b2:	681b      	ldr	r3, [r3, #0]
    64b4:	7a1b      	ldrb	r3, [r3, #8]
    64b6:	b2db      	uxtb	r3, r3
    64b8:	f003 030f 	and.w	r3, r3, #15
    64bc:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
    64be:	7bfb      	ldrb	r3, [r7, #15]
    64c0:	2b0c      	cmp	r3, #12
    64c2:	f200 80d7 	bhi.w	6674 <MSS_UART_isr+0x208>
    64c6:	a201      	add	r2, pc, #4	; (adr r2, 64cc <MSS_UART_isr+0x60>)
    64c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    64cc:	00006501 	.word	0x00006501
    64d0:	00006675 	.word	0x00006675
    64d4:	0000651f 	.word	0x0000651f
    64d8:	00006579 	.word	0x00006579
    64dc:	0000653d 	.word	0x0000653d
    64e0:	00006675 	.word	0x00006675
    64e4:	0000655b 	.word	0x0000655b
    64e8:	00006675 	.word	0x00006675
    64ec:	00006675 	.word	0x00006675
    64f0:	00006675 	.word	0x00006675
    64f4:	00006675 	.word	0x00006675
    64f8:	00006675 	.word	0x00006675
    64fc:	0000653d 	.word	0x0000653d
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
    6500:	687b      	ldr	r3, [r7, #4]
    6502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6504:	2b00      	cmp	r3, #0
    6506:	d100      	bne.n	650a <MSS_UART_isr+0x9e>
    6508:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
    650a:	687b      	ldr	r3, [r7, #4]
    650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    650e:	2b00      	cmp	r3, #0
    6510:	f000 80b2 	beq.w	6678 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
    6514:	687b      	ldr	r3, [r7, #4]
    6516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6518:	6878      	ldr	r0, [r7, #4]
    651a:	4798      	blx	r3
                }
            }
            break;
    651c:	e0b7      	b.n	668e <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
    651e:	687b      	ldr	r3, [r7, #4]
    6520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6522:	2b00      	cmp	r3, #0
    6524:	d100      	bne.n	6528 <MSS_UART_isr+0xbc>
    6526:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
    6528:	687b      	ldr	r3, [r7, #4]
    652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    652c:	2b00      	cmp	r3, #0
    652e:	f000 80a5 	beq.w	667c <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
    6532:	687b      	ldr	r3, [r7, #4]
    6534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6536:	6878      	ldr	r0, [r7, #4]
    6538:	4798      	blx	r3
                }
            }
            break;
    653a:	e0a8      	b.n	668e <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
    653c:	687b      	ldr	r3, [r7, #4]
    653e:	6a1b      	ldr	r3, [r3, #32]
    6540:	2b00      	cmp	r3, #0
    6542:	d100      	bne.n	6546 <MSS_UART_isr+0xda>
    6544:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
    6546:	687b      	ldr	r3, [r7, #4]
    6548:	6a1b      	ldr	r3, [r3, #32]
    654a:	2b00      	cmp	r3, #0
    654c:	f000 8098 	beq.w	6680 <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
    6550:	687b      	ldr	r3, [r7, #4]
    6552:	6a1b      	ldr	r3, [r3, #32]
    6554:	6878      	ldr	r0, [r7, #4]
    6556:	4798      	blx	r3
                }
            }
            break;
    6558:	e099      	b.n	668e <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
    655a:	687b      	ldr	r3, [r7, #4]
    655c:	69db      	ldr	r3, [r3, #28]
    655e:	2b00      	cmp	r3, #0
    6560:	d100      	bne.n	6564 <MSS_UART_isr+0xf8>
    6562:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
    6564:	687b      	ldr	r3, [r7, #4]
    6566:	69db      	ldr	r3, [r3, #28]
    6568:	2b00      	cmp	r3, #0
    656a:	f000 808b 	beq.w	6684 <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
    656e:	687b      	ldr	r3, [r7, #4]
    6570:	69db      	ldr	r3, [r3, #28]
    6572:	6878      	ldr	r0, [r7, #4]
    6574:	4798      	blx	r3
                }
            }
            break;
    6576:	e08a      	b.n	668e <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
    6578:	687b      	ldr	r3, [r7, #4]
    657a:	681b      	ldr	r3, [r3, #0]
    657c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    6580:	4618      	mov	r0, r3
    6582:	f04f 0100 	mov.w	r1, #0
    6586:	f7ff fc77 	bl	5e78 <read_bit_reg8>
    658a:	4603      	mov	r3, r0
    658c:	2b00      	cmp	r3, #0
    658e:	d00c      	beq.n	65aa <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
    6590:	687b      	ldr	r3, [r7, #4]
    6592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6594:	2b00      	cmp	r3, #0
    6596:	d100      	bne.n	659a <MSS_UART_isr+0x12e>
    6598:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
    659a:	687b      	ldr	r3, [r7, #4]
    659c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    659e:	2b00      	cmp	r3, #0
    65a0:	d003      	beq.n	65aa <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
    65a2:	687b      	ldr	r3, [r7, #4]
    65a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    65a6:	6878      	ldr	r0, [r7, #4]
    65a8:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
    65aa:	687b      	ldr	r3, [r7, #4]
    65ac:	681b      	ldr	r3, [r3, #0]
    65ae:	f103 0328 	add.w	r3, r3, #40	; 0x28
    65b2:	4618      	mov	r0, r3
    65b4:	f04f 0101 	mov.w	r1, #1
    65b8:	f7ff fc5e 	bl	5e78 <read_bit_reg8>
    65bc:	4603      	mov	r3, r0
    65be:	2b00      	cmp	r3, #0
    65c0:	d00c      	beq.n	65dc <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
    65c2:	687b      	ldr	r3, [r7, #4]
    65c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65c6:	2b00      	cmp	r3, #0
    65c8:	d100      	bne.n	65cc <MSS_UART_isr+0x160>
    65ca:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
    65cc:	687b      	ldr	r3, [r7, #4]
    65ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65d0:	2b00      	cmp	r3, #0
    65d2:	d003      	beq.n	65dc <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
    65d4:	687b      	ldr	r3, [r7, #4]
    65d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65d8:	6878      	ldr	r0, [r7, #4]
    65da:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
    65dc:	687b      	ldr	r3, [r7, #4]
    65de:	681b      	ldr	r3, [r3, #0]
    65e0:	f103 0328 	add.w	r3, r3, #40	; 0x28
    65e4:	4618      	mov	r0, r3
    65e6:	f04f 0102 	mov.w	r1, #2
    65ea:	f7ff fc45 	bl	5e78 <read_bit_reg8>
    65ee:	4603      	mov	r3, r0
    65f0:	2b00      	cmp	r3, #0
    65f2:	d00c      	beq.n	660e <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
    65f4:	687b      	ldr	r3, [r7, #4]
    65f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    65f8:	2b00      	cmp	r3, #0
    65fa:	d100      	bne.n	65fe <MSS_UART_isr+0x192>
    65fc:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
    65fe:	687b      	ldr	r3, [r7, #4]
    6600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    6602:	2b00      	cmp	r3, #0
    6604:	d003      	beq.n	660e <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
    6606:	687b      	ldr	r3, [r7, #4]
    6608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    660a:	6878      	ldr	r0, [r7, #4]
    660c:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
    660e:	687b      	ldr	r3, [r7, #4]
    6610:	681b      	ldr	r3, [r3, #0]
    6612:	f103 0328 	add.w	r3, r3, #40	; 0x28
    6616:	4618      	mov	r0, r3
    6618:	f04f 0103 	mov.w	r1, #3
    661c:	f7ff fc2c 	bl	5e78 <read_bit_reg8>
    6620:	4603      	mov	r3, r0
    6622:	2b00      	cmp	r3, #0
    6624:	d00c      	beq.n	6640 <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
    6626:	687b      	ldr	r3, [r7, #4]
    6628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    662a:	2b00      	cmp	r3, #0
    662c:	d100      	bne.n	6630 <MSS_UART_isr+0x1c4>
    662e:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
    6630:	687b      	ldr	r3, [r7, #4]
    6632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6634:	2b00      	cmp	r3, #0
    6636:	d003      	beq.n	6640 <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
    6638:	687b      	ldr	r3, [r7, #4]
    663a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    663c:	6878      	ldr	r0, [r7, #4]
    663e:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
    6640:	687b      	ldr	r3, [r7, #4]
    6642:	681b      	ldr	r3, [r3, #0]
    6644:	f103 0328 	add.w	r3, r3, #40	; 0x28
    6648:	4618      	mov	r0, r3
    664a:	f04f 0104 	mov.w	r1, #4
    664e:	f7ff fc13 	bl	5e78 <read_bit_reg8>
    6652:	4603      	mov	r3, r0
    6654:	2b00      	cmp	r3, #0
    6656:	d017      	beq.n	6688 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
    6658:	687b      	ldr	r3, [r7, #4]
    665a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    665c:	2b00      	cmp	r3, #0
    665e:	d100      	bne.n	6662 <MSS_UART_isr+0x1f6>
    6660:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
    6662:	687b      	ldr	r3, [r7, #4]
    6664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6666:	2b00      	cmp	r3, #0
    6668:	d010      	beq.n	668c <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
    666a:	687b      	ldr	r3, [r7, #4]
    666c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    666e:	6878      	ldr	r0, [r7, #4]
    6670:	4798      	blx	r3
                    }
                }
                break;
    6672:	e00c      	b.n	668e <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
    6674:	be00      	bkpt	0x0000
    6676:	e00a      	b.n	668e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
    6678:	bf00      	nop
    667a:	e008      	b.n	668e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
    667c:	bf00      	nop
    667e:	e006      	b.n	668e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
    6680:	bf00      	nop
    6682:	e004      	b.n	668e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
    6684:	bf00      	nop
    6686:	e002      	b.n	668e <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
    6688:	bf00      	nop
    668a:	e000      	b.n	668e <MSS_UART_isr+0x222>
    668c:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
    668e:	f107 0710 	add.w	r7, r7, #16
    6692:	46bd      	mov	sp, r7
    6694:	bd80      	pop	{r7, pc}
    6696:	bf00      	nop

00006698 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    6698:	b580      	push	{r7, lr}
    669a:	b086      	sub	sp, #24
    669c:	af00      	add	r7, sp, #0
    669e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    66a0:	687a      	ldr	r2, [r7, #4]
    66a2:	f241 43c0 	movw	r3, #5312	; 0x14c0
    66a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66aa:	429a      	cmp	r2, r3
    66ac:	d007      	beq.n	66be <default_tx_handler+0x26>
    66ae:	687a      	ldr	r2, [r7, #4]
    66b0:	f241 4380 	movw	r3, #5248	; 0x1480
    66b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66b8:	429a      	cmp	r2, r3
    66ba:	d000      	beq.n	66be <default_tx_handler+0x26>
    66bc:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    66be:	687b      	ldr	r3, [r7, #4]
    66c0:	691b      	ldr	r3, [r3, #16]
    66c2:	2b00      	cmp	r3, #0
    66c4:	d100      	bne.n	66c8 <default_tx_handler+0x30>
    66c6:	be00      	bkpt	0x0000
    ASSERT(0u < this_uart->tx_buff_size);
    66c8:	687b      	ldr	r3, [r7, #4]
    66ca:	695b      	ldr	r3, [r3, #20]
    66cc:	2b00      	cmp	r3, #0
    66ce:	d100      	bne.n	66d2 <default_tx_handler+0x3a>
    66d0:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    66d2:	687a      	ldr	r2, [r7, #4]
    66d4:	f241 43c0 	movw	r3, #5312	; 0x14c0
    66d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66dc:	429a      	cmp	r2, r3
    66de:	d006      	beq.n	66ee <default_tx_handler+0x56>
    66e0:	687a      	ldr	r2, [r7, #4]
    66e2:	f241 4380 	movw	r3, #5248	; 0x1480
    66e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66ea:	429a      	cmp	r2, r3
    66ec:	d155      	bne.n	679a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
    66ee:	687b      	ldr	r3, [r7, #4]
    66f0:	691b      	ldr	r3, [r3, #16]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    66f2:	2b00      	cmp	r3, #0
    66f4:	d051      	beq.n	679a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    66f6:	687b      	ldr	r3, [r7, #4]
    66f8:	695b      	ldr	r3, [r3, #20]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    66fa:	2b00      	cmp	r3, #0
    66fc:	d04d      	beq.n	679a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    66fe:	687b      	ldr	r3, [r7, #4]
    6700:	681b      	ldr	r3, [r3, #0]
    6702:	7d1b      	ldrb	r3, [r3, #20]
    6704:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    6706:	687b      	ldr	r3, [r7, #4]
    6708:	7b5a      	ldrb	r2, [r3, #13]
    670a:	7afb      	ldrb	r3, [r7, #11]
    670c:	ea42 0303 	orr.w	r3, r2, r3
    6710:	b2da      	uxtb	r2, r3
    6712:	687b      	ldr	r3, [r7, #4]
    6714:	735a      	strb	r2, [r3, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
    6716:	7afb      	ldrb	r3, [r7, #11]
    6718:	f003 0320 	and.w	r3, r3, #32
    671c:	2b00      	cmp	r3, #0
    671e:	d029      	beq.n	6774 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    6720:	f04f 0310 	mov.w	r3, #16
    6724:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    6726:	687b      	ldr	r3, [r7, #4]
    6728:	695a      	ldr	r2, [r3, #20]
    672a:	687b      	ldr	r3, [r7, #4]
    672c:	699b      	ldr	r3, [r3, #24]
    672e:	ebc3 0302 	rsb	r3, r3, r2
    6732:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
    6734:	697b      	ldr	r3, [r7, #20]
    6736:	2b0f      	cmp	r3, #15
    6738:	d801      	bhi.n	673e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    673a:	697b      	ldr	r3, [r7, #20]
    673c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    673e:	f04f 0300 	mov.w	r3, #0
    6742:	60fb      	str	r3, [r7, #12]
    6744:	e012      	b.n	676c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    6746:	687b      	ldr	r3, [r7, #4]
    6748:	681b      	ldr	r3, [r3, #0]
    674a:	687a      	ldr	r2, [r7, #4]
    674c:	6911      	ldr	r1, [r2, #16]
    674e:	687a      	ldr	r2, [r7, #4]
    6750:	6992      	ldr	r2, [r2, #24]
    6752:	440a      	add	r2, r1
    6754:	7812      	ldrb	r2, [r2, #0]
    6756:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    6758:	687b      	ldr	r3, [r7, #4]
    675a:	699b      	ldr	r3, [r3, #24]
    675c:	f103 0201 	add.w	r2, r3, #1
    6760:	687b      	ldr	r3, [r7, #4]
    6762:	619a      	str	r2, [r3, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    6764:	68fb      	ldr	r3, [r7, #12]
    6766:	f103 0301 	add.w	r3, r3, #1
    676a:	60fb      	str	r3, [r7, #12]
    676c:	68fa      	ldr	r2, [r7, #12]
    676e:	693b      	ldr	r3, [r7, #16]
    6770:	429a      	cmp	r2, r3
    6772:	d3e8      	bcc.n	6746 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
    6774:	687b      	ldr	r3, [r7, #4]
    6776:	699a      	ldr	r2, [r3, #24]
    6778:	687b      	ldr	r3, [r7, #4]
    677a:	695b      	ldr	r3, [r3, #20]
    677c:	429a      	cmp	r2, r3
    677e:	d10c      	bne.n	679a <default_tx_handler+0x102>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    6780:	687b      	ldr	r3, [r7, #4]
    6782:	f04f 0200 	mov.w	r2, #0
    6786:	615a      	str	r2, [r3, #20]
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
    6788:	687b      	ldr	r3, [r7, #4]
    678a:	681b      	ldr	r3, [r3, #0]
    678c:	f103 0304 	add.w	r3, r3, #4
    6790:	4618      	mov	r0, r3
    6792:	f04f 0101 	mov.w	r1, #1
    6796:	f7ff fb4f 	bl	5e38 <clear_bit_reg8>
        }
    }
}
    679a:	f107 0718 	add.w	r7, r7, #24
    679e:	46bd      	mov	sp, r7
    67a0:	bd80      	pop	{r7, pc}
    67a2:	bf00      	nop

000067a4 <MSS_SYS_init>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    67a4:	b580      	push	{r7, lr}
    67a6:	b082      	sub	sp, #8
    67a8:	af00      	add	r7, sp, #0
    67aa:	6078      	str	r0, [r7, #4]
    g_event_handler = event_handler;
    67ac:	f240 3374 	movw	r3, #884	; 0x374
    67b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67b4:	687a      	ldr	r2, [r7, #4]
    67b6:	601a      	str	r2, [r3, #0]
    g_last_response_length = 0u;
    67b8:	f240 3370 	movw	r3, #880	; 0x370
    67bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67c0:	f04f 0200 	mov.w	r2, #0
    67c4:	801a      	strh	r2, [r3, #0]
    g_request_in_progress = 0u;
    67c6:	f240 336f 	movw	r3, #879	; 0x36f
    67ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67ce:	f04f 0200 	mov.w	r2, #0
    67d2:	701a      	strb	r2, [r3, #0]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
    67d4:	f248 0300 	movw	r3, #32768	; 0x8000
    67d8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    67dc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    67e0:	f240 337c 	movw	r3, #892	; 0x37c
    67e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67e8:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
    67ea:	f646 0009 	movw	r0, #26633	; 0x6809
    67ee:	f2c0 0000 	movt	r0, #0
    67f2:	f240 3178 	movw	r1, #888	; 0x378
    67f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    67fa:	f004 fb39 	bl	ae70 <MSS_COMBLK_init>
}
    67fe:	f107 0708 	add.w	r7, r7, #8
    6802:	46bd      	mov	sp, r7
    6804:	bd80      	pop	{r7, pc}
    6806:	bf00      	nop

00006808 <asynchronous_event_handler>:
#define TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX   0xB7u

#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
    6808:	b580      	push	{r7, lr}
    680a:	b086      	sub	sp, #24
    680c:	af00      	add	r7, sp, #0
    680e:	4603      	mov	r3, r0
    6810:	71fb      	strb	r3, [r7, #7]
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
    6812:	79fb      	ldrb	r3, [r7, #7]
    6814:	2be0      	cmp	r3, #224	; 0xe0
    6816:	d12b      	bne.n	6870 <asynchronous_event_handler+0x68>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the main clock to the  standby clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    6818:	f241 3388 	movw	r3, #5000	; 0x1388
    681c:	60fb      	str	r3, [r7, #12]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    681e:	f248 0300 	movw	r3, #32768	; 0x8000
    6822:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6826:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    682a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    682e:	613b      	str	r3, [r7, #16]
            --timeout;
    6830:	68fb      	ldr	r3, [r7, #12]
    6832:	f103 33ff 	add.w	r3, r3, #4294967295
    6836:	60fb      	str	r3, [r7, #12]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
    6838:	693b      	ldr	r3, [r7, #16]
    683a:	2b00      	cmp	r3, #0
    683c:	d102      	bne.n	6844 <asynchronous_event_handler+0x3c>
    683e:	68fb      	ldr	r3, [r7, #12]
    6840:	2b00      	cmp	r3, #0
    6842:	d1ec      	bne.n	681e <asynchronous_event_handler+0x16>

        /* Call the user's event handler. */
        if(g_event_handler != 0)
    6844:	f240 3374 	movw	r3, #884	; 0x374
    6848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    684c:	681b      	ldr	r3, [r3, #0]
    684e:	2b00      	cmp	r3, #0
    6850:	d068      	beq.n	6924 <asynchronous_event_handler+0x11c>
        {
            g_event_handler(event_opcode, g_response[1]);
    6852:	f240 3374 	movw	r3, #884	; 0x374
    6856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    685a:	681a      	ldr	r2, [r3, #0]
    685c:	f240 3378 	movw	r3, #888	; 0x378
    6860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6864:	785b      	ldrb	r3, [r3, #1]
    6866:	79f9      	ldrb	r1, [r7, #7]
    6868:	4608      	mov	r0, r1
    686a:	4619      	mov	r1, r3
    686c:	4790      	blx	r2
    686e:	e05c      	b.n	692a <asynchronous_event_handler+0x122>
        }
    }
    else if (event_opcode == FLASH_FREEZE_EXIT_OPCODE)
    6870:	79fb      	ldrb	r3, [r7, #7]
    6872:	2be1      	cmp	r3, #225	; 0xe1
    6874:	d12d      	bne.n	68d2 <asynchronous_event_handler+0xca>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the standby clock to the main clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    6876:	f241 3388 	movw	r3, #5000	; 0x1388
    687a:	60bb      	str	r3, [r7, #8]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    687c:	f248 0300 	movw	r3, #32768	; 0x8000
    6880:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6884:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    688c:	617b      	str	r3, [r7, #20]
            --timeout;
    688e:	68bb      	ldr	r3, [r7, #8]
    6890:	f103 33ff 	add.w	r3, r3, #4294967295
    6894:	60bb      	str	r3, [r7, #8]
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
    6896:	697b      	ldr	r3, [r7, #20]
    6898:	2b00      	cmp	r3, #0
    689a:	d002      	beq.n	68a2 <asynchronous_event_handler+0x9a>
    689c:	68bb      	ldr	r3, [r7, #8]
    689e:	2b00      	cmp	r3, #0
    68a0:	d1ec      	bne.n	687c <asynchronous_event_handler+0x74>
        
        /* Restore the clock dividers values of FACC1 register. */
        revert_clk_config();
    68a2:	f000 fa7b 	bl	6d9c <revert_clk_config>
        
        if(g_event_handler != 0)
    68a6:	f240 3374 	movw	r3, #884	; 0x374
    68aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68ae:	681b      	ldr	r3, [r3, #0]
    68b0:	2b00      	cmp	r3, #0
    68b2:	d039      	beq.n	6928 <asynchronous_event_handler+0x120>
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    68b4:	f240 3374 	movw	r3, #884	; 0x374
    68b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68bc:	681a      	ldr	r2, [r3, #0]
    68be:	f240 3378 	movw	r3, #888	; 0x378
    68c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68c6:	785b      	ldrb	r3, [r3, #1]
    68c8:	79f9      	ldrb	r1, [r7, #7]
    68ca:	4608      	mov	r0, r1
    68cc:	4619      	mov	r1, r3
    68ce:	4790      	blx	r2
    68d0:	e02b      	b.n	692a <asynchronous_event_handler+0x122>
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    68d2:	79fb      	ldrb	r3, [r7, #7]
    68d4:	2bf1      	cmp	r3, #241	; 0xf1
    68d6:	d00f      	beq.n	68f8 <asynchronous_event_handler+0xf0>
            ((event_opcode >= TAMPER_ATTEMPT_DETECT_OPCODE_RANGE_MIN) && \
    68d8:	79fb      	ldrb	r3, [r7, #7]
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    68da:	b25b      	sxtb	r3, r3
    68dc:	2b00      	cmp	r3, #0
    68de:	da02      	bge.n	68e6 <asynchronous_event_handler+0xde>
    68e0:	79fb      	ldrb	r3, [r7, #7]
    68e2:	2b9f      	cmp	r3, #159	; 0x9f
    68e4:	d908      	bls.n	68f8 <asynchronous_event_handler+0xf0>
    68e6:	79fb      	ldrb	r3, [r7, #7]
    68e8:	2ba0      	cmp	r3, #160	; 0xa0
    68ea:	d005      	beq.n	68f8 <asynchronous_event_handler+0xf0>
    68ec:	79fb      	ldrb	r3, [r7, #7]
    68ee:	2bb0      	cmp	r3, #176	; 0xb0
    68f0:	d91b      	bls.n	692a <asynchronous_event_handler+0x122>
    68f2:	79fb      	ldrb	r3, [r7, #7]
    68f4:	2bb7      	cmp	r3, #183	; 0xb7
    68f6:	d818      	bhi.n	692a <asynchronous_event_handler+0x122>
            /* 
             * Inform to the application that new asynchronous message is received, 
             * only if application call-back function is registered during 
             * initialization. 
             */
            if(g_event_handler != 0)
    68f8:	f240 3374 	movw	r3, #884	; 0x374
    68fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6900:	681b      	ldr	r3, [r3, #0]
    6902:	2b00      	cmp	r3, #0
    6904:	d011      	beq.n	692a <asynchronous_event_handler+0x122>
            {
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
    6906:	f240 3374 	movw	r3, #884	; 0x374
    690a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    690e:	681a      	ldr	r2, [r3, #0]
    6910:	f240 3378 	movw	r3, #888	; 0x378
    6914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6918:	785b      	ldrb	r3, [r3, #1]
    691a:	79f9      	ldrb	r1, [r7, #7]
    691c:	4608      	mov	r0, r1
    691e:	4619      	mov	r1, r3
    6920:	4790      	blx	r2
    6922:	e002      	b.n	692a <asynchronous_event_handler+0x122>
        while ((running_on_standby_clock == 0U) && (timeout != 0U));

        /* Call the user's event handler. */
        if(g_event_handler != 0)
        {
            g_event_handler(event_opcode, g_response[1]);
    6924:	bf00      	nop
    6926:	e000      	b.n	692a <asynchronous_event_handler+0x122>
        revert_clk_config();
        
        if(g_event_handler != 0)
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    6928:	bf00      	nop
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
            }
        }
    }
}
    692a:	f107 0718 	add.w	r7, r7, #24
    692e:	46bd      	mov	sp, r7
    6930:	bd80      	pop	{r7, pc}
    6932:	bf00      	nop

00006934 <determine_seq>:
 */
uint32_t divisor[4] = {0x00};
volatile uint8_t ind = 0;

static uint8_t* determine_seq(uint8_t val, uint8_t* len)
{
    6934:	b480      	push	{r7}
    6936:	b085      	sub	sp, #20
    6938:	af00      	add	r7, sp, #0
    693a:	4603      	mov	r3, r0
    693c:	6039      	str	r1, [r7, #0]
    693e:	71fb      	strb	r3, [r7, #7]
    uint8_t*seq;
    
    switch(val)
    6940:	79fb      	ldrb	r3, [r7, #7]
    6942:	2b06      	cmp	r3, #6
    6944:	d84c      	bhi.n	69e0 <determine_seq+0xac>
    6946:	a201      	add	r2, pc, #4	; (adr r2, 694c <determine_seq+0x18>)
    6948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    694c:	00006969 	.word	0x00006969
    6950:	0000697d 	.word	0x0000697d
    6954:	00006991 	.word	0x00006991
    6958:	000069e1 	.word	0x000069e1
    695c:	000069a5 	.word	0x000069a5
    6960:	000069b9 	.word	0x000069b9
    6964:	000069cd 	.word	0x000069cd
    {
        case 0:
                seq = &div1_seq[0];
    6968:	f240 3314 	movw	r3, #788	; 0x314
    696c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6970:	60fb      	str	r3, [r7, #12]
                *len = 4;
    6972:	683b      	ldr	r3, [r7, #0]
    6974:	f04f 0204 	mov.w	r2, #4
    6978:	701a      	strb	r2, [r3, #0]
            break;
    697a:	e038      	b.n	69ee <determine_seq+0xba>

        case 1:
                seq = &div2_seq[0];
    697c:	f240 3318 	movw	r3, #792	; 0x318
    6980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6984:	60fb      	str	r3, [r7, #12]
                *len = 3;
    6986:	683b      	ldr	r3, [r7, #0]
    6988:	f04f 0203 	mov.w	r2, #3
    698c:	701a      	strb	r2, [r3, #0]
            break;
    698e:	e02e      	b.n	69ee <determine_seq+0xba>

        case 2:
                seq = &div4_seq[0];
    6990:	f240 331c 	movw	r3, #796	; 0x31c
    6994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6998:	60fb      	str	r3, [r7, #12]
                *len = 5;
    699a:	683b      	ldr	r3, [r7, #0]
    699c:	f04f 0205 	mov.w	r2, #5
    69a0:	701a      	strb	r2, [r3, #0]
            break;
    69a2:	e024      	b.n	69ee <determine_seq+0xba>

        case 4:
                seq = &div8_seq[0];
    69a4:	f240 3324 	movw	r3, #804	; 0x324
    69a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69ac:	60fb      	str	r3, [r7, #12]
                *len = 3;
    69ae:	683b      	ldr	r3, [r7, #0]
    69b0:	f04f 0203 	mov.w	r2, #3
    69b4:	701a      	strb	r2, [r3, #0]
            break;
    69b6:	e01a      	b.n	69ee <determine_seq+0xba>

        case 5:
                seq = &div16_seq[0];
    69b8:	f240 3328 	movw	r3, #808	; 0x328
    69bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69c0:	60fb      	str	r3, [r7, #12]
                *len = 2;
    69c2:	683b      	ldr	r3, [r7, #0]
    69c4:	f04f 0202 	mov.w	r2, #2
    69c8:	701a      	strb	r2, [r3, #0]
            break;
    69ca:	e010      	b.n	69ee <determine_seq+0xba>

        case 6:
                seq = &div32_seq[0];
    69cc:	f240 332c 	movw	r3, #812	; 0x32c
    69d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69d4:	60fb      	str	r3, [r7, #12]
                *len = 2;
    69d6:	683b      	ldr	r3, [r7, #0]
    69d8:	f04f 0202 	mov.w	r2, #2
    69dc:	701a      	strb	r2, [r3, #0]
            break;
    69de:	e006      	b.n	69ee <determine_seq+0xba>

        default:
                *len = 0;
    69e0:	683b      	ldr	r3, [r7, #0]
    69e2:	f04f 0200 	mov.w	r2, #0
    69e6:	701a      	strb	r2, [r3, #0]
                seq = NULL;
    69e8:	f04f 0300 	mov.w	r3, #0
    69ec:	60fb      	str	r3, [r7, #12]
            break;
    }
    
    return seq;
    69ee:	68fb      	ldr	r3, [r7, #12]
}
    69f0:	4618      	mov	r0, r3
    69f2:	f107 0714 	add.w	r7, r7, #20
    69f6:	46bd      	mov	sp, r7
    69f8:	bc80      	pop	{r7}
    69fa:	4770      	bx	lr

000069fc <clk_switching_fix>:
 * divisor values of fclk, pclk0, pclk1 and clk_fic64, and if the divisor 
 * values are equal to each other, then firmware will send requested command to 
 * system controller otherwise return CLOCK_SWITCHING_ERROR error.
 */
static uint8_t clk_switching_fix(void)
{
    69fc:	b580      	push	{r7, lr}
    69fe:	b088      	sub	sp, #32
    6a00:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    volatile uint32_t g_mssddr_facc1_cr =  SYSREG->MSSDDR_FACC1_CR;
    6a02:	f248 0300 	movw	r3, #32768	; 0x8000
    6a06:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6a0e:	607b      	str	r3, [r7, #4]
    uint32_t var = 0;
    6a10:	f04f 0300 	mov.w	r3, #0
    6a14:	613b      	str	r3, [r7, #16]
    uint32_t temp = 0;
    6a16:	f04f 0300 	mov.w	r3, #0
    6a1a:	617b      	str	r3, [r7, #20]
    uint32_t device_version;
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
    6a1c:	f04f 0300 	mov.w	r3, #0
    6a20:	77fb      	strb	r3, [r7, #31]
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    6a22:	f248 0300 	movw	r3, #32768	; 0x8000
    6a26:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a2a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    6a2e:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6a32:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6a36:	61bb      	str	r3, [r7, #24]

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
    6a38:	69ba      	ldr	r2, [r7, #24]
    6a3a:	f64f 0302 	movw	r3, #63490	; 0xf802
    6a3e:	429a      	cmp	r2, r3
    6a40:	d013      	beq.n	6a6a <clk_switching_fix+0x6e>
    6a42:	69ba      	ldr	r2, [r7, #24]
    6a44:	f64f 0303 	movw	r3, #63491	; 0xf803
    6a48:	429a      	cmp	r2, r3
    6a4a:	d00e      	beq.n	6a6a <clk_switching_fix+0x6e>
    6a4c:	69ba      	ldr	r2, [r7, #24]
    6a4e:	f64f 0304 	movw	r3, #63492	; 0xf804
    6a52:	429a      	cmp	r2, r3
    6a54:	d009      	beq.n	6a6a <clk_switching_fix+0x6e>
    6a56:	69ba      	ldr	r2, [r7, #24]
    6a58:	f64f 0307 	movw	r3, #63495	; 0xf807
    6a5c:	429a      	cmp	r2, r3
    6a5e:	d004      	beq.n	6a6a <clk_switching_fix+0x6e>
    6a60:	69ba      	ldr	r2, [r7, #24]
    6a62:	f64f 0306 	movw	r3, #63494	; 0xf806
    6a66:	429a      	cmp	r2, r3
    6a68:	d11b      	bne.n	6aa2 <clk_switching_fix+0xa6>
    {
        /* Dynamically divides down fclk, pclk0, pclk1 and clk_fic64
         * to the divided by 32 versions and M3_CLK, PCLK0, PCLK1, 
         * CLK_FIC64 all driven from CLK_STANDBY clock.
         */
        SYSREG->MSSDDR_FACC1_CR = (SYSREG->MSSDDR_FACC1_CR & CONFIG_CLOCK_DIV_MASK) | \
    6a6a:	f248 0100 	movw	r1, #32768	; 0x8000
    6a6e:	f2c4 0103 	movt	r1, #16387	; 0x4003
    6a72:	f248 0300 	movw	r3, #32768	; 0x8000
    6a76:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6a7e:	f24e 1203 	movw	r2, #57603	; 0xe103
    6a82:	f6cf 72c7 	movt	r2, #65479	; 0xffc7
    6a86:	ea03 0202 	and.w	r2, r3, r2
    6a8a:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    6a8e:	f2c0 0330 	movt	r3, #48	; 0x30
    6a92:	ea42 0303 	orr.w	r3, r2, r3
    6a96:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
                                   CONFIG_CLOCK_DIV_32_RATIO;
        status = CLOCK_SWITCHING_SUCCESS;
    6a9a:	f04f 0300 	mov.w	r3, #0
    6a9e:	77fb      	strb	r3, [r7, #31]
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
    6aa0:	e175      	b.n	6d8e <clk_switching_fix+0x392>
    
    /* For 05 devices
     * When modifying clock divisor settings on M2S005, it is necessary to 
     * sequence them, depending on the starting configuration.
     */
    else if(0xF805u == device_version)
    6aa2:	69ba      	ldr	r2, [r7, #24]
    6aa4:	f64f 0305 	movw	r3, #63493	; 0xf805
    6aa8:	429a      	cmp	r2, r3
    6aaa:	f040 8116 	bne.w	6cda <clk_switching_fix+0x2de>
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
    6aae:	687b      	ldr	r3, [r7, #4]
    6ab0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6ab4:	f003 0207 	and.w	r2, r3, #7
    6ab8:	f240 3380 	movw	r3, #896	; 0x380
    6abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ac0:	601a      	str	r2, [r3, #0]
        sequence = determine_seq(divisor[0], &len);
    6ac2:	f240 3380 	movw	r3, #896	; 0x380
    6ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6aca:	681b      	ldr	r3, [r3, #0]
    6acc:	b2da      	uxtb	r2, r3
    6ace:	f107 030b 	add.w	r3, r7, #11
    6ad2:	4610      	mov	r0, r2
    6ad4:	4619      	mov	r1, r3
    6ad6:	f7ff ff2d 	bl	6934 <determine_seq>
    6ada:	4603      	mov	r3, r0
    6adc:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
    6ade:	f04f 0301 	mov.w	r3, #1
    6ae2:	613b      	str	r3, [r7, #16]
    6ae4:	e01f      	b.n	6b26 <clk_switching_fix+0x12a>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6ae6:	f248 0300 	movw	r3, #32768	; 0x8000
    6aea:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6aee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6af2:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFFE3u;
    6af4:	697b      	ldr	r3, [r7, #20]
    6af6:	f023 031c 	bic.w	r3, r3, #28
    6afa:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 2);
    6afc:	68fa      	ldr	r2, [r7, #12]
    6afe:	693b      	ldr	r3, [r7, #16]
    6b00:	4413      	add	r3, r2
    6b02:	781b      	ldrb	r3, [r3, #0]
    6b04:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6b08:	697a      	ldr	r2, [r7, #20]
    6b0a:	ea42 0303 	orr.w	r3, r2, r3
    6b0e:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6b10:	f248 0300 	movw	r3, #32768	; 0x8000
    6b14:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6b18:	697a      	ldr	r2, [r7, #20]
    6b1a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        sequence = determine_seq(divisor[0], &len);

        for(var = 1; var < len; var++)
    6b1e:	693b      	ldr	r3, [r7, #16]
    6b20:	f103 0301 	add.w	r3, r3, #1
    6b24:	613b      	str	r3, [r7, #16]
    6b26:	7afb      	ldrb	r3, [r7, #11]
    6b28:	461a      	mov	r2, r3
    6b2a:	693b      	ldr	r3, [r7, #16]
    6b2c:	429a      	cmp	r2, r3
    6b2e:	d8da      	bhi.n	6ae6 <clk_switching_fix+0xea>
            temp |= ((uint32_t)(sequence[var]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
    6b30:	687b      	ldr	r3, [r7, #4]
    6b32:	ea4f 1353 	mov.w	r3, r3, lsr #5
    6b36:	f003 0207 	and.w	r2, r3, #7
    6b3a:	f240 3380 	movw	r3, #896	; 0x380
    6b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b42:	605a      	str	r2, [r3, #4]
        sequence = determine_seq(divisor[1], &len);
    6b44:	f240 3380 	movw	r3, #896	; 0x380
    6b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b4c:	685b      	ldr	r3, [r3, #4]
    6b4e:	b2da      	uxtb	r2, r3
    6b50:	f107 030b 	add.w	r3, r7, #11
    6b54:	4610      	mov	r0, r2
    6b56:	4619      	mov	r1, r3
    6b58:	f7ff feec 	bl	6934 <determine_seq>
    6b5c:	4603      	mov	r3, r0
    6b5e:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
    6b60:	f04f 0301 	mov.w	r3, #1
    6b64:	613b      	str	r3, [r7, #16]
    6b66:	e01f      	b.n	6ba8 <clk_switching_fix+0x1ac>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6b68:	f248 0300 	movw	r3, #32768	; 0x8000
    6b6c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6b70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6b74:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFF1Fu;
    6b76:	697b      	ldr	r3, [r7, #20]
    6b78:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    6b7c:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 5);
    6b7e:	68fa      	ldr	r2, [r7, #12]
    6b80:	693b      	ldr	r3, [r7, #16]
    6b82:	4413      	add	r3, r2
    6b84:	781b      	ldrb	r3, [r3, #0]
    6b86:	ea4f 1343 	mov.w	r3, r3, lsl #5
    6b8a:	697a      	ldr	r2, [r7, #20]
    6b8c:	ea42 0303 	orr.w	r3, r2, r3
    6b90:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6b92:	f248 0300 	movw	r3, #32768	; 0x8000
    6b96:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6b9a:	697a      	ldr	r2, [r7, #20]
    6b9c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        sequence = determine_seq(divisor[1], &len);

        for(var = 1; var < len; var++)
    6ba0:	693b      	ldr	r3, [r7, #16]
    6ba2:	f103 0301 	add.w	r3, r3, #1
    6ba6:	613b      	str	r3, [r7, #16]
    6ba8:	7afb      	ldrb	r3, [r7, #11]
    6baa:	461a      	mov	r2, r3
    6bac:	693b      	ldr	r3, [r7, #16]
    6bae:	429a      	cmp	r2, r3
    6bb0:	d8da      	bhi.n	6b68 <clk_switching_fix+0x16c>
            temp |= ((uint32_t)(sequence[var]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
    6bb2:	687b      	ldr	r3, [r7, #4]
    6bb4:	ea4f 2353 	mov.w	r3, r3, lsr #9
    6bb8:	f003 0207 	and.w	r2, r3, #7
    6bbc:	f240 3380 	movw	r3, #896	; 0x380
    6bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bc4:	609a      	str	r2, [r3, #8]
        sequence = determine_seq(divisor[2], &len);
    6bc6:	f240 3380 	movw	r3, #896	; 0x380
    6bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bce:	689b      	ldr	r3, [r3, #8]
    6bd0:	b2da      	uxtb	r2, r3
    6bd2:	f107 030b 	add.w	r3, r7, #11
    6bd6:	4610      	mov	r0, r2
    6bd8:	4619      	mov	r1, r3
    6bda:	f7ff feab 	bl	6934 <determine_seq>
    6bde:	4603      	mov	r3, r0
    6be0:	60fb      	str	r3, [r7, #12]
        
        for(var = 1; var < len; var++)
    6be2:	f04f 0301 	mov.w	r3, #1
    6be6:	613b      	str	r3, [r7, #16]
    6be8:	e01f      	b.n	6c2a <clk_switching_fix+0x22e>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6bea:	f248 0300 	movw	r3, #32768	; 0x8000
    6bee:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6bf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6bf6:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFF1FFu;
    6bf8:	697b      	ldr	r3, [r7, #20]
    6bfa:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
    6bfe:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 9);
    6c00:	68fa      	ldr	r2, [r7, #12]
    6c02:	693b      	ldr	r3, [r7, #16]
    6c04:	4413      	add	r3, r2
    6c06:	781b      	ldrb	r3, [r3, #0]
    6c08:	ea4f 2343 	mov.w	r3, r3, lsl #9
    6c0c:	697a      	ldr	r2, [r7, #20]
    6c0e:	ea42 0303 	orr.w	r3, r2, r3
    6c12:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6c14:	f248 0300 	movw	r3, #32768	; 0x8000
    6c18:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6c1c:	697a      	ldr	r2, [r7, #20]
    6c1e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        sequence = determine_seq(divisor[2], &len);
        
        for(var = 1; var < len; var++)
    6c22:	693b      	ldr	r3, [r7, #16]
    6c24:	f103 0301 	add.w	r3, r3, #1
    6c28:	613b      	str	r3, [r7, #16]
    6c2a:	7afb      	ldrb	r3, [r7, #11]
    6c2c:	461a      	mov	r2, r3
    6c2e:	693b      	ldr	r3, [r7, #16]
    6c30:	429a      	cmp	r2, r3
    6c32:	d8da      	bhi.n	6bea <clk_switching_fix+0x1ee>
            temp |= ((uint32_t)(sequence[var]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
    6c34:	687b      	ldr	r3, [r7, #4]
    6c36:	ea4f 43d3 	mov.w	r3, r3, lsr #19
    6c3a:	f003 0207 	and.w	r2, r3, #7
    6c3e:	f240 3380 	movw	r3, #896	; 0x380
    6c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c46:	60da      	str	r2, [r3, #12]
        sequence = determine_seq(divisor[3], &len);
    6c48:	f240 3380 	movw	r3, #896	; 0x380
    6c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c50:	68db      	ldr	r3, [r3, #12]
    6c52:	b2da      	uxtb	r2, r3
    6c54:	f107 030b 	add.w	r3, r7, #11
    6c58:	4610      	mov	r0, r2
    6c5a:	4619      	mov	r1, r3
    6c5c:	f7ff fe6a 	bl	6934 <determine_seq>
    6c60:	4603      	mov	r3, r0
    6c62:	60fb      	str	r3, [r7, #12]
        for(var = 1; var < len; var++)
    6c64:	f04f 0301 	mov.w	r3, #1
    6c68:	613b      	str	r3, [r7, #16]
    6c6a:	e01f      	b.n	6cac <clk_switching_fix+0x2b0>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6c6c:	f248 0300 	movw	r3, #32768	; 0x8000
    6c70:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6c78:	617b      	str	r3, [r7, #20]
            temp &= 0xFFC7FFFFu;
    6c7a:	697b      	ldr	r3, [r7, #20]
    6c7c:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
    6c80:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 19);
    6c82:	68fa      	ldr	r2, [r7, #12]
    6c84:	693b      	ldr	r3, [r7, #16]
    6c86:	4413      	add	r3, r2
    6c88:	781b      	ldrb	r3, [r3, #0]
    6c8a:	ea4f 43c3 	mov.w	r3, r3, lsl #19
    6c8e:	697a      	ldr	r2, [r7, #20]
    6c90:	ea42 0303 	orr.w	r3, r2, r3
    6c94:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6c96:	f248 0300 	movw	r3, #32768	; 0x8000
    6c9a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6c9e:	697a      	ldr	r2, [r7, #20]
    6ca0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
        sequence = determine_seq(divisor[3], &len);
        for(var = 1; var < len; var++)
    6ca4:	693b      	ldr	r3, [r7, #16]
    6ca6:	f103 0301 	add.w	r3, r3, #1
    6caa:	613b      	str	r3, [r7, #16]
    6cac:	7afb      	ldrb	r3, [r7, #11]
    6cae:	461a      	mov	r2, r3
    6cb0:	693b      	ldr	r3, [r7, #16]
    6cb2:	429a      	cmp	r2, r3
    6cb4:	d8da      	bhi.n	6c6c <clk_switching_fix+0x270>

        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 1 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from CLK_STANDBY
         * clock.
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR | 0x00001000u;
    6cb6:	f248 0300 	movw	r3, #32768	; 0x8000
    6cba:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6cbe:	f248 0200 	movw	r2, #32768	; 0x8000
    6cc2:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6cc6:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    6cca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    6cce:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        
        status = CLOCK_SWITCHING_SUCCESS;
    6cd2:	f04f 0300 	mov.w	r3, #0
    6cd6:	77fb      	strb	r3, [r7, #31]
    6cd8:	e059      	b.n	6d8e <clk_switching_fix+0x392>
    }
    /* For 060 devices */
    else if(0xF808u == device_version)
    6cda:	69ba      	ldr	r2, [r7, #24]
    6cdc:	f64f 0308 	movw	r3, #63496	; 0xf808
    6ce0:	429a      	cmp	r2, r3
    6ce2:	d154      	bne.n	6d8e <clk_switching_fix+0x392>
    {
        /* The divisor setting should be such that all the divisor should be 
         * equal to each other and set to divide by 1,2,4,8, and 16 (but not 32)
         */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
    6ce4:	687b      	ldr	r3, [r7, #4]
    6ce6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6cea:	f003 0207 	and.w	r2, r3, #7
    6cee:	f240 3380 	movw	r3, #896	; 0x380
    6cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cf6:	601a      	str	r2, [r3, #0]
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
    6cf8:	687b      	ldr	r3, [r7, #4]
    6cfa:	ea4f 1353 	mov.w	r3, r3, lsr #5
    6cfe:	f003 0207 	and.w	r2, r3, #7
    6d02:	f240 3380 	movw	r3, #896	; 0x380
    6d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d0a:	605a      	str	r2, [r3, #4]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
    6d0c:	687b      	ldr	r3, [r7, #4]
    6d0e:	ea4f 2353 	mov.w	r3, r3, lsr #9
    6d12:	f003 0207 	and.w	r2, r3, #7
    6d16:	f240 3380 	movw	r3, #896	; 0x380
    6d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d1e:	609a      	str	r2, [r3, #8]
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
    6d20:	687b      	ldr	r3, [r7, #4]
    6d22:	ea4f 43d3 	mov.w	r3, r3, lsr #19
    6d26:	f003 0207 	and.w	r2, r3, #7
    6d2a:	f240 3380 	movw	r3, #896	; 0x380
    6d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d32:	60da      	str	r2, [r3, #12]
       
        for(var = 1; var < 4; var++)
    6d34:	f04f 0301 	mov.w	r3, #1
    6d38:	613b      	str	r3, [r7, #16]
    6d3a:	e025      	b.n	6d88 <clk_switching_fix+0x38c>
        {
            if((divisor[var] != divisor[0]) || \
    6d3c:	693a      	ldr	r2, [r7, #16]
    6d3e:	f240 3380 	movw	r3, #896	; 0x380
    6d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    6d4a:	f240 3380 	movw	r3, #896	; 0x380
    6d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d52:	681b      	ldr	r3, [r3, #0]
    6d54:	429a      	cmp	r2, r3
    6d56:	d10f      	bne.n	6d78 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
    6d58:	f240 3380 	movw	r3, #896	; 0x380
    6d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d60:	681b      	ldr	r3, [r3, #0]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
    6d62:	2b05      	cmp	r3, #5
    6d64:	d808      	bhi.n	6d78 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
    6d66:	693a      	ldr	r2, [r7, #16]
    6d68:	f240 3380 	movw	r3, #896	; 0x380
    6d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
    6d74:	2b05      	cmp	r3, #5
    6d76:	d903      	bls.n	6d80 <clk_switching_fix+0x384>
               (divisor[0] > 5) || (divisor[var] > 5))
            {
                /* If the divisor value does meet the criteria, log the clock 
                 * switching error.
                 */
                status = CLOCK_SWITCHING_ERROR;
    6d78:	f04f 0301 	mov.w	r3, #1
    6d7c:	77fb      	strb	r3, [r7, #31]
                break;
    6d7e:	e006      	b.n	6d8e <clk_switching_fix+0x392>
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
    6d80:	693b      	ldr	r3, [r7, #16]
    6d82:	f103 0301 	add.w	r3, r3, #1
    6d86:	613b      	str	r3, [r7, #16]
    6d88:	693b      	ldr	r3, [r7, #16]
    6d8a:	2b03      	cmp	r3, #3
    6d8c:	d9d6      	bls.n	6d3c <clk_switching_fix+0x340>
    else
    {
         /* Do Nothing. */
    }
    
    return status;
    6d8e:	7ffb      	ldrb	r3, [r7, #31]
}
    6d90:	4618      	mov	r0, r3
    6d92:	f107 0720 	add.w	r7, r7, #32
    6d96:	46bd      	mov	sp, r7
    6d98:	bd80      	pop	{r7, pc}
    6d9a:	bf00      	nop

00006d9c <revert_clk_config>:
/* SAR 80563 - Workaround for Glitchless Clock Multiplexer Switching Issue
 * Revert back original values of various divisor in FACC1 register after 
 * completing the fabric digest check/IAP/Flash Freeze service. 
 */
static void revert_clk_config(void)
{
    6d9c:	b580      	push	{r7, lr}
    6d9e:	b086      	sub	sp, #24
    6da0:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    uint8_t var = 0;
    6da2:	f04f 0300 	mov.w	r3, #0
    6da6:	73fb      	strb	r3, [r7, #15]
    uint32_t temp = 0;
    6da8:	f04f 0300 	mov.w	r3, #0
    6dac:	613b      	str	r3, [r7, #16]
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    6dae:	f248 0300 	movw	r3, #32768	; 0x8000
    6db2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6db6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    6dba:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6dbe:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6dc2:	617b      	str	r3, [r7, #20]

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    6dc4:	697a      	ldr	r2, [r7, #20]
    6dc6:	f64f 0302 	movw	r3, #63490	; 0xf802
    6dca:	429a      	cmp	r2, r3
    6dcc:	d013      	beq.n	6df6 <revert_clk_config+0x5a>
    6dce:	697a      	ldr	r2, [r7, #20]
    6dd0:	f64f 0303 	movw	r3, #63491	; 0xf803
    6dd4:	429a      	cmp	r2, r3
    6dd6:	d00e      	beq.n	6df6 <revert_clk_config+0x5a>
    6dd8:	697a      	ldr	r2, [r7, #20]
    6dda:	f64f 0304 	movw	r3, #63492	; 0xf804
    6dde:	429a      	cmp	r2, r3
    6de0:	d009      	beq.n	6df6 <revert_clk_config+0x5a>
    6de2:	697a      	ldr	r2, [r7, #20]
    6de4:	f64f 0307 	movw	r3, #63495	; 0xf807
    6de8:	429a      	cmp	r2, r3
    6dea:	d004      	beq.n	6df6 <revert_clk_config+0x5a>
    6dec:	697a      	ldr	r2, [r7, #20]
    6dee:	f64f 0306 	movw	r3, #63494	; 0xf806
    6df2:	429a      	cmp	r2, r3
    6df4:	d10b      	bne.n	6e0e <revert_clk_config+0x72>
       (0xF804u == device_version)||(0xF807u == device_version) ||   \
       (0xF806u == device_version))
    {
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    6df6:	f248 0300 	movw	r3, #32768	; 0x8000
    6dfa:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6dfe:	f240 327c 	movw	r2, #892	; 0x37c
    6e02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6e06:	6812      	ldr	r2, [r2, #0]
    6e08:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    6e0c:	e0eb      	b.n	6fe6 <revert_clk_config+0x24a>
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    }

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    6e0e:	697a      	ldr	r2, [r7, #20]
    6e10:	f64f 0305 	movw	r3, #63493	; 0xf805
    6e14:	429a      	cmp	r2, r3
    6e16:	f040 80e6 	bne.w	6fe6 <revert_clk_config+0x24a>
    {
        sequence = determine_seq(divisor[0], &len);
    6e1a:	f240 3380 	movw	r3, #896	; 0x380
    6e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e22:	681b      	ldr	r3, [r3, #0]
    6e24:	b2da      	uxtb	r2, r3
    6e26:	f107 0307 	add.w	r3, r7, #7
    6e2a:	4610      	mov	r0, r2
    6e2c:	4619      	mov	r1, r3
    6e2e:	f7ff fd81 	bl	6934 <determine_seq>
    6e32:	4603      	mov	r3, r0
    6e34:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6e36:	79fb      	ldrb	r3, [r7, #7]
    6e38:	73fb      	strb	r3, [r7, #15]
    6e3a:	e021      	b.n	6e80 <revert_clk_config+0xe4>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6e3c:	f248 0300 	movw	r3, #32768	; 0x8000
    6e40:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6e44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6e48:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFFE3u;
    6e4a:	693b      	ldr	r3, [r7, #16]
    6e4c:	f023 031c 	bic.w	r3, r3, #28
    6e50:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
    6e52:	7bfb      	ldrb	r3, [r7, #15]
    6e54:	f103 32ff 	add.w	r2, r3, #4294967295
    6e58:	68bb      	ldr	r3, [r7, #8]
    6e5a:	4413      	add	r3, r2
    6e5c:	781b      	ldrb	r3, [r3, #0]
    6e5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6e62:	693a      	ldr	r2, [r7, #16]
    6e64:	ea42 0303 	orr.w	r3, r2, r3
    6e68:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6e6a:	f248 0300 	movw	r3, #32768	; 0x8000
    6e6e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6e72:	693a      	ldr	r2, [r7, #16]
    6e74:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    {
        sequence = determine_seq(divisor[0], &len);
        for(var = len; var > 0; var--)
    6e78:	7bfb      	ldrb	r3, [r7, #15]
    6e7a:	f103 33ff 	add.w	r3, r3, #4294967295
    6e7e:	73fb      	strb	r3, [r7, #15]
    6e80:	7bfb      	ldrb	r3, [r7, #15]
    6e82:	2b00      	cmp	r3, #0
    6e84:	d1da      	bne.n	6e3c <revert_clk_config+0xa0>
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
    6e86:	f240 3380 	movw	r3, #896	; 0x380
    6e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e8e:	685b      	ldr	r3, [r3, #4]
    6e90:	b2da      	uxtb	r2, r3
    6e92:	f107 0307 	add.w	r3, r7, #7
    6e96:	4610      	mov	r0, r2
    6e98:	4619      	mov	r1, r3
    6e9a:	f7ff fd4b 	bl	6934 <determine_seq>
    6e9e:	4603      	mov	r3, r0
    6ea0:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6ea2:	79fb      	ldrb	r3, [r7, #7]
    6ea4:	73fb      	strb	r3, [r7, #15]
    6ea6:	e021      	b.n	6eec <revert_clk_config+0x150>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6ea8:	f248 0300 	movw	r3, #32768	; 0x8000
    6eac:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6eb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6eb4:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFF1Fu;
    6eb6:	693b      	ldr	r3, [r7, #16]
    6eb8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    6ebc:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
    6ebe:	7bfb      	ldrb	r3, [r7, #15]
    6ec0:	f103 32ff 	add.w	r2, r3, #4294967295
    6ec4:	68bb      	ldr	r3, [r7, #8]
    6ec6:	4413      	add	r3, r2
    6ec8:	781b      	ldrb	r3, [r3, #0]
    6eca:	ea4f 1343 	mov.w	r3, r3, lsl #5
    6ece:	693a      	ldr	r2, [r7, #16]
    6ed0:	ea42 0303 	orr.w	r3, r2, r3
    6ed4:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6ed6:	f248 0300 	movw	r3, #32768	; 0x8000
    6eda:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6ede:	693a      	ldr	r2, [r7, #16]
    6ee0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
        for(var = len; var > 0; var--)
    6ee4:	7bfb      	ldrb	r3, [r7, #15]
    6ee6:	f103 33ff 	add.w	r3, r3, #4294967295
    6eea:	73fb      	strb	r3, [r7, #15]
    6eec:	7bfb      	ldrb	r3, [r7, #15]
    6eee:	2b00      	cmp	r3, #0
    6ef0:	d1da      	bne.n	6ea8 <revert_clk_config+0x10c>
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
    6ef2:	f240 3380 	movw	r3, #896	; 0x380
    6ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6efa:	689b      	ldr	r3, [r3, #8]
    6efc:	b2da      	uxtb	r2, r3
    6efe:	f107 0307 	add.w	r3, r7, #7
    6f02:	4610      	mov	r0, r2
    6f04:	4619      	mov	r1, r3
    6f06:	f7ff fd15 	bl	6934 <determine_seq>
    6f0a:	4603      	mov	r3, r0
    6f0c:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6f0e:	79fb      	ldrb	r3, [r7, #7]
    6f10:	73fb      	strb	r3, [r7, #15]
    6f12:	e021      	b.n	6f58 <revert_clk_config+0x1bc>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6f14:	f248 0300 	movw	r3, #32768	; 0x8000
    6f18:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6f20:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFF1FFu;
    6f22:	693b      	ldr	r3, [r7, #16]
    6f24:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
    6f28:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
    6f2a:	7bfb      	ldrb	r3, [r7, #15]
    6f2c:	f103 32ff 	add.w	r2, r3, #4294967295
    6f30:	68bb      	ldr	r3, [r7, #8]
    6f32:	4413      	add	r3, r2
    6f34:	781b      	ldrb	r3, [r3, #0]
    6f36:	ea4f 2343 	mov.w	r3, r3, lsl #9
    6f3a:	693a      	ldr	r2, [r7, #16]
    6f3c:	ea42 0303 	orr.w	r3, r2, r3
    6f40:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6f42:	f248 0300 	movw	r3, #32768	; 0x8000
    6f46:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6f4a:	693a      	ldr	r2, [r7, #16]
    6f4c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
        for(var = len; var > 0; var--)
    6f50:	7bfb      	ldrb	r3, [r7, #15]
    6f52:	f103 33ff 	add.w	r3, r3, #4294967295
    6f56:	73fb      	strb	r3, [r7, #15]
    6f58:	7bfb      	ldrb	r3, [r7, #15]
    6f5a:	2b00      	cmp	r3, #0
    6f5c:	d1da      	bne.n	6f14 <revert_clk_config+0x178>
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
    6f5e:	f240 3380 	movw	r3, #896	; 0x380
    6f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f66:	68db      	ldr	r3, [r3, #12]
    6f68:	b2da      	uxtb	r2, r3
    6f6a:	f107 0307 	add.w	r3, r7, #7
    6f6e:	4610      	mov	r0, r2
    6f70:	4619      	mov	r1, r3
    6f72:	f7ff fcdf 	bl	6934 <determine_seq>
    6f76:	4603      	mov	r3, r0
    6f78:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6f7a:	79fb      	ldrb	r3, [r7, #7]
    6f7c:	73fb      	strb	r3, [r7, #15]
    6f7e:	e021      	b.n	6fc4 <revert_clk_config+0x228>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6f80:	f248 0300 	movw	r3, #32768	; 0x8000
    6f84:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6f88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6f8c:	613b      	str	r3, [r7, #16]
            temp &= 0xFFC7FFFFu;
    6f8e:	693b      	ldr	r3, [r7, #16]
    6f90:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
    6f94:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 19);
    6f96:	7bfb      	ldrb	r3, [r7, #15]
    6f98:	f103 32ff 	add.w	r2, r3, #4294967295
    6f9c:	68bb      	ldr	r3, [r7, #8]
    6f9e:	4413      	add	r3, r2
    6fa0:	781b      	ldrb	r3, [r3, #0]
    6fa2:	ea4f 43c3 	mov.w	r3, r3, lsl #19
    6fa6:	693a      	ldr	r2, [r7, #16]
    6fa8:	ea42 0303 	orr.w	r3, r2, r3
    6fac:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6fae:	f248 0300 	movw	r3, #32768	; 0x8000
    6fb2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6fb6:	693a      	ldr	r2, [r7, #16]
    6fb8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
        for(var = len; var > 0; var--)
    6fbc:	7bfb      	ldrb	r3, [r7, #15]
    6fbe:	f103 33ff 	add.w	r3, r3, #4294967295
    6fc2:	73fb      	strb	r3, [r7, #15]
    6fc4:	7bfb      	ldrb	r3, [r7, #15]
    6fc6:	2b00      	cmp	r3, #0
    6fc8:	d1da      	bne.n	6f80 <revert_clk_config+0x1e4>
        
        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 0 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from stage 2 
         * dividers (from CLK_SRC).
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & 0xFFFFEFFFu;
    6fca:	f248 0300 	movw	r3, #32768	; 0x8000
    6fce:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6fd2:	f248 0200 	movw	r2, #32768	; 0x8000
    6fd6:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6fda:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    6fde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    6fe2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        /* Do Nothing. */
    }
}
    6fe6:	f107 0718 	add.w	r7, r7, #24
    6fea:	46bd      	mov	sp, r7
    6fec:	bd80      	pop	{r7, pc}
    6fee:	bf00      	nop

00006ff0 <MSS_SYS_initiate_iap>:
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
    6ff0:	b580      	push	{r7, lr}
    6ff2:	b08a      	sub	sp, #40	; 0x28
    6ff4:	af04      	add	r7, sp, #16
    6ff6:	4603      	mov	r3, r0
    6ff8:	6039      	str	r1, [r7, #0]
    6ffa:	71fb      	strb	r3, [r7, #7]
    uint8_t status = MSS_SYS_SUCCESS;
    6ffc:	f04f 0300 	mov.w	r3, #0
    7000:	753b      	strb	r3, [r7, #20]
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
    7002:	f04f 0300 	mov.w	r3, #0
    7006:	757b      	strb	r3, [r7, #21]
    uint16_t actual_response_length;
    uint8_t iap_prog_req[6];
    uint8_t response[IAP_PROG_SERV_RESP_LENGTH];
    
    if(mode == MSS_SYS_PROG_VERIFY)
    7008:	79fb      	ldrb	r3, [r7, #7]
    700a:	2b02      	cmp	r3, #2
    700c:	d103      	bne.n	7016 <MSS_SYS_initiate_iap+0x26>
    {
        /*
         * Check fabric digest before performing IAP verify
         */
        MSS_SYS_check_digest(MSS_SYS_DIGEST_CHECK_FABRIC);
    700e:	f04f 0001 	mov.w	r0, #1
    7012:	f000 f8b9 	bl	7188 <MSS_SYS_check_digest>
    }
    
    if(mode != MSS_SYS_PROG_AUTHENTICATE)
    7016:	79fb      	ldrb	r3, [r7, #7]
    7018:	2b00      	cmp	r3, #0
    701a:	d04e      	beq.n	70ba <MSS_SYS_initiate_iap+0xca>
        /*
         * Keep a copy of the initial eNVM configuration used before IAP was
         * initiated. The eNVM configuration will be restored, as part of the IAP
         * completion handler, when IAP completes.
         */
        g_initial_envm_cr = SYSREG->ENVM_CR;
    701c:	f248 0300 	movw	r3, #32768	; 0x8000
    7020:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7024:	68da      	ldr	r2, [r3, #12]
    7026:	f240 3330 	movw	r3, #816	; 0x330
    702a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    702e:	601a      	str	r2, [r3, #0]
     
        /* Store the MSS DDR FACC 2 register value so that its can be restored back 
         * when the IAP operation is completed.asynchronous_event_handler. */
        g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
    7030:	f248 0300 	movw	r3, #32768	; 0x8000
    7034:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7038:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    703c:	f240 3390 	movw	r3, #912	; 0x390
    7040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7044:	601a      	str	r2, [r3, #0]
        
        /*
         * Set the eNVM's frequency range to its maximum. This is required to ensure
         * successful eNVM programming on all devices.
         */
        SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;                
    7046:	f248 0300 	movw	r3, #32768	; 0x8000
    704a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    704e:	f240 3230 	movw	r2, #816	; 0x330
    7052:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7056:	6812      	ldr	r2, [r2, #0]
    7058:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
    705c:	60da      	str	r2, [r3, #12]

        /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) | ~FACC_STANDBY_SEL_MASK);
    705e:	f248 0300 	movw	r3, #32768	; 0x8000
    7062:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7066:	f248 0200 	movw	r2, #32768	; 0x8000
    706a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    706e:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    7072:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
    7076:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 50 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
    707a:	f248 0300 	movw	r3, #32768	; 0x8000
    707e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7082:	f248 0200 	movw	r2, #32768	; 0x8000
    7086:	f2c4 0203 	movt	r2, #16387	; 0x4003
    708a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    708e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    7092:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 1 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
    7096:	f248 0300 	movw	r3, #32768	; 0x8000
    709a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    709e:	f248 0200 	movw	r2, #32768	; 0x8000
    70a2:	f2c4 0203 	movt	r2, #16387	; 0x4003
    70a6:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    70aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    70ae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* SAR 80563
         * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
         * clk_fic64 to the divided by 32 versions based on device version.
         */
        clk_switch_status = clk_switching_fix();
    70b2:	f7ff fca3 	bl	69fc <clk_switching_fix>
    70b6:	4603      	mov	r3, r0
    70b8:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
    70ba:	7d7b      	ldrb	r3, [r7, #21]
    70bc:	2b00      	cmp	r3, #0
    70be:	d157      	bne.n	7170 <MSS_SYS_initiate_iap+0x180>
    {
        /*
         * There is no response for Program mode because the Cortex-M3 will
         * get reset on completion of the system service.
         */
        iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
    70c0:	f04f 0314 	mov.w	r3, #20
    70c4:	733b      	strb	r3, [r7, #12]
        iap_prog_req[1] = mode;
    70c6:	79fb      	ldrb	r3, [r7, #7]
    70c8:	737b      	strb	r3, [r7, #13]

        iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    70ca:	683b      	ldr	r3, [r7, #0]
    70cc:	b2db      	uxtb	r3, r3
    70ce:	73bb      	strb	r3, [r7, #14]
        iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
    70d0:	683b      	ldr	r3, [r7, #0]
    70d2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    70d6:	b2db      	uxtb	r3, r3
    70d8:	73fb      	strb	r3, [r7, #15]
        iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    70da:	683b      	ldr	r3, [r7, #0]
    70dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    70e0:	b2db      	uxtb	r3, r3
    70e2:	743b      	strb	r3, [r7, #16]
        iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
    70e4:	683b      	ldr	r3, [r7, #0]
    70e6:	ea4f 6313 	mov.w	r3, r3, lsr #24
    70ea:	b2db      	uxtb	r3, r3
    70ec:	747b      	strb	r3, [r7, #17]

        signal_request_start();
    70ee:	f000 f8e7 	bl	72c0 <signal_request_start>
        
        MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
    70f2:	f107 020c 	add.w	r2, r7, #12
    70f6:	f107 0308 	add.w	r3, r7, #8
    70fa:	9300      	str	r3, [sp, #0]
    70fc:	f04f 0302 	mov.w	r3, #2
    7100:	9301      	str	r3, [sp, #4]
    7102:	f247 2391 	movw	r3, #29329	; 0x7291
    7106:	f2c0 0300 	movt	r3, #0
    710a:	9302      	str	r3, [sp, #8]
    710c:	4610      	mov	r0, r2
    710e:	f04f 0106 	mov.w	r1, #6
    7112:	f04f 0200 	mov.w	r2, #0
    7116:	f04f 0300 	mov.w	r3, #0
    711a:	f003 ff47 	bl	afac <MSS_COMBLK_send_cmd>
                            request_completion_handler);    /* completion_handler */
            
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
    711e:	f000 f8eb 	bl	72f8 <wait_for_request_completion>
    7122:	4603      	mov	r3, r0
    7124:	82fb      	strh	r3, [r7, #22]
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    7126:	8afb      	ldrh	r3, [r7, #22]
    7128:	2b02      	cmp	r3, #2
    712a:	d105      	bne.n	7138 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
    712c:	7a3b      	ldrb	r3, [r7, #8]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    712e:	2b14      	cmp	r3, #20
    7130:	d102      	bne.n	7138 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
        {
            status = response[1];
    7132:	7a7b      	ldrb	r3, [r7, #9]
    7134:	753b      	strb	r3, [r7, #20]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    7136:	e002      	b.n	713e <MSS_SYS_initiate_iap+0x14e>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
    7138:	f06f 0337 	mvn.w	r3, #55	; 0x37
    713c:	753b      	strb	r3, [r7, #20]
        }
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
    713e:	79fb      	ldrb	r3, [r7, #7]
    7140:	2b00      	cmp	r3, #0
    7142:	d019      	beq.n	7178 <MSS_SYS_initiate_iap+0x188>
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
    7144:	f248 0300 	movw	r3, #32768	; 0x8000
    7148:	f2c4 0303 	movt	r3, #16387	; 0x4003
    714c:	f240 3230 	movw	r2, #816	; 0x330
    7150:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7154:	6812      	ldr	r2, [r2, #0]
    7156:	60da      	str	r2, [r3, #12]
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
    7158:	f248 0300 	movw	r3, #32768	; 0x8000
    715c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7160:	f240 3290 	movw	r2, #912	; 0x390
    7164:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7168:	6812      	ldr	r2, [r2, #0]
    716a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    716e:	e004      	b.n	717a <MSS_SYS_initiate_iap+0x18a>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    7170:	f06f 0336 	mvn.w	r3, #54	; 0x36
    7174:	753b      	strb	r3, [r7, #20]
    7176:	e000      	b.n	717a <MSS_SYS_initiate_iap+0x18a>
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
    7178:	bf00      	nop
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    }
    
    return status;
    717a:	7d3b      	ldrb	r3, [r7, #20]
}
    717c:	4618      	mov	r0, r3
    717e:	f107 0718 	add.w	r7, r7, #24
    7182:	46bd      	mov	sp, r7
    7184:	bd80      	pop	{r7, pc}
    7186:	bf00      	nop

00007188 <MSS_SYS_check_digest>:
 */
uint8_t MSS_SYS_check_digest
(
    uint8_t options
)
{
    7188:	b580      	push	{r7, lr}
    718a:	b08a      	sub	sp, #40	; 0x28
    718c:	af04      	add	r7, sp, #16
    718e:	4603      	mov	r3, r0
    7190:	71fb      	strb	r3, [r7, #7]
    uint8_t status;
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
    7192:	f04f 0300 	mov.w	r3, #0
    7196:	757b      	strb	r3, [r7, #21]
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    7198:	f248 0300 	movw	r3, #32768	; 0x8000
    719c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    71a0:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    71a4:	f64f 0302 	movw	r3, #63490	; 0xf802
    71a8:	429a      	cmp	r2, r3
    71aa:	d100      	bne.n	71ae <MSS_SYS_check_digest+0x26>
    71ac:	be00      	bkpt	0x0000
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    71ae:	f248 0300 	movw	r3, #32768	; 0x8000
    71b2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    71b6:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    71ba:	f64f 0302 	movw	r3, #63490	; 0xf802
    71be:	f2c0 0301 	movt	r3, #1
    71c2:	429a      	cmp	r2, r3
    71c4:	d100      	bne.n	71c8 <MSS_SYS_check_digest+0x40>
    71c6:	be00      	bkpt	0x0000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    71c8:	f248 0300 	movw	r3, #32768	; 0x8000
    71cc:	f2c4 0303 	movt	r3, #16387	; 0x4003
    71d0:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    71d4:	f64f 0302 	movw	r3, #63490	; 0xf802
    71d8:	f2c0 0302 	movt	r3, #2
    71dc:	429a      	cmp	r2, r3
    71de:	d100      	bne.n	71e2 <MSS_SYS_check_digest+0x5a>
    71e0:	be00      	bkpt	0x0000
    
    /* 
     * Private ENVM factory digest and user digest is available only on G4X 
     * devices
     */
    if((options & 0x30u) != 0x00)
    71e2:	79fb      	ldrb	r3, [r7, #7]
    71e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
    71e8:	2b00      	cmp	r3, #0
    71ea:	d00c      	beq.n	7206 <MSS_SYS_check_digest+0x7e>
    {
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    71ec:	f248 0300 	movw	r3, #32768	; 0x8000
    71f0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    71f4:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    71f8:	f64f 0302 	movw	r3, #63490	; 0xf802
    71fc:	f2c0 0302 	movt	r3, #2
    7200:	429a      	cmp	r2, r3
    7202:	d100      	bne.n	7206 <MSS_SYS_check_digest+0x7e>
    7204:	be00      	bkpt	0x0000
    
    /* SAR 80563
     * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
     * clk_fic64 to the divided by 32 versions based on device version.
     */
    if(MSS_SYS_DIGEST_CHECK_FABRIC == (options & 0x01u))
    7206:	79fb      	ldrb	r3, [r7, #7]
    7208:	f003 0301 	and.w	r3, r3, #1
    720c:	b2db      	uxtb	r3, r3
    720e:	2b00      	cmp	r3, #0
    7210:	d003      	beq.n	721a <MSS_SYS_check_digest+0x92>
    {
        clk_switch_status = clk_switching_fix();
    7212:	f7ff fbf3 	bl	69fc <clk_switching_fix>
    7216:	4603      	mov	r3, r0
    7218:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
    721a:	7d7b      	ldrb	r3, [r7, #21]
    721c:	2b00      	cmp	r3, #0
    721e:	d12e      	bne.n	727e <MSS_SYS_check_digest+0xf6>
    {
      
        signal_request_start();
    7220:	f000 f84e 	bl	72c0 <signal_request_start>

        digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    7224:	f04f 0317 	mov.w	r3, #23
    7228:	743b      	strb	r3, [r7, #16]
        digest_check_req[1] = options;
    722a:	79fb      	ldrb	r3, [r7, #7]
    722c:	747b      	strb	r3, [r7, #17]

        MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
    722e:	f107 0210 	add.w	r2, r7, #16
    7232:	f107 030c 	add.w	r3, r7, #12
    7236:	9300      	str	r3, [sp, #0]
    7238:	f04f 0302 	mov.w	r3, #2
    723c:	9301      	str	r3, [sp, #4]
    723e:	f247 2391 	movw	r3, #29329	; 0x7291
    7242:	f2c0 0300 	movt	r3, #0
    7246:	9302      	str	r3, [sp, #8]
    7248:	4610      	mov	r0, r2
    724a:	f04f 0102 	mov.w	r1, #2
    724e:	f04f 0200 	mov.w	r2, #0
    7252:	f04f 0300 	mov.w	r3, #0
    7256:	f003 fea9 	bl	afac <MSS_COMBLK_send_cmd>
                            0u,                             /* data_size */
                            response,                       /* p_response */
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();
    725a:	f000 f84d 	bl	72f8 <wait_for_request_completion>
    725e:	4603      	mov	r3, r0
    7260:	82fb      	strh	r3, [r7, #22]

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    7262:	8afb      	ldrh	r3, [r7, #22]
    7264:	2b02      	cmp	r3, #2
    7266:	d106      	bne.n	7276 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
    7268:	7b3b      	ldrb	r3, [r7, #12]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    726a:	2b17      	cmp	r3, #23
    726c:	d103      	bne.n	7276 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
        {
            status = response[1];
    726e:	7b7b      	ldrb	r3, [r7, #13]
    7270:	753b      	strb	r3, [r7, #20]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    7272:	bf00      	nop
    7274:	e006      	b.n	7284 <MSS_SYS_check_digest+0xfc>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
    7276:	f06f 0337 	mvn.w	r3, #55	; 0x37
    727a:	753b      	strb	r3, [r7, #20]
    727c:	e002      	b.n	7284 <MSS_SYS_check_digest+0xfc>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    727e:	f06f 0336 	mvn.w	r3, #54	; 0x36
    7282:	753b      	strb	r3, [r7, #20]
    }
    
    return status;
    7284:	7d3b      	ldrb	r3, [r7, #20]
}
    7286:	4618      	mov	r0, r3
    7288:	f107 0718 	add.w	r7, r7, #24
    728c:	46bd      	mov	sp, r7
    728e:	bd80      	pop	{r7, pc}

00007290 <request_completion_handler>:
static void request_completion_handler
(
    uint8_t * p_response,
    uint16_t response_size
)
{
    7290:	b480      	push	{r7}
    7292:	b083      	sub	sp, #12
    7294:	af00      	add	r7, sp, #0
    7296:	6078      	str	r0, [r7, #4]
    7298:	460b      	mov	r3, r1
    729a:	807b      	strh	r3, [r7, #2]
    g_request_in_progress = 0u;
    729c:	f240 336f 	movw	r3, #879	; 0x36f
    72a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72a4:	f04f 0200 	mov.w	r2, #0
    72a8:	701a      	strb	r2, [r3, #0]
    g_last_response_length = response_size;
    72aa:	f240 3370 	movw	r3, #880	; 0x370
    72ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72b2:	887a      	ldrh	r2, [r7, #2]
    72b4:	801a      	strh	r2, [r3, #0]
}
    72b6:	f107 070c 	add.w	r7, r7, #12
    72ba:	46bd      	mov	sp, r7
    72bc:	bc80      	pop	{r7}
    72be:	4770      	bx	lr

000072c0 <signal_request_start>:

/*==============================================================================
 *
 */
static void signal_request_start(void)
{
    72c0:	b480      	push	{r7}
    72c2:	af00      	add	r7, sp, #0
    /* Wait for current request to complete. */
    while(g_request_in_progress)
    72c4:	f240 336f 	movw	r3, #879	; 0x36f
    72c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72cc:	781b      	ldrb	r3, [r3, #0]
    72ce:	b2db      	uxtb	r3, r3
    72d0:	2b00      	cmp	r3, #0
    72d2:	d1f7      	bne.n	72c4 <signal_request_start+0x4>
    {
        ;
    }
    
    g_request_in_progress = 1u;
    72d4:	f240 336f 	movw	r3, #879	; 0x36f
    72d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72dc:	f04f 0201 	mov.w	r2, #1
    72e0:	701a      	strb	r2, [r3, #0]
    g_last_response_length = 0u;
    72e2:	f240 3370 	movw	r3, #880	; 0x370
    72e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72ea:	f04f 0200 	mov.w	r2, #0
    72ee:	801a      	strh	r2, [r3, #0]
}
    72f0:	46bd      	mov	sp, r7
    72f2:	bc80      	pop	{r7}
    72f4:	4770      	bx	lr
    72f6:	bf00      	nop

000072f8 <wait_for_request_completion>:

/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    72f8:	b480      	push	{r7}
    72fa:	af00      	add	r7, sp, #0
    while(g_request_in_progress)
    72fc:	f240 336f 	movw	r3, #879	; 0x36f
    7300:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7304:	781b      	ldrb	r3, [r3, #0]
    7306:	b2db      	uxtb	r3, r3
    7308:	2b00      	cmp	r3, #0
    730a:	d1f7      	bne.n	72fc <wait_for_request_completion+0x4>
    {
        ;
    }
    
    return g_last_response_length;
    730c:	f240 3370 	movw	r3, #880	; 0x370
    7310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7314:	881b      	ldrh	r3, [r3, #0]
    7316:	b29b      	uxth	r3, r3
}
    7318:	4618      	mov	r0, r3
    731a:	46bd      	mov	sp, r7
    731c:	bc80      	pop	{r7}
    731e:	4770      	bx	lr

00007320 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    7320:	b480      	push	{r7}
    7322:	b083      	sub	sp, #12
    7324:	af00      	add	r7, sp, #0
    7326:	4603      	mov	r3, r0
    7328:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    732a:	f24e 1300 	movw	r3, #57600	; 0xe100
    732e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7332:	f997 2007 	ldrsb.w	r2, [r7, #7]
    7336:	ea4f 1252 	mov.w	r2, r2, lsr #5
    733a:	79f9      	ldrb	r1, [r7, #7]
    733c:	f001 011f 	and.w	r1, r1, #31
    7340:	f04f 0001 	mov.w	r0, #1
    7344:	fa00 f101 	lsl.w	r1, r0, r1
    7348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    734c:	f107 070c 	add.w	r7, r7, #12
    7350:	46bd      	mov	sp, r7
    7352:	bc80      	pop	{r7}
    7354:	4770      	bx	lr
    7356:	bf00      	nop

00007358 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    7358:	b480      	push	{r7}
    735a:	b083      	sub	sp, #12
    735c:	af00      	add	r7, sp, #0
    735e:	4603      	mov	r3, r0
    7360:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    7362:	f24e 1300 	movw	r3, #57600	; 0xe100
    7366:	f2ce 0300 	movt	r3, #57344	; 0xe000
    736a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    736e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7372:	79f9      	ldrb	r1, [r7, #7]
    7374:	f001 011f 	and.w	r1, r1, #31
    7378:	f04f 0001 	mov.w	r0, #1
    737c:	fa00 f101 	lsl.w	r1, r0, r1
    7380:	f102 0220 	add.w	r2, r2, #32
    7384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7388:	f107 070c 	add.w	r7, r7, #12
    738c:	46bd      	mov	sp, r7
    738e:	bc80      	pop	{r7}
    7390:	4770      	bx	lr
    7392:	bf00      	nop

00007394 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7394:	b480      	push	{r7}
    7396:	b083      	sub	sp, #12
    7398:	af00      	add	r7, sp, #0
    739a:	4603      	mov	r3, r0
    739c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    739e:	f24e 1300 	movw	r3, #57600	; 0xe100
    73a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    73a6:	f997 2007 	ldrsb.w	r2, [r7, #7]
    73aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    73ae:	79f9      	ldrb	r1, [r7, #7]
    73b0:	f001 011f 	and.w	r1, r1, #31
    73b4:	f04f 0001 	mov.w	r0, #1
    73b8:	fa00 f101 	lsl.w	r1, r0, r1
    73bc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    73c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    73c4:	f107 070c 	add.w	r7, r7, #12
    73c8:	46bd      	mov	sp, r7
    73ca:	bc80      	pop	{r7}
    73cc:	4770      	bx	lr
    73ce:	bf00      	nop

000073d0 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    73d0:	b580      	push	{r7, lr}
    73d2:	b084      	sub	sp, #16
    73d4:	af00      	add	r7, sp, #0
    73d6:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    73d8:	687a      	ldr	r2, [r7, #4]
    73da:	f241 5384 	movw	r3, #5508	; 0x1584
    73de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73e2:	429a      	cmp	r2, r3
    73e4:	d007      	beq.n	73f6 <MSS_SPI_init+0x26>
    73e6:	687a      	ldr	r2, [r7, #4]
    73e8:	f241 5300 	movw	r3, #5376	; 0x1500
    73ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73f0:	429a      	cmp	r2, r3
    73f2:	d000      	beq.n	73f6 <MSS_SPI_init+0x26>
    73f4:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    73f6:	687b      	ldr	r3, [r7, #4]
    73f8:	791b      	ldrb	r3, [r3, #4]
    73fa:	b25b      	sxtb	r3, r3
    73fc:	4618      	mov	r0, r3
    73fe:	f7ff ffab 	bl	7358 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    7402:	6878      	ldr	r0, [r7, #4]
    7404:	f04f 0100 	mov.w	r1, #0
    7408:	f04f 0284 	mov.w	r2, #132	; 0x84
    740c:	f004 fab0 	bl	b970 <memset>
    
    this_spi->cmd_done = 1u;
    7410:	687b      	ldr	r3, [r7, #4]
    7412:	f04f 0201 	mov.w	r2, #1
    7416:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    7418:	f04f 0300 	mov.w	r3, #0
    741c:	81fb      	strh	r3, [r7, #14]
    741e:	e00d      	b.n	743c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    7420:	89fb      	ldrh	r3, [r7, #14]
    7422:	687a      	ldr	r2, [r7, #4]
    7424:	f103 0306 	add.w	r3, r3, #6
    7428:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    742c:	4413      	add	r3, r2
    742e:	f04f 32ff 	mov.w	r2, #4294967295
    7432:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    7434:	89fb      	ldrh	r3, [r7, #14]
    7436:	f103 0301 	add.w	r3, r3, #1
    743a:	81fb      	strh	r3, [r7, #14]
    743c:	89fb      	ldrh	r3, [r7, #14]
    743e:	2b07      	cmp	r3, #7
    7440:	d9ee      	bls.n	7420 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    7442:	687a      	ldr	r2, [r7, #4]
    7444:	f241 5384 	movw	r3, #5508	; 0x1584
    7448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    744c:	429a      	cmp	r2, r3
    744e:	d126      	bne.n	749e <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    7450:	687a      	ldr	r2, [r7, #4]
    7452:	f241 0300 	movw	r3, #4096	; 0x1000
    7456:	f2c4 0300 	movt	r3, #16384	; 0x4000
    745a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    745c:	687b      	ldr	r3, [r7, #4]
    745e:	f04f 0202 	mov.w	r2, #2
    7462:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    7464:	f248 0300 	movw	r3, #32768	; 0x8000
    7468:	f2c4 0303 	movt	r3, #16387	; 0x4003
    746c:	f248 0200 	movw	r2, #32768	; 0x8000
    7470:	f2c4 0203 	movt	r2, #16387	; 0x4003
    7474:	6c92      	ldr	r2, [r2, #72]	; 0x48
    7476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    747a:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    747c:	f04f 0002 	mov.w	r0, #2
    7480:	f7ff ff88 	bl	7394 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    7484:	f248 0300 	movw	r3, #32768	; 0x8000
    7488:	f2c4 0303 	movt	r3, #16387	; 0x4003
    748c:	f248 0200 	movw	r2, #32768	; 0x8000
    7490:	f2c4 0203 	movt	r2, #16387	; 0x4003
    7494:	6c92      	ldr	r2, [r2, #72]	; 0x48
    7496:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    749a:	649a      	str	r2, [r3, #72]	; 0x48
    749c:	e025      	b.n	74ea <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    749e:	687a      	ldr	r2, [r7, #4]
    74a0:	f241 0300 	movw	r3, #4096	; 0x1000
    74a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    74a8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    74aa:	687b      	ldr	r3, [r7, #4]
    74ac:	f04f 0203 	mov.w	r2, #3
    74b0:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    74b2:	f248 0300 	movw	r3, #32768	; 0x8000
    74b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    74ba:	f248 0200 	movw	r2, #32768	; 0x8000
    74be:	f2c4 0203 	movt	r2, #16387	; 0x4003
    74c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
    74c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    74c8:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    74ca:	f04f 0003 	mov.w	r0, #3
    74ce:	f7ff ff61 	bl	7394 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    74d2:	f248 0300 	movw	r3, #32768	; 0x8000
    74d6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    74da:	f248 0200 	movw	r2, #32768	; 0x8000
    74de:	f2c4 0203 	movt	r2, #16387	; 0x4003
    74e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
    74e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    74e8:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    74ea:	687b      	ldr	r3, [r7, #4]
    74ec:	681b      	ldr	r3, [r3, #0]
    74ee:	687a      	ldr	r2, [r7, #4]
    74f0:	6812      	ldr	r2, [r2, #0]
    74f2:	6812      	ldr	r2, [r2, #0]
    74f4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    74f8:	601a      	str	r2, [r3, #0]
}
    74fa:	f107 0710 	add.w	r7, r7, #16
    74fe:	46bd      	mov	sp, r7
    7500:	bd80      	pop	{r7, pc}
    7502:	bf00      	nop

00007504 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    7504:	b580      	push	{r7, lr}
    7506:	b08a      	sub	sp, #40	; 0x28
    7508:	af00      	add	r7, sp, #0
    750a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    750c:	687b      	ldr	r3, [r7, #4]
    750e:	681b      	ldr	r3, [r3, #0]
    7510:	681b      	ldr	r3, [r3, #0]
    7512:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    7514:	687b      	ldr	r3, [r7, #4]
    7516:	681b      	ldr	r3, [r3, #0]
    7518:	699b      	ldr	r3, [r3, #24]
    751a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    751c:	687b      	ldr	r3, [r7, #4]
    751e:	681b      	ldr	r3, [r3, #0]
    7520:	685b      	ldr	r3, [r3, #4]
    7522:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    7524:	687b      	ldr	r3, [r7, #4]
    7526:	681b      	ldr	r3, [r3, #0]
    7528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    752a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    752c:	687b      	ldr	r3, [r7, #4]
    752e:	681b      	ldr	r3, [r3, #0]
    7530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7532:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    7534:	687b      	ldr	r3, [r7, #4]
    7536:	681b      	ldr	r3, [r3, #0]
    7538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    753a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    753c:	687b      	ldr	r3, [r7, #4]
    753e:	681b      	ldr	r3, [r3, #0]
    7540:	69db      	ldr	r3, [r3, #28]
    7542:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    7544:	687a      	ldr	r2, [r7, #4]
    7546:	f241 5384 	movw	r3, #5508	; 0x1584
    754a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    754e:	429a      	cmp	r2, r3
    7550:	d12e      	bne.n	75b0 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    7552:	687a      	ldr	r2, [r7, #4]
    7554:	f241 0300 	movw	r3, #4096	; 0x1000
    7558:	f2c4 0300 	movt	r3, #16384	; 0x4000
    755c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    755e:	687b      	ldr	r3, [r7, #4]
    7560:	f04f 0202 	mov.w	r2, #2
    7564:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    7566:	f248 0300 	movw	r3, #32768	; 0x8000
    756a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    756e:	f248 0200 	movw	r2, #32768	; 0x8000
    7572:	f2c4 0203 	movt	r2, #16387	; 0x4003
    7576:	6c92      	ldr	r2, [r2, #72]	; 0x48
    7578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    757c:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    757e:	f04f 0002 	mov.w	r0, #2
    7582:	f7ff ff07 	bl	7394 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    7586:	f248 0300 	movw	r3, #32768	; 0x8000
    758a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    758e:	f248 0200 	movw	r2, #32768	; 0x8000
    7592:	f2c4 0203 	movt	r2, #16387	; 0x4003
    7596:	6c92      	ldr	r2, [r2, #72]	; 0x48
    7598:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    759c:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    759e:	687b      	ldr	r3, [r7, #4]
    75a0:	681b      	ldr	r3, [r3, #0]
    75a2:	687a      	ldr	r2, [r7, #4]
    75a4:	6812      	ldr	r2, [r2, #0]
    75a6:	6812      	ldr	r2, [r2, #0]
    75a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    75ac:	601a      	str	r2, [r3, #0]
    75ae:	e02d      	b.n	760c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    75b0:	687a      	ldr	r2, [r7, #4]
    75b2:	f241 0300 	movw	r3, #4096	; 0x1000
    75b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    75ba:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    75bc:	687b      	ldr	r3, [r7, #4]
    75be:	f04f 0203 	mov.w	r2, #3
    75c2:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    75c4:	f248 0300 	movw	r3, #32768	; 0x8000
    75c8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    75cc:	f248 0200 	movw	r2, #32768	; 0x8000
    75d0:	f2c4 0203 	movt	r2, #16387	; 0x4003
    75d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
    75d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    75da:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    75dc:	f04f 0003 	mov.w	r0, #3
    75e0:	f7ff fed8 	bl	7394 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    75e4:	f248 0300 	movw	r3, #32768	; 0x8000
    75e8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    75ec:	f248 0200 	movw	r2, #32768	; 0x8000
    75f0:	f2c4 0203 	movt	r2, #16387	; 0x4003
    75f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
    75f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    75fa:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    75fc:	687b      	ldr	r3, [r7, #4]
    75fe:	681b      	ldr	r3, [r3, #0]
    7600:	687a      	ldr	r2, [r7, #4]
    7602:	6812      	ldr	r2, [r2, #0]
    7604:	6812      	ldr	r2, [r2, #0]
    7606:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    760a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    760c:	68fb      	ldr	r3, [r7, #12]
    760e:	f023 0301 	bic.w	r3, r3, #1
    7612:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    7614:	687b      	ldr	r3, [r7, #4]
    7616:	681b      	ldr	r3, [r3, #0]
    7618:	68fa      	ldr	r2, [r7, #12]
    761a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    761c:	687b      	ldr	r3, [r7, #4]
    761e:	681b      	ldr	r3, [r3, #0]
    7620:	693a      	ldr	r2, [r7, #16]
    7622:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    7624:	687b      	ldr	r3, [r7, #4]
    7626:	681b      	ldr	r3, [r3, #0]
    7628:	697a      	ldr	r2, [r7, #20]
    762a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    762c:	687b      	ldr	r3, [r7, #4]
    762e:	681b      	ldr	r3, [r3, #0]
    7630:	687a      	ldr	r2, [r7, #4]
    7632:	6812      	ldr	r2, [r2, #0]
    7634:	6812      	ldr	r2, [r2, #0]
    7636:	f042 0201 	orr.w	r2, r2, #1
    763a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    763c:	687b      	ldr	r3, [r7, #4]
    763e:	681b      	ldr	r3, [r3, #0]
    7640:	69ba      	ldr	r2, [r7, #24]
    7642:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    7644:	687b      	ldr	r3, [r7, #4]
    7646:	681b      	ldr	r3, [r3, #0]
    7648:	69fa      	ldr	r2, [r7, #28]
    764a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    764c:	687b      	ldr	r3, [r7, #4]
    764e:	681b      	ldr	r3, [r3, #0]
    7650:	6a3a      	ldr	r2, [r7, #32]
    7652:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    7654:	687b      	ldr	r3, [r7, #4]
    7656:	681b      	ldr	r3, [r3, #0]
    7658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    765a:	61da      	str	r2, [r3, #28]
}
    765c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    7660:	46bd      	mov	sp, r7
    7662:	bd80      	pop	{r7, pc}

00007664 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
    7664:	b580      	push	{r7, lr}
    7666:	b086      	sub	sp, #24
    7668:	af00      	add	r7, sp, #0
    766a:	60f8      	str	r0, [r7, #12]
    766c:	607a      	str	r2, [r7, #4]
    766e:	603b      	str	r3, [r7, #0]
    7670:	460b      	mov	r3, r1
    7672:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    7674:	68fa      	ldr	r2, [r7, #12]
    7676:	f241 5384 	movw	r3, #5508	; 0x1584
    767a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    767e:	429a      	cmp	r2, r3
    7680:	d007      	beq.n	7692 <MSS_SPI_configure_master_mode+0x2e>
    7682:	68fa      	ldr	r2, [r7, #12]
    7684:	f241 5300 	movw	r3, #5376	; 0x1500
    7688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    768c:	429a      	cmp	r2, r3
    768e:	d000      	beq.n	7692 <MSS_SPI_configure_master_mode+0x2e>
    7690:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    7692:	7afb      	ldrb	r3, [r7, #11]
    7694:	2b07      	cmp	r3, #7
    7696:	d900      	bls.n	769a <MSS_SPI_configure_master_mode+0x36>
    7698:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    769a:	f897 3020 	ldrb.w	r3, [r7, #32]
    769e:	2b20      	cmp	r3, #32
    76a0:	d900      	bls.n	76a4 <MSS_SPI_configure_master_mode+0x40>
    76a2:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
    76a4:	683b      	ldr	r3, [r7, #0]
    76a6:	2b01      	cmp	r3, #1
    76a8:	d800      	bhi.n	76ac <MSS_SPI_configure_master_mode+0x48>
    76aa:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
    76ac:	683b      	ldr	r3, [r7, #0]
    76ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    76b2:	d900      	bls.n	76b6 <MSS_SPI_configure_master_mode+0x52>
    76b4:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
    76b6:	683b      	ldr	r3, [r7, #0]
    76b8:	f003 0301 	and.w	r3, r3, #1
    76bc:	2b00      	cmp	r3, #0
    76be:	d000      	beq.n	76c2 <MSS_SPI_configure_master_mode+0x5e>
    76c0:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    76c2:	68fb      	ldr	r3, [r7, #12]
    76c4:	791b      	ldrb	r3, [r3, #4]
    76c6:	b25b      	sxtb	r3, r3
    76c8:	4618      	mov	r0, r3
    76ca:	f7ff fe45 	bl	7358 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    76ce:	68fb      	ldr	r3, [r7, #12]
    76d0:	f04f 0200 	mov.w	r2, #0
    76d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    76d8:	68fb      	ldr	r3, [r7, #12]
    76da:	681b      	ldr	r3, [r3, #0]
    76dc:	68fa      	ldr	r2, [r7, #12]
    76de:	6812      	ldr	r2, [r2, #0]
    76e0:	6812      	ldr	r2, [r2, #0]
    76e2:	f022 0201 	bic.w	r2, r2, #1
    76e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    76e8:	68fb      	ldr	r3, [r7, #12]
    76ea:	681b      	ldr	r3, [r3, #0]
    76ec:	68fa      	ldr	r2, [r7, #12]
    76ee:	6812      	ldr	r2, [r2, #0]
    76f0:	6812      	ldr	r2, [r2, #0]
    76f2:	f042 0202 	orr.w	r2, r2, #2
    76f6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    76f8:	68fb      	ldr	r3, [r7, #12]
    76fa:	681b      	ldr	r3, [r3, #0]
    76fc:	68fa      	ldr	r2, [r7, #12]
    76fe:	6812      	ldr	r2, [r2, #0]
    7700:	6812      	ldr	r2, [r2, #0]
    7702:	f042 0201 	orr.w	r2, r2, #1
    7706:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    7708:	7afb      	ldrb	r3, [r7, #11]
    770a:	2b07      	cmp	r3, #7
    770c:	d847      	bhi.n	779e <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    770e:	687b      	ldr	r3, [r7, #4]
    7710:	2b00      	cmp	r3, #0
    7712:	d00b      	beq.n	772c <MSS_SPI_configure_master_mode+0xc8>
    7714:	687b      	ldr	r3, [r7, #4]
    7716:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    771a:	d007      	beq.n	772c <MSS_SPI_configure_master_mode+0xc8>
    771c:	687b      	ldr	r3, [r7, #4]
    771e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    7722:	d003      	beq.n	772c <MSS_SPI_configure_master_mode+0xc8>
    7724:	687b      	ldr	r3, [r7, #4]
    7726:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    772a:	d10f      	bne.n	774c <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    772c:	7afa      	ldrb	r2, [r7, #11]
    772e:	6879      	ldr	r1, [r7, #4]
    7730:	f240 1302 	movw	r3, #258	; 0x102
    7734:	f2c3 4300 	movt	r3, #13312	; 0x3400
    7738:	ea41 0303 	orr.w	r3, r1, r3
    773c:	68f9      	ldr	r1, [r7, #12]
    773e:	f102 0206 	add.w	r2, r2, #6
    7742:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7746:	440a      	add	r2, r1
    7748:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    774a:	e00e      	b.n	776a <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    774c:	7afa      	ldrb	r2, [r7, #11]
    774e:	6879      	ldr	r1, [r7, #4]
    7750:	f240 1302 	movw	r3, #258	; 0x102
    7754:	f2c3 0300 	movt	r3, #12288	; 0x3000
    7758:	ea41 0303 	orr.w	r3, r1, r3
    775c:	68f9      	ldr	r1, [r7, #12]
    775e:	f102 0206 	add.w	r2, r2, #6
    7762:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7766:	440a      	add	r2, r1
    7768:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    776a:	7afb      	ldrb	r3, [r7, #11]
    776c:	68fa      	ldr	r2, [r7, #12]
    776e:	f103 0306 	add.w	r3, r3, #6
    7772:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7776:	4413      	add	r3, r2
    7778:	f897 2020 	ldrb.w	r2, [r7, #32]
    777c:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
    777e:	683b      	ldr	r3, [r7, #0]
    7780:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7784:	f103 33ff 	add.w	r3, r3, #4294967295
    7788:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
    778a:	7afb      	ldrb	r3, [r7, #11]
    778c:	697a      	ldr	r2, [r7, #20]
    778e:	b2d2      	uxtb	r2, r2
    7790:	68f9      	ldr	r1, [r7, #12]
    7792:	f103 0306 	add.w	r3, r3, #6
    7796:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    779a:	440b      	add	r3, r1
    779c:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    779e:	68fb      	ldr	r3, [r7, #12]
    77a0:	791b      	ldrb	r3, [r3, #4]
    77a2:	b25b      	sxtb	r3, r3
    77a4:	4618      	mov	r0, r3
    77a6:	f7ff fdbb 	bl	7320 <NVIC_EnableIRQ>
}
    77aa:	f107 0718 	add.w	r7, r7, #24
    77ae:	46bd      	mov	sp, r7
    77b0:	bd80      	pop	{r7, pc}
    77b2:	bf00      	nop

000077b4 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    77b4:	b580      	push	{r7, lr}
    77b6:	b084      	sub	sp, #16
    77b8:	af00      	add	r7, sp, #0
    77ba:	6078      	str	r0, [r7, #4]
    77bc:	460b      	mov	r3, r1
    77be:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    77c0:	687a      	ldr	r2, [r7, #4]
    77c2:	f241 5384 	movw	r3, #5508	; 0x1584
    77c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77ca:	429a      	cmp	r2, r3
    77cc:	d007      	beq.n	77de <MSS_SPI_set_slave_select+0x2a>
    77ce:	687a      	ldr	r2, [r7, #4]
    77d0:	f241 5300 	movw	r3, #5376	; 0x1500
    77d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77d8:	429a      	cmp	r2, r3
    77da:	d000      	beq.n	77de <MSS_SPI_set_slave_select+0x2a>
    77dc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    77de:	687b      	ldr	r3, [r7, #4]
    77e0:	681b      	ldr	r3, [r3, #0]
    77e2:	681b      	ldr	r3, [r3, #0]
    77e4:	f003 0302 	and.w	r3, r3, #2
    77e8:	2b00      	cmp	r3, #0
    77ea:	d100      	bne.n	77ee <MSS_SPI_set_slave_select+0x3a>
    77ec:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    77ee:	78fb      	ldrb	r3, [r7, #3]
    77f0:	687a      	ldr	r2, [r7, #4]
    77f2:	f103 0306 	add.w	r3, r3, #6
    77f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    77fa:	4413      	add	r3, r2
    77fc:	685b      	ldr	r3, [r3, #4]
    77fe:	f1b3 3fff 	cmp.w	r3, #4294967295
    7802:	d100      	bne.n	7806 <MSS_SPI_set_slave_select+0x52>
    7804:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    7806:	687b      	ldr	r3, [r7, #4]
    7808:	791b      	ldrb	r3, [r3, #4]
    780a:	b25b      	sxtb	r3, r3
    780c:	4618      	mov	r0, r3
    780e:	f7ff fda3 	bl	7358 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    7812:	687b      	ldr	r3, [r7, #4]
    7814:	681b      	ldr	r3, [r3, #0]
    7816:	689b      	ldr	r3, [r3, #8]
    7818:	f003 0304 	and.w	r3, r3, #4
    781c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    781e:	68fb      	ldr	r3, [r7, #12]
    7820:	2b00      	cmp	r3, #0
    7822:	d002      	beq.n	782a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    7824:	6878      	ldr	r0, [r7, #4]
    7826:	f7ff fe6d 	bl	7504 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    782a:	687b      	ldr	r3, [r7, #4]
    782c:	681b      	ldr	r3, [r3, #0]
    782e:	687a      	ldr	r2, [r7, #4]
    7830:	6812      	ldr	r2, [r2, #0]
    7832:	6812      	ldr	r2, [r2, #0]
    7834:	f022 0201 	bic.w	r2, r2, #1
    7838:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    783a:	687b      	ldr	r3, [r7, #4]
    783c:	681a      	ldr	r2, [r3, #0]
    783e:	78fb      	ldrb	r3, [r7, #3]
    7840:	6879      	ldr	r1, [r7, #4]
    7842:	f103 0306 	add.w	r3, r3, #6
    7846:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    784a:	440b      	add	r3, r1
    784c:	685b      	ldr	r3, [r3, #4]
    784e:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    7850:	687b      	ldr	r3, [r7, #4]
    7852:	681a      	ldr	r2, [r3, #0]
    7854:	78fb      	ldrb	r3, [r7, #3]
    7856:	6879      	ldr	r1, [r7, #4]
    7858:	f103 0306 	add.w	r3, r3, #6
    785c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7860:	440b      	add	r3, r1
    7862:	7a5b      	ldrb	r3, [r3, #9]
    7864:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    7866:	687b      	ldr	r3, [r7, #4]
    7868:	681a      	ldr	r2, [r3, #0]
    786a:	78fb      	ldrb	r3, [r7, #3]
    786c:	6879      	ldr	r1, [r7, #4]
    786e:	f103 0306 	add.w	r3, r3, #6
    7872:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7876:	440b      	add	r3, r1
    7878:	7a1b      	ldrb	r3, [r3, #8]
    787a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    787c:	687b      	ldr	r3, [r7, #4]
    787e:	681b      	ldr	r3, [r3, #0]
    7880:	687a      	ldr	r2, [r7, #4]
    7882:	6812      	ldr	r2, [r2, #0]
    7884:	6812      	ldr	r2, [r2, #0]
    7886:	f042 0201 	orr.w	r2, r2, #1
    788a:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    788c:	687b      	ldr	r3, [r7, #4]
    788e:	681b      	ldr	r3, [r3, #0]
    7890:	687a      	ldr	r2, [r7, #4]
    7892:	6812      	ldr	r2, [r2, #0]
    7894:	69d1      	ldr	r1, [r2, #28]
    7896:	78fa      	ldrb	r2, [r7, #3]
    7898:	f04f 0001 	mov.w	r0, #1
    789c:	fa00 f202 	lsl.w	r2, r0, r2
    78a0:	ea41 0202 	orr.w	r2, r1, r2
    78a4:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    78a6:	687b      	ldr	r3, [r7, #4]
    78a8:	791b      	ldrb	r3, [r3, #4]
    78aa:	b25b      	sxtb	r3, r3
    78ac:	4618      	mov	r0, r3
    78ae:	f7ff fd37 	bl	7320 <NVIC_EnableIRQ>
}
    78b2:	f107 0710 	add.w	r7, r7, #16
    78b6:	46bd      	mov	sp, r7
    78b8:	bd80      	pop	{r7, pc}
    78ba:	bf00      	nop

000078bc <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    78bc:	b580      	push	{r7, lr}
    78be:	b084      	sub	sp, #16
    78c0:	af00      	add	r7, sp, #0
    78c2:	6078      	str	r0, [r7, #4]
    78c4:	460b      	mov	r3, r1
    78c6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    78c8:	687a      	ldr	r2, [r7, #4]
    78ca:	f241 5384 	movw	r3, #5508	; 0x1584
    78ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78d2:	429a      	cmp	r2, r3
    78d4:	d007      	beq.n	78e6 <MSS_SPI_clear_slave_select+0x2a>
    78d6:	687a      	ldr	r2, [r7, #4]
    78d8:	f241 5300 	movw	r3, #5376	; 0x1500
    78dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78e0:	429a      	cmp	r2, r3
    78e2:	d000      	beq.n	78e6 <MSS_SPI_clear_slave_select+0x2a>
    78e4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    78e6:	687b      	ldr	r3, [r7, #4]
    78e8:	681b      	ldr	r3, [r3, #0]
    78ea:	681b      	ldr	r3, [r3, #0]
    78ec:	f003 0302 	and.w	r3, r3, #2
    78f0:	2b00      	cmp	r3, #0
    78f2:	d100      	bne.n	78f6 <MSS_SPI_clear_slave_select+0x3a>
    78f4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    78f6:	687b      	ldr	r3, [r7, #4]
    78f8:	791b      	ldrb	r3, [r3, #4]
    78fa:	b25b      	sxtb	r3, r3
    78fc:	4618      	mov	r0, r3
    78fe:	f7ff fd2b 	bl	7358 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    7902:	687b      	ldr	r3, [r7, #4]
    7904:	681b      	ldr	r3, [r3, #0]
    7906:	689b      	ldr	r3, [r3, #8]
    7908:	f003 0304 	and.w	r3, r3, #4
    790c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    790e:	68fb      	ldr	r3, [r7, #12]
    7910:	2b00      	cmp	r3, #0
    7912:	d002      	beq.n	791a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    7914:	6878      	ldr	r0, [r7, #4]
    7916:	f7ff fdf5 	bl	7504 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    791a:	687b      	ldr	r3, [r7, #4]
    791c:	681b      	ldr	r3, [r3, #0]
    791e:	687a      	ldr	r2, [r7, #4]
    7920:	6812      	ldr	r2, [r2, #0]
    7922:	69d1      	ldr	r1, [r2, #28]
    7924:	78fa      	ldrb	r2, [r7, #3]
    7926:	f04f 0001 	mov.w	r0, #1
    792a:	fa00 f202 	lsl.w	r2, r0, r2
    792e:	ea6f 0202 	mvn.w	r2, r2
    7932:	ea01 0202 	and.w	r2, r1, r2
    7936:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    7938:	687b      	ldr	r3, [r7, #4]
    793a:	791b      	ldrb	r3, [r3, #4]
    793c:	b25b      	sxtb	r3, r3
    793e:	4618      	mov	r0, r3
    7940:	f7ff fcee 	bl	7320 <NVIC_EnableIRQ>
}
    7944:	f107 0710 	add.w	r7, r7, #16
    7948:	46bd      	mov	sp, r7
    794a:	bd80      	pop	{r7, pc}

0000794c <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    794c:	b480      	push	{r7}
    794e:	b085      	sub	sp, #20
    7950:	af00      	add	r7, sp, #0
    7952:	6078      	str	r0, [r7, #4]
    7954:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    7956:	687a      	ldr	r2, [r7, #4]
    7958:	f241 5384 	movw	r3, #5508	; 0x1584
    795c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7960:	429a      	cmp	r2, r3
    7962:	d007      	beq.n	7974 <MSS_SPI_transfer_frame+0x28>
    7964:	687a      	ldr	r2, [r7, #4]
    7966:	f241 5300 	movw	r3, #5376	; 0x1500
    796a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    796e:	429a      	cmp	r2, r3
    7970:	d000      	beq.n	7974 <MSS_SPI_transfer_frame+0x28>
    7972:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    7974:	687b      	ldr	r3, [r7, #4]
    7976:	681b      	ldr	r3, [r3, #0]
    7978:	681b      	ldr	r3, [r3, #0]
    797a:	f003 0302 	and.w	r3, r3, #2
    797e:	2b00      	cmp	r3, #0
    7980:	d100      	bne.n	7984 <MSS_SPI_transfer_frame+0x38>
    7982:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    7984:	687b      	ldr	r3, [r7, #4]
    7986:	681a      	ldr	r2, [r3, #0]
    7988:	687b      	ldr	r3, [r7, #4]
    798a:	681b      	ldr	r3, [r3, #0]
    798c:	6819      	ldr	r1, [r3, #0]
    798e:	f240 03ff 	movw	r3, #255	; 0xff
    7992:	f6cf 7300 	movt	r3, #65280	; 0xff00
    7996:	ea01 0303 	and.w	r3, r1, r3
    799a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    799e:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    79a0:	687b      	ldr	r3, [r7, #4]
    79a2:	681b      	ldr	r3, [r3, #0]
    79a4:	687a      	ldr	r2, [r7, #4]
    79a6:	6812      	ldr	r2, [r2, #0]
    79a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    79aa:	f042 020c 	orr.w	r2, r2, #12
    79ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    79b0:	687b      	ldr	r3, [r7, #4]
    79b2:	681b      	ldr	r3, [r3, #0]
    79b4:	683a      	ldr	r2, [r7, #0]
    79b6:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    79b8:	687b      	ldr	r3, [r7, #4]
    79ba:	681b      	ldr	r3, [r3, #0]
    79bc:	689b      	ldr	r3, [r3, #8]
    79be:	f003 0301 	and.w	r3, r3, #1
    79c2:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
    79c4:	e005      	b.n	79d2 <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    79c6:	687b      	ldr	r3, [r7, #4]
    79c8:	681b      	ldr	r3, [r3, #0]
    79ca:	689b      	ldr	r3, [r3, #8]
    79cc:	f003 0301 	and.w	r3, r3, #1
    79d0:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    79d2:	68fb      	ldr	r3, [r7, #12]
    79d4:	2b00      	cmp	r3, #0
    79d6:	d0f6      	beq.n	79c6 <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    79d8:	687b      	ldr	r3, [r7, #4]
    79da:	681b      	ldr	r3, [r3, #0]
    79dc:	689b      	ldr	r3, [r3, #8]
    79de:	f003 0302 	and.w	r3, r3, #2
    79e2:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
    79e4:	e005      	b.n	79f2 <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    79e6:	687b      	ldr	r3, [r7, #4]
    79e8:	681b      	ldr	r3, [r3, #0]
    79ea:	689b      	ldr	r3, [r3, #8]
    79ec:	f003 0302 	and.w	r3, r3, #2
    79f0:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    79f2:	68bb      	ldr	r3, [r7, #8]
    79f4:	2b00      	cmp	r3, #0
    79f6:	d0f6      	beq.n	79e6 <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    79f8:	687b      	ldr	r3, [r7, #4]
    79fa:	681b      	ldr	r3, [r3, #0]
    79fc:	691b      	ldr	r3, [r3, #16]
}
    79fe:	4618      	mov	r0, r3
    7a00:	f107 0714 	add.w	r7, r7, #20
    7a04:	46bd      	mov	sp, r7
    7a06:	bc80      	pop	{r7}
    7a08:	4770      	bx	lr
    7a0a:	bf00      	nop

00007a0c <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    7a0c:	b580      	push	{r7, lr}
    7a0e:	b08e      	sub	sp, #56	; 0x38
    7a10:	af00      	add	r7, sp, #0
    7a12:	60f8      	str	r0, [r7, #12]
    7a14:	60b9      	str	r1, [r7, #8]
    7a16:	603b      	str	r3, [r7, #0]
    7a18:	4613      	mov	r3, r2
    7a1a:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    7a1c:	f04f 0300 	mov.w	r3, #0
    7a20:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    7a22:	f04f 0300 	mov.w	r3, #0
    7a26:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    7a28:	68fa      	ldr	r2, [r7, #12]
    7a2a:	f241 5384 	movw	r3, #5508	; 0x1584
    7a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a32:	429a      	cmp	r2, r3
    7a34:	d007      	beq.n	7a46 <MSS_SPI_transfer_block+0x3a>
    7a36:	68fa      	ldr	r2, [r7, #12]
    7a38:	f241 5300 	movw	r3, #5376	; 0x1500
    7a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a40:	429a      	cmp	r2, r3
    7a42:	d000      	beq.n	7a46 <MSS_SPI_transfer_block+0x3a>
    7a44:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    7a46:	68fb      	ldr	r3, [r7, #12]
    7a48:	681b      	ldr	r3, [r3, #0]
    7a4a:	681b      	ldr	r3, [r3, #0]
    7a4c:	f003 0302 	and.w	r3, r3, #2
    7a50:	2b00      	cmp	r3, #0
    7a52:	d100      	bne.n	7a56 <MSS_SPI_transfer_block+0x4a>
    7a54:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    7a56:	88fa      	ldrh	r2, [r7, #6]
    7a58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    7a5c:	4413      	add	r3, r2
    7a5e:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    7a60:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7a62:	2b00      	cmp	r3, #0
    7a64:	d103      	bne.n	7a6e <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    7a66:	f04f 0301 	mov.w	r3, #1
    7a6a:	623b      	str	r3, [r7, #32]
    7a6c:	e001      	b.n	7a72 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    7a6e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7a70:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    7a72:	68fb      	ldr	r3, [r7, #12]
    7a74:	681b      	ldr	r3, [r3, #0]
    7a76:	68fa      	ldr	r2, [r7, #12]
    7a78:	6812      	ldr	r2, [r2, #0]
    7a7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7a7c:	f042 020c 	orr.w	r2, r2, #12
    7a80:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    7a82:	68fb      	ldr	r3, [r7, #12]
    7a84:	681b      	ldr	r3, [r3, #0]
    7a86:	689b      	ldr	r3, [r3, #8]
    7a88:	f003 0304 	and.w	r3, r3, #4
    7a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    7a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7a90:	2b00      	cmp	r3, #0
    7a92:	d002      	beq.n	7a9a <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    7a94:	68f8      	ldr	r0, [r7, #12]
    7a96:	f7ff fd35 	bl	7504 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    7a9a:	68fb      	ldr	r3, [r7, #12]
    7a9c:	681b      	ldr	r3, [r3, #0]
    7a9e:	68fa      	ldr	r2, [r7, #12]
    7aa0:	6812      	ldr	r2, [r2, #0]
    7aa2:	6812      	ldr	r2, [r2, #0]
    7aa4:	f022 0201 	bic.w	r2, r2, #1
    7aa8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    7aaa:	68fb      	ldr	r3, [r7, #12]
    7aac:	6819      	ldr	r1, [r3, #0]
    7aae:	68fb      	ldr	r3, [r7, #12]
    7ab0:	681b      	ldr	r3, [r3, #0]
    7ab2:	681b      	ldr	r3, [r3, #0]
    7ab4:	f240 02ff 	movw	r2, #255	; 0xff
    7ab8:	f6cf 7200 	movt	r2, #65280	; 0xff00
    7abc:	ea03 0202 	and.w	r2, r3, r2
    7ac0:	6a3b      	ldr	r3, [r7, #32]
    7ac2:	ea4f 2003 	mov.w	r0, r3, lsl #8
    7ac6:	f64f 7300 	movw	r3, #65280	; 0xff00
    7aca:	f2c0 03ff 	movt	r3, #255	; 0xff
    7ace:	ea00 0303 	and.w	r3, r0, r3
    7ad2:	ea42 0303 	orr.w	r3, r2, r3
    7ad6:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    7ad8:	68fb      	ldr	r3, [r7, #12]
    7ada:	681b      	ldr	r3, [r3, #0]
    7adc:	f04f 0208 	mov.w	r2, #8
    7ae0:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    7ae2:	68fb      	ldr	r3, [r7, #12]
    7ae4:	681b      	ldr	r3, [r3, #0]
    7ae6:	68fa      	ldr	r2, [r7, #12]
    7ae8:	6812      	ldr	r2, [r2, #0]
    7aea:	6812      	ldr	r2, [r2, #0]
    7aec:	f042 0201 	orr.w	r2, r2, #1
    7af0:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    7af2:	68fb      	ldr	r3, [r7, #12]
    7af4:	681b      	ldr	r3, [r3, #0]
    7af6:	689b      	ldr	r3, [r3, #8]
    7af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7afc:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    7afe:	e009      	b.n	7b14 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    7b00:	68fb      	ldr	r3, [r7, #12]
    7b02:	681b      	ldr	r3, [r3, #0]
    7b04:	691b      	ldr	r3, [r3, #16]
    7b06:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    7b08:	68fb      	ldr	r3, [r7, #12]
    7b0a:	681b      	ldr	r3, [r3, #0]
    7b0c:	689b      	ldr	r3, [r3, #8]
    7b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7b12:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    7b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7b16:	2b00      	cmp	r3, #0
    7b18:	d0f2      	beq.n	7b00 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    7b1a:	f04f 0300 	mov.w	r3, #0
    7b1e:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    7b20:	f04f 0300 	mov.w	r3, #0
    7b24:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    7b26:	8bba      	ldrh	r2, [r7, #28]
    7b28:	88fb      	ldrh	r3, [r7, #6]
    7b2a:	429a      	cmp	r2, r3
    7b2c:	d20f      	bcs.n	7b4e <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    7b2e:	68fb      	ldr	r3, [r7, #12]
    7b30:	681b      	ldr	r3, [r3, #0]
    7b32:	8bb9      	ldrh	r1, [r7, #28]
    7b34:	68ba      	ldr	r2, [r7, #8]
    7b36:	440a      	add	r2, r1
    7b38:	7812      	ldrb	r2, [r2, #0]
    7b3a:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    7b3c:	8bbb      	ldrh	r3, [r7, #28]
    7b3e:	f103 0301 	add.w	r3, r3, #1
    7b42:	83bb      	strh	r3, [r7, #28]
        ++transit;
    7b44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7b46:	f103 0301 	add.w	r3, r3, #1
    7b4a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    7b4c:	e06a      	b.n	7c24 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    7b4e:	8bba      	ldrh	r2, [r7, #28]
    7b50:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7b52:	429a      	cmp	r2, r3
    7b54:	d266      	bcs.n	7c24 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    7b56:	68fb      	ldr	r3, [r7, #12]
    7b58:	681b      	ldr	r3, [r3, #0]
    7b5a:	f04f 0200 	mov.w	r2, #0
    7b5e:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    7b60:	8bbb      	ldrh	r3, [r7, #28]
    7b62:	f103 0301 	add.w	r3, r3, #1
    7b66:	83bb      	strh	r3, [r7, #28]
            ++transit;
    7b68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7b6a:	f103 0301 	add.w	r3, r3, #1
    7b6e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    7b70:	e058      	b.n	7c24 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    7b72:	68fb      	ldr	r3, [r7, #12]
    7b74:	681b      	ldr	r3, [r3, #0]
    7b76:	689b      	ldr	r3, [r3, #8]
    7b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7b7c:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    7b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7b80:	2b00      	cmp	r3, #0
    7b82:	d11e      	bne.n	7bc2 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    7b84:	68fb      	ldr	r3, [r7, #12]
    7b86:	681b      	ldr	r3, [r3, #0]
    7b88:	691b      	ldr	r3, [r3, #16]
    7b8a:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    7b8c:	8b7a      	ldrh	r2, [r7, #26]
    7b8e:	88fb      	ldrh	r3, [r7, #6]
    7b90:	429a      	cmp	r2, r3
    7b92:	d30e      	bcc.n	7bb2 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    7b94:	8bfa      	ldrh	r2, [r7, #30]
    7b96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    7b9a:	429a      	cmp	r2, r3
    7b9c:	d205      	bcs.n	7baa <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    7b9e:	8bfa      	ldrh	r2, [r7, #30]
    7ba0:	683b      	ldr	r3, [r7, #0]
    7ba2:	4413      	add	r3, r2
    7ba4:	697a      	ldr	r2, [r7, #20]
    7ba6:	b2d2      	uxtb	r2, r2
    7ba8:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    7baa:	8bfb      	ldrh	r3, [r7, #30]
    7bac:	f103 0301 	add.w	r3, r3, #1
    7bb0:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    7bb2:	8b7b      	ldrh	r3, [r7, #26]
    7bb4:	f103 0301 	add.w	r3, r3, #1
    7bb8:	837b      	strh	r3, [r7, #26]
            --transit;
    7bba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7bbc:	f103 33ff 	add.w	r3, r3, #4294967295
    7bc0:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    7bc2:	68fb      	ldr	r3, [r7, #12]
    7bc4:	681b      	ldr	r3, [r3, #0]
    7bc6:	689b      	ldr	r3, [r3, #8]
    7bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    7bcc:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    7bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7bd0:	2b00      	cmp	r3, #0
    7bd2:	d127      	bne.n	7c24 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    7bd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7bd6:	2b03      	cmp	r3, #3
    7bd8:	d824      	bhi.n	7c24 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    7bda:	8bba      	ldrh	r2, [r7, #28]
    7bdc:	88fb      	ldrh	r3, [r7, #6]
    7bde:	429a      	cmp	r2, r3
    7be0:	d20f      	bcs.n	7c02 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    7be2:	68fb      	ldr	r3, [r7, #12]
    7be4:	681b      	ldr	r3, [r3, #0]
    7be6:	8bb9      	ldrh	r1, [r7, #28]
    7be8:	68ba      	ldr	r2, [r7, #8]
    7bea:	440a      	add	r2, r1
    7bec:	7812      	ldrb	r2, [r2, #0]
    7bee:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    7bf0:	8bbb      	ldrh	r3, [r7, #28]
    7bf2:	f103 0301 	add.w	r3, r3, #1
    7bf6:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    7bf8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7bfa:	f103 0301 	add.w	r3, r3, #1
    7bfe:	84fb      	strh	r3, [r7, #38]	; 0x26
    7c00:	e010      	b.n	7c24 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    7c02:	8bba      	ldrh	r2, [r7, #28]
    7c04:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7c06:	429a      	cmp	r2, r3
    7c08:	d20c      	bcs.n	7c24 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    7c0a:	68fb      	ldr	r3, [r7, #12]
    7c0c:	681b      	ldr	r3, [r3, #0]
    7c0e:	f04f 0200 	mov.w	r2, #0
    7c12:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    7c14:	8bbb      	ldrh	r3, [r7, #28]
    7c16:	f103 0301 	add.w	r3, r3, #1
    7c1a:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    7c1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7c1e:	f103 0301 	add.w	r3, r3, #1
    7c22:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    7c24:	8b7a      	ldrh	r2, [r7, #26]
    7c26:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7c28:	429a      	cmp	r2, r3
    7c2a:	d3a2      	bcc.n	7b72 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    7c2c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    7c30:	46bd      	mov	sp, r7
    7c32:	bd80      	pop	{r7, pc}

00007c34 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    7c34:	b480      	push	{r7}
    7c36:	b085      	sub	sp, #20
    7c38:	af00      	add	r7, sp, #0
    7c3a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    7c3c:	f04f 0300 	mov.w	r3, #0
    7c40:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7c42:	e00e      	b.n	7c62 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    7c44:	687b      	ldr	r3, [r7, #4]
    7c46:	681b      	ldr	r3, [r3, #0]
    7c48:	687a      	ldr	r2, [r7, #4]
    7c4a:	6891      	ldr	r1, [r2, #8]
    7c4c:	687a      	ldr	r2, [r7, #4]
    7c4e:	6912      	ldr	r2, [r2, #16]
    7c50:	440a      	add	r2, r1
    7c52:	7812      	ldrb	r2, [r2, #0]
    7c54:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    7c56:	687b      	ldr	r3, [r7, #4]
    7c58:	691b      	ldr	r3, [r3, #16]
    7c5a:	f103 0201 	add.w	r2, r3, #1
    7c5e:	687b      	ldr	r3, [r7, #4]
    7c60:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7c62:	687b      	ldr	r3, [r7, #4]
    7c64:	681b      	ldr	r3, [r3, #0]
    7c66:	689b      	ldr	r3, [r3, #8]
    7c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
    7c6c:	2b00      	cmp	r3, #0
    7c6e:	d105      	bne.n	7c7c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    7c70:	687b      	ldr	r3, [r7, #4]
    7c72:	691a      	ldr	r2, [r3, #16]
    7c74:	687b      	ldr	r3, [r7, #4]
    7c76:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7c78:	429a      	cmp	r2, r3
    7c7a:	d3e3      	bcc.n	7c44 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    7c7c:	687b      	ldr	r3, [r7, #4]
    7c7e:	691a      	ldr	r2, [r3, #16]
    7c80:	687b      	ldr	r3, [r7, #4]
    7c82:	68db      	ldr	r3, [r3, #12]
    7c84:	429a      	cmp	r2, r3
    7c86:	d31c      	bcc.n	7cc2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7c88:	e00e      	b.n	7ca8 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    7c8a:	687b      	ldr	r3, [r7, #4]
    7c8c:	681b      	ldr	r3, [r3, #0]
    7c8e:	687a      	ldr	r2, [r7, #4]
    7c90:	6951      	ldr	r1, [r2, #20]
    7c92:	687a      	ldr	r2, [r7, #4]
    7c94:	69d2      	ldr	r2, [r2, #28]
    7c96:	440a      	add	r2, r1
    7c98:	7812      	ldrb	r2, [r2, #0]
    7c9a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    7c9c:	687b      	ldr	r3, [r7, #4]
    7c9e:	69db      	ldr	r3, [r3, #28]
    7ca0:	f103 0201 	add.w	r2, r3, #1
    7ca4:	687b      	ldr	r3, [r7, #4]
    7ca6:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7ca8:	687b      	ldr	r3, [r7, #4]
    7caa:	681b      	ldr	r3, [r3, #0]
    7cac:	689b      	ldr	r3, [r3, #8]
    7cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
    7cb2:	2b00      	cmp	r3, #0
    7cb4:	d105      	bne.n	7cc2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    7cb6:	687b      	ldr	r3, [r7, #4]
    7cb8:	69da      	ldr	r2, [r3, #28]
    7cba:	687b      	ldr	r3, [r7, #4]
    7cbc:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7cbe:	429a      	cmp	r2, r3
    7cc0:	d3e3      	bcc.n	7c8a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    7cc2:	687b      	ldr	r3, [r7, #4]
    7cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7cc6:	2b00      	cmp	r3, #0
    7cc8:	d01f      	beq.n	7d0a <fill_slave_tx_fifo+0xd6>
    7cca:	687b      	ldr	r3, [r7, #4]
    7ccc:	691a      	ldr	r2, [r3, #16]
    7cce:	687b      	ldr	r3, [r7, #4]
    7cd0:	68db      	ldr	r3, [r3, #12]
    7cd2:	429a      	cmp	r2, r3
    7cd4:	d319      	bcc.n	7d0a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    7cd6:	687b      	ldr	r3, [r7, #4]
    7cd8:	69da      	ldr	r2, [r3, #28]
    7cda:	687b      	ldr	r3, [r7, #4]
    7cdc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    7cde:	429a      	cmp	r2, r3
    7ce0:	d313      	bcc.n	7d0a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7ce2:	e008      	b.n	7cf6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    7ce4:	687b      	ldr	r3, [r7, #4]
    7ce6:	681b      	ldr	r3, [r3, #0]
    7ce8:	f04f 0200 	mov.w	r2, #0
    7cec:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    7cee:	68fb      	ldr	r3, [r7, #12]
    7cf0:	f103 0301 	add.w	r3, r3, #1
    7cf4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7cf6:	687b      	ldr	r3, [r7, #4]
    7cf8:	681b      	ldr	r3, [r3, #0]
    7cfa:	689b      	ldr	r3, [r3, #8]
    7cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
    7d00:	2b00      	cmp	r3, #0
    7d02:	d102      	bne.n	7d0a <fill_slave_tx_fifo+0xd6>
    7d04:	68fb      	ldr	r3, [r7, #12]
    7d06:	2b1f      	cmp	r3, #31
    7d08:	d9ec      	bls.n	7ce4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    7d0a:	f107 0714 	add.w	r7, r7, #20
    7d0e:	46bd      	mov	sp, r7
    7d10:	bc80      	pop	{r7}
    7d12:	4770      	bx	lr

00007d14 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    7d14:	b580      	push	{r7, lr}
    7d16:	b084      	sub	sp, #16
    7d18:	af00      	add	r7, sp, #0
    7d1a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    7d1c:	687b      	ldr	r3, [r7, #4]
    7d1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7d22:	2b02      	cmp	r3, #2
    7d24:	d115      	bne.n	7d52 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7d26:	e00c      	b.n	7d42 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    7d28:	687b      	ldr	r3, [r7, #4]
    7d2a:	681b      	ldr	r3, [r3, #0]
    7d2c:	691b      	ldr	r3, [r3, #16]
    7d2e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    7d30:	687b      	ldr	r3, [r7, #4]
    7d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7d34:	2b00      	cmp	r3, #0
    7d36:	d004      	beq.n	7d42 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    7d38:	687b      	ldr	r3, [r7, #4]
    7d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7d3c:	68fa      	ldr	r2, [r7, #12]
    7d3e:	4610      	mov	r0, r2
    7d40:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7d42:	687b      	ldr	r3, [r7, #4]
    7d44:	681b      	ldr	r3, [r3, #0]
    7d46:	689b      	ldr	r3, [r3, #8]
    7d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7d4c:	2b00      	cmp	r3, #0
    7d4e:	d0eb      	beq.n	7d28 <read_slave_rx_fifo+0x14>
    7d50:	e032      	b.n	7db8 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    7d52:	687b      	ldr	r3, [r7, #4]
    7d54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7d58:	2b01      	cmp	r3, #1
    7d5a:	d125      	bne.n	7da8 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7d5c:	e017      	b.n	7d8e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    7d5e:	687b      	ldr	r3, [r7, #4]
    7d60:	681b      	ldr	r3, [r3, #0]
    7d62:	691b      	ldr	r3, [r3, #16]
    7d64:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    7d66:	687b      	ldr	r3, [r7, #4]
    7d68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7d6a:	687b      	ldr	r3, [r7, #4]
    7d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7d6e:	429a      	cmp	r2, r3
    7d70:	d207      	bcs.n	7d82 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    7d72:	687b      	ldr	r3, [r7, #4]
    7d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7d76:	687b      	ldr	r3, [r7, #4]
    7d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7d7a:	4413      	add	r3, r2
    7d7c:	68fa      	ldr	r2, [r7, #12]
    7d7e:	b2d2      	uxtb	r2, r2
    7d80:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    7d82:	687b      	ldr	r3, [r7, #4]
    7d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7d86:	f103 0201 	add.w	r2, r3, #1
    7d8a:	687b      	ldr	r3, [r7, #4]
    7d8c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7d8e:	687b      	ldr	r3, [r7, #4]
    7d90:	681b      	ldr	r3, [r3, #0]
    7d92:	689b      	ldr	r3, [r3, #8]
    7d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7d98:	2b00      	cmp	r3, #0
    7d9a:	d0e0      	beq.n	7d5e <read_slave_rx_fifo+0x4a>
    7d9c:	e00c      	b.n	7db8 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    7d9e:	687b      	ldr	r3, [r7, #4]
    7da0:	681b      	ldr	r3, [r3, #0]
    7da2:	691b      	ldr	r3, [r3, #16]
    7da4:	60fb      	str	r3, [r7, #12]
    7da6:	e000      	b.n	7daa <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7da8:	bf00      	nop
    7daa:	687b      	ldr	r3, [r7, #4]
    7dac:	681b      	ldr	r3, [r3, #0]
    7dae:	689b      	ldr	r3, [r3, #8]
    7db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7db4:	2b00      	cmp	r3, #0
    7db6:	d0f2      	beq.n	7d9e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    7db8:	f107 0710 	add.w	r7, r7, #16
    7dbc:	46bd      	mov	sp, r7
    7dbe:	bd80      	pop	{r7, pc}

00007dc0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    7dc0:	b580      	push	{r7, lr}
    7dc2:	b086      	sub	sp, #24
    7dc4:	af00      	add	r7, sp, #0
    7dc6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    7dc8:	687b      	ldr	r3, [r7, #4]
    7dca:	681b      	ldr	r3, [r3, #0]
    7dcc:	f103 0320 	add.w	r3, r3, #32
    7dd0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    7dd2:	687a      	ldr	r2, [r7, #4]
    7dd4:	f241 5384 	movw	r3, #5508	; 0x1584
    7dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ddc:	429a      	cmp	r2, r3
    7dde:	d007      	beq.n	7df0 <mss_spi_isr+0x30>
    7de0:	687a      	ldr	r2, [r7, #4]
    7de2:	f241 5300 	movw	r3, #5376	; 0x1500
    7de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7dea:	429a      	cmp	r2, r3
    7dec:	d000      	beq.n	7df0 <mss_spi_isr+0x30>
    7dee:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    7df0:	693b      	ldr	r3, [r7, #16]
    7df2:	681b      	ldr	r3, [r3, #0]
    7df4:	f003 0302 	and.w	r3, r3, #2
    7df8:	2b00      	cmp	r3, #0
    7dfa:	d052      	beq.n	7ea2 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    7dfc:	687b      	ldr	r3, [r7, #4]
    7dfe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7e02:	2b02      	cmp	r3, #2
    7e04:	d115      	bne.n	7e32 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7e06:	e00c      	b.n	7e22 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    7e08:	687b      	ldr	r3, [r7, #4]
    7e0a:	681b      	ldr	r3, [r3, #0]
    7e0c:	691b      	ldr	r3, [r3, #16]
    7e0e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    7e10:	687b      	ldr	r3, [r7, #4]
    7e12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7e14:	2b00      	cmp	r3, #0
    7e16:	d004      	beq.n	7e22 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    7e18:	687b      	ldr	r3, [r7, #4]
    7e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7e1c:	68fa      	ldr	r2, [r7, #12]
    7e1e:	4610      	mov	r0, r2
    7e20:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7e22:	687b      	ldr	r3, [r7, #4]
    7e24:	681b      	ldr	r3, [r3, #0]
    7e26:	689b      	ldr	r3, [r3, #8]
    7e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7e2c:	2b00      	cmp	r3, #0
    7e2e:	d0eb      	beq.n	7e08 <mss_spi_isr+0x48>
    7e30:	e032      	b.n	7e98 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    7e32:	687b      	ldr	r3, [r7, #4]
    7e34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7e38:	2b01      	cmp	r3, #1
    7e3a:	d125      	bne.n	7e88 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7e3c:	e017      	b.n	7e6e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    7e3e:	687b      	ldr	r3, [r7, #4]
    7e40:	681b      	ldr	r3, [r3, #0]
    7e42:	691b      	ldr	r3, [r3, #16]
    7e44:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    7e46:	687b      	ldr	r3, [r7, #4]
    7e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7e4a:	687b      	ldr	r3, [r7, #4]
    7e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7e4e:	429a      	cmp	r2, r3
    7e50:	d207      	bcs.n	7e62 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    7e52:	687b      	ldr	r3, [r7, #4]
    7e54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7e56:	687b      	ldr	r3, [r7, #4]
    7e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7e5a:	4413      	add	r3, r2
    7e5c:	68fa      	ldr	r2, [r7, #12]
    7e5e:	b2d2      	uxtb	r2, r2
    7e60:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    7e62:	687b      	ldr	r3, [r7, #4]
    7e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7e66:	f103 0201 	add.w	r2, r3, #1
    7e6a:	687b      	ldr	r3, [r7, #4]
    7e6c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7e6e:	687b      	ldr	r3, [r7, #4]
    7e70:	681b      	ldr	r3, [r3, #0]
    7e72:	689b      	ldr	r3, [r3, #8]
    7e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7e78:	2b00      	cmp	r3, #0
    7e7a:	d0e0      	beq.n	7e3e <mss_spi_isr+0x7e>
    7e7c:	e00c      	b.n	7e98 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    7e7e:	687b      	ldr	r3, [r7, #4]
    7e80:	681b      	ldr	r3, [r3, #0]
    7e82:	691b      	ldr	r3, [r3, #16]
    7e84:	60fb      	str	r3, [r7, #12]
    7e86:	e000      	b.n	7e8a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7e88:	bf00      	nop
    7e8a:	687b      	ldr	r3, [r7, #4]
    7e8c:	681b      	ldr	r3, [r3, #0]
    7e8e:	689b      	ldr	r3, [r3, #8]
    7e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7e94:	2b00      	cmp	r3, #0
    7e96:	d0f2      	beq.n	7e7e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    7e98:	687b      	ldr	r3, [r7, #4]
    7e9a:	681b      	ldr	r3, [r3, #0]
    7e9c:	f04f 0202 	mov.w	r2, #2
    7ea0:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    7ea2:	693b      	ldr	r3, [r7, #16]
    7ea4:	681b      	ldr	r3, [r3, #0]
    7ea6:	f003 0301 	and.w	r3, r3, #1
    7eaa:	b2db      	uxtb	r3, r3
    7eac:	2b00      	cmp	r3, #0
    7eae:	d012      	beq.n	7ed6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    7eb0:	687b      	ldr	r3, [r7, #4]
    7eb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7eb6:	2b02      	cmp	r3, #2
    7eb8:	d105      	bne.n	7ec6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    7eba:	687b      	ldr	r3, [r7, #4]
    7ebc:	681b      	ldr	r3, [r3, #0]
    7ebe:	687a      	ldr	r2, [r7, #4]
    7ec0:	6f92      	ldr	r2, [r2, #120]	; 0x78
    7ec2:	615a      	str	r2, [r3, #20]
    7ec4:	e002      	b.n	7ecc <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    7ec6:	6878      	ldr	r0, [r7, #4]
    7ec8:	f7ff feb4 	bl	7c34 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    7ecc:	687b      	ldr	r3, [r7, #4]
    7ece:	681b      	ldr	r3, [r3, #0]
    7ed0:	f04f 0201 	mov.w	r2, #1
    7ed4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    7ed6:	693b      	ldr	r3, [r7, #16]
    7ed8:	681b      	ldr	r3, [r3, #0]
    7eda:	f003 0310 	and.w	r3, r3, #16
    7ede:	2b00      	cmp	r3, #0
    7ee0:	d023      	beq.n	7f2a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    7ee2:	6878      	ldr	r0, [r7, #4]
    7ee4:	f7ff ff16 	bl	7d14 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    7ee8:	687b      	ldr	r3, [r7, #4]
    7eea:	6a1b      	ldr	r3, [r3, #32]
    7eec:	2b00      	cmp	r3, #0
    7eee:	d00b      	beq.n	7f08 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    7ef0:	687b      	ldr	r3, [r7, #4]
    7ef2:	6a1b      	ldr	r3, [r3, #32]
    7ef4:	687a      	ldr	r2, [r7, #4]
    7ef6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    7ef8:	687a      	ldr	r2, [r7, #4]
    7efa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    7efc:	4608      	mov	r0, r1
    7efe:	4611      	mov	r1, r2
    7f00:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    7f02:	6878      	ldr	r0, [r7, #4]
    7f04:	f7ff fe96 	bl	7c34 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    7f08:	687b      	ldr	r3, [r7, #4]
    7f0a:	f04f 0201 	mov.w	r2, #1
    7f0e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    7f10:	687b      	ldr	r3, [r7, #4]
    7f12:	681b      	ldr	r3, [r3, #0]
    7f14:	687a      	ldr	r2, [r7, #4]
    7f16:	6812      	ldr	r2, [r2, #0]
    7f18:	6a92      	ldr	r2, [r2, #40]	; 0x28
    7f1a:	f022 0210 	bic.w	r2, r2, #16
    7f1e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    7f20:	687b      	ldr	r3, [r7, #4]
    7f22:	681b      	ldr	r3, [r3, #0]
    7f24:	f04f 0210 	mov.w	r2, #16
    7f28:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    7f2a:	693b      	ldr	r3, [r7, #16]
    7f2c:	681b      	ldr	r3, [r3, #0]
    7f2e:	f003 0304 	and.w	r3, r3, #4
    7f32:	2b00      	cmp	r3, #0
    7f34:	d00f      	beq.n	7f56 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    7f36:	687b      	ldr	r3, [r7, #4]
    7f38:	681b      	ldr	r3, [r3, #0]
    7f3a:	687a      	ldr	r2, [r7, #4]
    7f3c:	6812      	ldr	r2, [r2, #0]
    7f3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7f40:	f042 0204 	orr.w	r2, r2, #4
    7f44:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    7f46:	6878      	ldr	r0, [r7, #4]
    7f48:	f7ff fadc 	bl	7504 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    7f4c:	687b      	ldr	r3, [r7, #4]
    7f4e:	681b      	ldr	r3, [r3, #0]
    7f50:	f04f 0204 	mov.w	r2, #4
    7f54:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    7f56:	693b      	ldr	r3, [r7, #16]
    7f58:	681b      	ldr	r3, [r3, #0]
    7f5a:	f003 0308 	and.w	r3, r3, #8
    7f5e:	2b00      	cmp	r3, #0
    7f60:	d031      	beq.n	7fc6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    7f62:	687b      	ldr	r3, [r7, #4]
    7f64:	681b      	ldr	r3, [r3, #0]
    7f66:	687a      	ldr	r2, [r7, #4]
    7f68:	6812      	ldr	r2, [r2, #0]
    7f6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7f6c:	f042 0208 	orr.w	r2, r2, #8
    7f70:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    7f72:	687b      	ldr	r3, [r7, #4]
    7f74:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7f78:	2b02      	cmp	r3, #2
    7f7a:	d113      	bne.n	7fa4 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    7f7c:	687b      	ldr	r3, [r7, #4]
    7f7e:	681a      	ldr	r2, [r3, #0]
    7f80:	687b      	ldr	r3, [r7, #4]
    7f82:	681b      	ldr	r3, [r3, #0]
    7f84:	6819      	ldr	r1, [r3, #0]
    7f86:	f240 03ff 	movw	r3, #255	; 0xff
    7f8a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    7f8e:	ea01 0303 	and.w	r3, r1, r3
    7f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7f96:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    7f98:	687b      	ldr	r3, [r7, #4]
    7f9a:	681b      	ldr	r3, [r3, #0]
    7f9c:	687a      	ldr	r2, [r7, #4]
    7f9e:	6f92      	ldr	r2, [r2, #120]	; 0x78
    7fa0:	615a      	str	r2, [r3, #20]
    7fa2:	e00b      	b.n	7fbc <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    7fa4:	687b      	ldr	r3, [r7, #4]
    7fa6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7faa:	2b01      	cmp	r3, #1
    7fac:	d106      	bne.n	7fbc <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    7fae:	687b      	ldr	r3, [r7, #4]
    7fb0:	f04f 0200 	mov.w	r2, #0
    7fb4:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    7fb6:	6878      	ldr	r0, [r7, #4]
    7fb8:	f7ff fe3c 	bl	7c34 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    7fbc:	687b      	ldr	r3, [r7, #4]
    7fbe:	681b      	ldr	r3, [r3, #0]
    7fc0:	f04f 0208 	mov.w	r2, #8
    7fc4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    7fc6:	693b      	ldr	r3, [r7, #16]
    7fc8:	681b      	ldr	r3, [r3, #0]
    7fca:	f003 0320 	and.w	r3, r3, #32
    7fce:	2b00      	cmp	r3, #0
    7fd0:	d049      	beq.n	8066 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    7fd2:	6878      	ldr	r0, [r7, #4]
    7fd4:	f7ff fe9e 	bl	7d14 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    7fd8:	687b      	ldr	r3, [r7, #4]
    7fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7fdc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
    7fde:	687b      	ldr	r3, [r7, #4]
    7fe0:	6a1b      	ldr	r3, [r3, #32]
    7fe2:	2b00      	cmp	r3, #0
    7fe4:	d01c      	beq.n	8020 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    7fe6:	687b      	ldr	r3, [r7, #4]
    7fe8:	f04f 0200 	mov.w	r2, #0
    7fec:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    7fee:	687b      	ldr	r3, [r7, #4]
    7ff0:	f04f 0200 	mov.w	r2, #0
    7ff4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    7ff6:	687b      	ldr	r3, [r7, #4]
    7ff8:	f04f 0200 	mov.w	r2, #0
    7ffc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    7ffe:	687b      	ldr	r3, [r7, #4]
    8000:	f04f 0200 	mov.w	r2, #0
    8004:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    8006:	687b      	ldr	r3, [r7, #4]
    8008:	681b      	ldr	r3, [r3, #0]
    800a:	f04f 0210 	mov.w	r2, #16
    800e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    8010:	687b      	ldr	r3, [r7, #4]
    8012:	681b      	ldr	r3, [r3, #0]
    8014:	687a      	ldr	r2, [r7, #4]
    8016:	6812      	ldr	r2, [r2, #0]
    8018:	6a92      	ldr	r2, [r2, #40]	; 0x28
    801a:	f042 0210 	orr.w	r2, r2, #16
    801e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    8020:	687b      	ldr	r3, [r7, #4]
    8022:	f04f 0200 	mov.w	r2, #0
    8026:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    8028:	687b      	ldr	r3, [r7, #4]
    802a:	681b      	ldr	r3, [r3, #0]
    802c:	687a      	ldr	r2, [r7, #4]
    802e:	6812      	ldr	r2, [r2, #0]
    8030:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    8032:	f042 020c 	orr.w	r2, r2, #12
    8036:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    8038:	6878      	ldr	r0, [r7, #4]
    803a:	f7ff fdfb 	bl	7c34 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    803e:	687b      	ldr	r3, [r7, #4]
    8040:	f04f 0200 	mov.w	r2, #0
    8044:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    8046:	687b      	ldr	r3, [r7, #4]
    8048:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    804a:	2b00      	cmp	r3, #0
    804c:	d006      	beq.n	805c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    804e:	687b      	ldr	r3, [r7, #4]
    8050:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    8052:	687a      	ldr	r2, [r7, #4]
    8054:	6a92      	ldr	r2, [r2, #40]	; 0x28
    8056:	4610      	mov	r0, r2
    8058:	6979      	ldr	r1, [r7, #20]
    805a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    805c:	687b      	ldr	r3, [r7, #4]
    805e:	681b      	ldr	r3, [r3, #0]
    8060:	f04f 0220 	mov.w	r2, #32
    8064:	60da      	str	r2, [r3, #12]
    }
}
    8066:	f107 0718 	add.w	r7, r7, #24
    806a:	46bd      	mov	sp, r7
    806c:	bd80      	pop	{r7, pc}
    806e:	bf00      	nop

00008070 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    8070:	4668      	mov	r0, sp
    8072:	f020 0107 	bic.w	r1, r0, #7
    8076:	468d      	mov	sp, r1
    8078:	b589      	push	{r0, r3, r7, lr}
    807a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    807c:	f241 5084 	movw	r0, #5508	; 0x1584
    8080:	f2c2 0000 	movt	r0, #8192	; 0x2000
    8084:	f7ff fe9c 	bl	7dc0 <mss_spi_isr>
}
    8088:	46bd      	mov	sp, r7
    808a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    808e:	4685      	mov	sp, r0
    8090:	4770      	bx	lr
    8092:	bf00      	nop

00008094 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    8094:	4668      	mov	r0, sp
    8096:	f020 0107 	bic.w	r1, r0, #7
    809a:	468d      	mov	sp, r1
    809c:	b589      	push	{r0, r3, r7, lr}
    809e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    80a0:	f241 5000 	movw	r0, #5376	; 0x1500
    80a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    80a8:	f7ff fe8a 	bl	7dc0 <mss_spi_isr>
}
    80ac:	46bd      	mov	sp, r7
    80ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80b2:	4685      	mov	sp, r0
    80b4:	4770      	bx	lr
    80b6:	bf00      	nop

000080b8 <NVM_write>:
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    80b8:	b580      	push	{r7, lr}
    80ba:	b08e      	sub	sp, #56	; 0x38
    80bc:	af02      	add	r7, sp, #8
    80be:	60f8      	str	r0, [r7, #12]
    80c0:	60b9      	str	r1, [r7, #8]
    80c2:	607a      	str	r2, [r7, #4]
    80c4:	603b      	str	r3, [r7, #0]
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
    80c6:	f04f 0300 	mov.w	r3, #0
    80ca:	75fb      	strb	r3, [r7, #23]
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
    80cc:	f240 3394 	movw	r3, #916	; 0x394
    80d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    80d4:	f04f 0200 	mov.w	r2, #0
    80d8:	701a      	strb	r2, [r3, #0]
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    80da:	f248 0300 	movw	r3, #32768	; 0x8000
    80de:	f2c4 0303 	movt	r3, #16387	; 0x4003
    80e2:	68db      	ldr	r3, [r3, #12]
    80e4:	623b      	str	r3, [r7, #32]
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    80e6:	f248 0300 	movw	r3, #32768	; 0x8000
    80ea:	f2c4 0303 	movt	r3, #16387	; 0x4003
    80ee:	6a3a      	ldr	r2, [r7, #32]
    80f0:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
    80f4:	60da      	str	r2, [r3, #12]

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    80f6:	68fa      	ldr	r2, [r7, #12]
    80f8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    80fc:	f2c6 0307 	movt	r3, #24583	; 0x6007
    8100:	429a      	cmp	r2, r3
    8102:	d814      	bhi.n	812e <NVM_write+0x76>
    8104:	68fa      	ldr	r2, [r7, #12]
    8106:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    810a:	f2c0 0307 	movt	r3, #7
    810e:	429a      	cmp	r2, r3
    8110:	d904      	bls.n	811c <NVM_write+0x64>
    8112:	68fa      	ldr	r2, [r7, #12]
    8114:	f06f 4320 	mvn.w	r3, #2684354560	; 0xa0000000
    8118:	429a      	cmp	r2, r3
    811a:	d908      	bls.n	812e <NVM_write+0x76>
    811c:	68bb      	ldr	r3, [r7, #8]
    811e:	2b00      	cmp	r3, #0
    8120:	d005      	beq.n	812e <NVM_write+0x76>
    8122:	687b      	ldr	r3, [r7, #4]
    8124:	2b00      	cmp	r3, #0
    8126:	d002      	beq.n	812e <NVM_write+0x76>
    8128:	683b      	ldr	r3, [r7, #0]
    812a:	2b02      	cmp	r3, #2
    812c:	d903      	bls.n	8136 <NVM_write+0x7e>
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == pidata) ||
        (0u == length) ||
        (lock_page > PARAM_LOCK_PAGE_FLAG))
    {
        status =  NVM_INVALID_PARAMETER;
    812e:	f04f 0307 	mov.w	r3, #7
    8132:	75bb      	strb	r3, [r7, #22]
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    8134:	e0c1      	b.n	82ba <NVM_write+0x202>

        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
    8136:	f248 0300 	movw	r3, #32768	; 0x8000
    813a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    813e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    8142:	61fb      	str	r3, [r7, #28]
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
    8144:	69fa      	ldr	r2, [r7, #28]
    8146:	f64f 0302 	movw	r3, #63490	; 0xf802
    814a:	429a      	cmp	r2, r3
    814c:	d006      	beq.n	815c <NVM_write+0xa4>
    814e:	69fa      	ldr	r2, [r7, #28]
    8150:	f64f 0302 	movw	r3, #63490	; 0xf802
    8154:	f2c0 0301 	movt	r3, #1
    8158:	429a      	cmp	r2, r3
    815a:	d102      	bne.n	8162 <NVM_write+0xaa>
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
    815c:	f04f 0300 	mov.w	r3, #0
    8160:	603b      	str	r3, [r7, #0]
        }

        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;  
    8162:	68fb      	ldr	r3, [r7, #12]
    8164:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    8168:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
    816c:	61bb      	str	r3, [r7, #24]
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
    816e:	69b8      	ldr	r0, [r7, #24]
    8170:	6879      	ldr	r1, [r7, #4]
    8172:	f000 fb5b 	bl	882c <check_protection_reserved_nvm>
    8176:	4603      	mov	r3, r0
    8178:	75bb      	strb	r3, [r7, #22]

        if(NVM_SUCCESS == status)
    817a:	7dbb      	ldrb	r3, [r7, #22]
    817c:	2b00      	cmp	r3, #0
    817e:	f040 809c 	bne.w	82ba <NVM_write+0x202>
        {
            /* 
             * SAR 79545. 
             * If eNVM write or No R/W protected is enabled, then don't lock the page
             */
            if((g_do_not_lock_page == ON)  && (NVM_LOCK_PAGE == lock_page)) 
    8182:	f240 3394 	movw	r3, #916	; 0x394
    8186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    818a:	781b      	ldrb	r3, [r3, #0]
    818c:	2b01      	cmp	r3, #1
    818e:	d108      	bne.n	81a2 <NVM_write+0xea>
    8190:	683b      	ldr	r3, [r7, #0]
    8192:	2b01      	cmp	r3, #1
    8194:	d105      	bne.n	81a2 <NVM_write+0xea>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
    8196:	f04f 0300 	mov.w	r3, #0
    819a:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
    819c:	f04f 0304 	mov.w	r3, #4
    81a0:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
    81a2:	69fb      	ldr	r3, [r7, #28]
    81a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
    81a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    81ac:	61fb      	str	r3, [r7, #28]
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    81ae:	69fa      	ldr	r2, [r7, #28]
    81b0:	f64f 0307 	movw	r3, #63495	; 0xf807
    81b4:	429a      	cmp	r2, r3
    81b6:	d004      	beq.n	81c2 <NVM_write+0x10a>
    81b8:	69fa      	ldr	r2, [r7, #28]
    81ba:	f64f 0306 	movw	r3, #63494	; 0xf806
    81be:	429a      	cmp	r2, r3
    81c0:	d116      	bne.n	81f0 <NVM_write+0x138>
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
    81c2:	69ba      	ldr	r2, [r7, #24]
    81c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    81c8:	f2c0 0303 	movt	r3, #3
    81cc:	429a      	cmp	r2, r3
    81ce:	d805      	bhi.n	81dc <NVM_write+0x124>
    81d0:	69ba      	ldr	r2, [r7, #24]
    81d2:	687b      	ldr	r3, [r7, #4]
    81d4:	4413      	add	r3, r2
    81d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    81da:	d918      	bls.n	820e <NVM_write+0x156>
    81dc:	683b      	ldr	r3, [r7, #0]
    81de:	2b01      	cmp	r3, #1
    81e0:	d117      	bne.n	8212 <NVM_write+0x15a>
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
    81e2:	f04f 0300 	mov.w	r3, #0
    81e6:	603b      	str	r3, [r7, #0]
                    lock_status = NVM_PAGE_LOCK_WARNING;
    81e8:	f04f 0304 	mov.w	r3, #4
    81ec:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    81ee:	e011      	b.n	8214 <NVM_write+0x15c>
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
                }
            }
            /* Don't lock pages of 060 device */
            else if((0xF808u == device_version) && (NVM_LOCK_PAGE == lock_page)) 
    81f0:	69fa      	ldr	r2, [r7, #28]
    81f2:	f64f 0308 	movw	r3, #63496	; 0xf808
    81f6:	429a      	cmp	r2, r3
    81f8:	d10c      	bne.n	8214 <NVM_write+0x15c>
    81fa:	683b      	ldr	r3, [r7, #0]
    81fc:	2b01      	cmp	r3, #1
    81fe:	d109      	bne.n	8214 <NVM_write+0x15c>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
    8200:	f04f 0300 	mov.w	r3, #0
    8204:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
    8206:	f04f 0304 	mov.w	r3, #4
    820a:	75fb      	strb	r3, [r7, #23]
    820c:	e002      	b.n	8214 <NVM_write+0x15c>
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    820e:	bf00      	nop
    8210:	e000      	b.n	8214 <NVM_write+0x15c>
    8212:	bf00      	nop
                lock_page = NVM_DO_NOT_LOCK_PAGE;
                lock_status = NVM_PAGE_LOCK_WARNING;
            }
            
            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
    8214:	69b8      	ldr	r0, [r7, #24]
    8216:	6879      	ldr	r1, [r7, #4]
    8218:	f000 f8f0 	bl	83fc <get_ctrl_access>
    821c:	4603      	mov	r3, r0
    821e:	75bb      	strb	r3, [r7, #22]

            /* Write eNVM one page at a time. */
            if(NVM_SUCCESS == status)
    8220:	7dbb      	ldrb	r3, [r7, #22]
    8222:	2b00      	cmp	r3, #0
    8224:	d149      	bne.n	82ba <NVM_write+0x202>
            {
                uint32_t remaining_length = length;
    8226:	687b      	ldr	r3, [r7, #4]
    8228:	627b      	str	r3, [r7, #36]	; 0x24
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
    822a:	e041      	b.n	82b0 <NVM_write+0x1f8>
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;
    822c:	f04f 0300 	mov.w	r3, #0
    8230:	613b      	str	r3, [r7, #16]

                    length_written = write_nvm(start_addr + (length - remaining_length),
    8232:	687a      	ldr	r2, [r7, #4]
    8234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8236:	ebc3 0202 	rsb	r2, r3, r2
    823a:	68fb      	ldr	r3, [r7, #12]
    823c:	441a      	add	r2, r3
                                                &pidata[length - remaining_length],
    823e:	6879      	ldr	r1, [r7, #4]
    8240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8242:	ebc3 0101 	rsb	r1, r3, r1
                while(remaining_length > 0u)
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;

                    length_written = write_nvm(start_addr + (length - remaining_length),
    8246:	68bb      	ldr	r3, [r7, #8]
    8248:	440b      	add	r3, r1
    824a:	f107 0110 	add.w	r1, r7, #16
    824e:	9100      	str	r1, [sp, #0]
    8250:	4610      	mov	r0, r2
    8252:	4619      	mov	r1, r3
    8254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8256:	683b      	ldr	r3, [r7, #0]
    8258:	f000 f982 	bl	8560 <write_nvm>
    825c:	4603      	mov	r3, r0
    825e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                                remaining_length,
                                                lock_page,
                                                &nvm_hw_status);

                    /* Check for errors and warnings. */
                    errors_and_warnings = nvm_hw_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
    8260:	693a      	ldr	r2, [r7, #16]
    8262:	f240 033e 	movw	r3, #62	; 0x3e
    8266:	f2c0 0304 	movt	r3, #4
    826a:	ea02 0303 	and.w	r3, r2, r3
    826e:	62bb      	str	r3, [r7, #40]	; 0x28
                    if(errors_and_warnings)
    8270:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8272:	2b00      	cmp	r3, #0
    8274:	d005      	beq.n	8282 <NVM_write+0x1ca>
                        * Ensure that the status returned by the NVM_write()
                        * function is NVM_WRITE_THRESHOLD_WARNING if at least one
                        * of the written eNVM pages indicate a write over
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
    8276:	693b      	ldr	r3, [r7, #16]
    8278:	4618      	mov	r0, r3
    827a:	f000 f839 	bl	82f0 <get_error_code>
    827e:	4603      	mov	r3, r0
    8280:	75bb      	strb	r3, [r7, #22]
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    8282:	7dbb      	ldrb	r3, [r7, #22]
    8284:	2b00      	cmp	r3, #0
    8286:	d002      	beq.n	828e <NVM_write+0x1d6>
    8288:	7dbb      	ldrb	r3, [r7, #22]
    828a:	2b05      	cmp	r3, #5
    828c:	d10d      	bne.n	82aa <NVM_write+0x1f2>
                    {
                        if(remaining_length > length_written)
    828e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8292:	429a      	cmp	r2, r3
    8294:	d905      	bls.n	82a2 <NVM_write+0x1ea>
                        {
                            remaining_length -= length_written;
    8296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    829a:	ebc3 0302 	rsb	r3, r3, r2
    829e:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    82a0:	e006      	b.n	82b0 <NVM_write+0x1f8>
                        {
                            remaining_length -= length_written;
                        }
                        else
                        {
                            remaining_length = 0u;
    82a2:	f04f 0300 	mov.w	r3, #0
    82a6:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    82a8:	e002      	b.n	82b0 <NVM_write+0x1f8>
                            remaining_length = 0u;
                        }
                    }
                    else
                    {
                        remaining_length = 0u;
    82aa:	f04f 0300 	mov.w	r3, #0
    82ae:	627b      	str	r3, [r7, #36]	; 0x24
            if(NVM_SUCCESS == status)
            {
                uint32_t remaining_length = length;
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
    82b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    82b2:	2b00      	cmp	r3, #0
    82b4:	d1ba      	bne.n	822c <NVM_write+0x174>
                    }

                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
    82b6:	f000 f8e1 	bl	847c <release_ctrl_access>
            }
        }
    }

    g_do_not_lock_page = OFF;
    82ba:	f240 3394 	movw	r3, #916	; 0x394
    82be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82c2:	f04f 0200 	mov.w	r2, #0
    82c6:	701a      	strb	r2, [r3, #0]

    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
    82c8:	f248 0300 	movw	r3, #32768	; 0x8000
    82cc:	f2c4 0303 	movt	r3, #16387	; 0x4003
    82d0:	6a3a      	ldr	r2, [r7, #32]
    82d2:	60da      	str	r2, [r3, #12]
    
    if((NVM_SUCCESS == status) && (NVM_PAGE_LOCK_WARNING == lock_status))
    82d4:	7dbb      	ldrb	r3, [r7, #22]
    82d6:	2b00      	cmp	r3, #0
    82d8:	d104      	bne.n	82e4 <NVM_write+0x22c>
    82da:	7dfb      	ldrb	r3, [r7, #23]
    82dc:	2b04      	cmp	r3, #4
    82de:	d101      	bne.n	82e4 <NVM_write+0x22c>
    {
        status = lock_status;
    82e0:	7dfb      	ldrb	r3, [r7, #23]
    82e2:	75bb      	strb	r3, [r7, #22]
    }
    return status;
    82e4:	7dbb      	ldrb	r3, [r7, #22]
}
    82e6:	4618      	mov	r0, r3
    82e8:	f107 0730 	add.w	r7, r7, #48	; 0x30
    82ec:	46bd      	mov	sp, r7
    82ee:	bd80      	pop	{r7, pc}

000082f0 <get_error_code>:
                 MSS_NVM_WRCNT_OVER | \
                 MSS_NVM_WR_DENIED)
  
 */
static nvm_status_t get_error_code(uint32_t nvm_hw_status)
{
    82f0:	b480      	push	{r7}
    82f2:	b085      	sub	sp, #20
    82f4:	af00      	add	r7, sp, #0
    82f6:	6078      	str	r0, [r7, #4]
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
    82f8:	687b      	ldr	r3, [r7, #4]
    82fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    82fe:	2b00      	cmp	r3, #0
    8300:	d003      	beq.n	830a <get_error_code+0x1a>
    {
        status = NVM_PROTECTION_ERROR;
    8302:	f04f 0301 	mov.w	r3, #1
    8306:	73fb      	strb	r3, [r7, #15]
    8308:	e01d      	b.n	8346 <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
    830a:	687b      	ldr	r3, [r7, #4]
    830c:	f003 0310 	and.w	r3, r3, #16
    8310:	2b00      	cmp	r3, #0
    8312:	d003      	beq.n	831c <get_error_code+0x2c>
    {
        status = NVM_PAGE_LOCK_ERROR;
    8314:	f04f 0303 	mov.w	r3, #3
    8318:	73fb      	strb	r3, [r7, #15]
    831a:	e014      	b.n	8346 <get_error_code+0x56>
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
    831c:	687b      	ldr	r3, [r7, #4]
    831e:	f003 030e 	and.w	r3, r3, #14
    8322:	2b00      	cmp	r3, #0
    8324:	d003      	beq.n	832e <get_error_code+0x3e>
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
    8326:	f04f 0302 	mov.w	r3, #2
    832a:	73fb      	strb	r3, [r7, #15]
    832c:	e00b      	b.n	8346 <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_WRCNT_OVER)
    832e:	687b      	ldr	r3, [r7, #4]
    8330:	f003 0320 	and.w	r3, r3, #32
    8334:	2b00      	cmp	r3, #0
    8336:	d003      	beq.n	8340 <get_error_code+0x50>
    {
        status = NVM_WRITE_THRESHOLD_WARNING;
    8338:	f04f 0305 	mov.w	r3, #5
    833c:	73fb      	strb	r3, [r7, #15]
    833e:	e002      	b.n	8346 <get_error_code+0x56>
    }
    else
    {
        status = NVM_SUCCESS;
    8340:	f04f 0300 	mov.w	r3, #0
    8344:	73fb      	strb	r3, [r7, #15]
    }
    
    return status;
    8346:	7bfb      	ldrb	r3, [r7, #15]
}
    8348:	4618      	mov	r0, r3
    834a:	f107 0714 	add.w	r7, r7, #20
    834e:	46bd      	mov	sp, r7
    8350:	bc80      	pop	{r7}
    8352:	4770      	bx	lr

00008354 <request_nvm_access>:
#define CORTEX_M3_ACCESS_GRANTED    0x05u

static uint8_t g_envm_ctrl_locks = 0x00u;

static nvm_status_t request_nvm_access(uint32_t nvm_block_id)
{
    8354:	b480      	push	{r7}
    8356:	b087      	sub	sp, #28
    8358:	af00      	add	r7, sp, #0
    835a:	6078      	str	r0, [r7, #4]
    nvm_status_t status = NVM_SUCCESS;
    835c:	f04f 0300 	mov.w	r3, #0
    8360:	74fb      	strb	r3, [r7, #19]
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
    8362:	f240 3334 	movw	r3, #820	; 0x334
    8366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    836a:	681b      	ldr	r3, [r3, #0]
    836c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8370:	60fb      	str	r3, [r7, #12]
    
    /*
     * Gain access to eNVM controller.
     */
    do {
        g_nvm[nvm_block_id]->REQ_ACCESS = REQUEST_NVM_ACCESS;
    8372:	687a      	ldr	r2, [r7, #4]
    8374:	f64b 2374 	movw	r3, #47732	; 0xba74
    8378:	f2c0 0300 	movt	r3, #0
    837c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8380:	f04f 0201 	mov.w	r2, #1
    8384:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        access = g_nvm[nvm_block_id]->REQ_ACCESS;
    8388:	687a      	ldr	r2, [r7, #4]
    838a:	f64b 2374 	movw	r3, #47732	; 0xba74
    838e:	f2c0 0300 	movt	r3, #0
    8392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8396:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
    839a:	617b      	str	r3, [r7, #20]
        if(access != CORTEX_M3_ACCESS_GRANTED)
    839c:	697b      	ldr	r3, [r7, #20]
    839e:	2b05      	cmp	r3, #5
    83a0:	d009      	beq.n	83b6 <request_nvm_access+0x62>
            /*
             * Time out if another AHB master locked access to eNVM to prevent
             * the Cortex-M3 from locking up on eNVM write if some other part
             * of the system fails from releasing the eNVM.
             */
            --timeout_counter;
    83a2:	68fb      	ldr	r3, [r7, #12]
    83a4:	f103 33ff 	add.w	r3, r3, #4294967295
    83a8:	60fb      	str	r3, [r7, #12]
            if(0u == timeout_counter)
    83aa:	68fb      	ldr	r3, [r7, #12]
    83ac:	2b00      	cmp	r3, #0
    83ae:	d102      	bne.n	83b6 <request_nvm_access+0x62>
            {
                status = NVM_IN_USE_BY_OTHER_MASTER;
    83b0:	f04f 0306 	mov.w	r3, #6
    83b4:	74fb      	strb	r3, [r7, #19]
            }
        }
    } while((access != CORTEX_M3_ACCESS_GRANTED) && (NVM_SUCCESS == status));
    83b6:	697b      	ldr	r3, [r7, #20]
    83b8:	2b05      	cmp	r3, #5
    83ba:	d002      	beq.n	83c2 <request_nvm_access+0x6e>
    83bc:	7cfb      	ldrb	r3, [r7, #19]
    83be:	2b00      	cmp	r3, #0
    83c0:	d0d7      	beq.n	8372 <request_nvm_access+0x1e>
    
    /*
     * Mark controller as locked if successful so that it will be unlocked by a
     * call to release_ctrl_access.
     */
    if(NVM_SUCCESS == status)
    83c2:	7cfb      	ldrb	r3, [r7, #19]
    83c4:	2b00      	cmp	r3, #0
    83c6:	d112      	bne.n	83ee <request_nvm_access+0x9a>
    {
        g_envm_ctrl_locks |= (uint8_t)((uint32_t)0x01 << nvm_block_id);
    83c8:	687b      	ldr	r3, [r7, #4]
    83ca:	f04f 0201 	mov.w	r2, #1
    83ce:	fa02 f303 	lsl.w	r3, r2, r3
    83d2:	b2da      	uxtb	r2, r3
    83d4:	f240 3395 	movw	r3, #917	; 0x395
    83d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    83dc:	781b      	ldrb	r3, [r3, #0]
    83de:	ea42 0303 	orr.w	r3, r2, r3
    83e2:	b2da      	uxtb	r2, r3
    83e4:	f240 3395 	movw	r3, #917	; 0x395
    83e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    83ec:	701a      	strb	r2, [r3, #0]
    }
    
    return status;
    83ee:	7cfb      	ldrb	r3, [r7, #19]
}
    83f0:	4618      	mov	r0, r3
    83f2:	f107 071c 	add.w	r7, r7, #28
    83f6:	46bd      	mov	sp, r7
    83f8:	bc80      	pop	{r7}
    83fa:	4770      	bx	lr

000083fc <get_ctrl_access>:

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
    83fc:	b580      	push	{r7, lr}
    83fe:	b084      	sub	sp, #16
    8400:	af00      	add	r7, sp, #0
    8402:	6078      	str	r0, [r7, #4]
    8404:	6039      	str	r1, [r7, #0]
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
    8406:	687a      	ldr	r2, [r7, #4]
    8408:	f64f 73ff 	movw	r3, #65535	; 0xffff
    840c:	f2c0 0303 	movt	r3, #3
    8410:	429a      	cmp	r2, r3
    8412:	d821      	bhi.n	8458 <get_ctrl_access+0x5c>
    {
        access_req_status = request_nvm_access(NVM_BLOCK_0);
    8414:	f04f 0000 	mov.w	r0, #0
    8418:	f7ff ff9c 	bl	8354 <request_nvm_access>
    841c:	4603      	mov	r3, r0
    841e:	72fb      	strb	r3, [r7, #11]
        if(NVM_SUCCESS == access_req_status)
    8420:	7afb      	ldrb	r3, [r7, #11]
    8422:	2b00      	cmp	r3, #0
    8424:	d11f      	bne.n	8466 <get_ctrl_access+0x6a>
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
    8426:	683a      	ldr	r2, [r7, #0]
    8428:	687b      	ldr	r3, [r7, #4]
    842a:	4413      	add	r3, r2
    842c:	f103 33ff 	add.w	r3, r3, #4294967295
    8430:	60fb      	str	r3, [r7, #12]
            if(last_offset >= NVM1_BOTTOM_OFFSET)
    8432:	68fa      	ldr	r2, [r7, #12]
    8434:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8438:	f2c0 0303 	movt	r3, #3
    843c:	429a      	cmp	r2, r3
    843e:	d914      	bls.n	846a <get_ctrl_access+0x6e>
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
    8440:	f04f 0001 	mov.w	r0, #1
    8444:	f7ff ff86 	bl	8354 <request_nvm_access>
    8448:	4603      	mov	r3, r0
    844a:	72fb      	strb	r3, [r7, #11]
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
    844c:	7afb      	ldrb	r3, [r7, #11]
    844e:	2b06      	cmp	r3, #6
    8450:	d10d      	bne.n	846e <get_ctrl_access+0x72>
                {
                    release_ctrl_access();
    8452:	f000 f813 	bl	847c <release_ctrl_access>
    8456:	e00b      	b.n	8470 <get_ctrl_access+0x74>
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    8458:	f04f 0001 	mov.w	r0, #1
    845c:	f7ff ff7a 	bl	8354 <request_nvm_access>
    8460:	4603      	mov	r3, r0
    8462:	72fb      	strb	r3, [r7, #11]
    8464:	e004      	b.n	8470 <get_ctrl_access+0x74>
            if(last_offset >= NVM1_BOTTOM_OFFSET)
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
                {
                    release_ctrl_access();
    8466:	bf00      	nop
    8468:	e002      	b.n	8470 <get_ctrl_access+0x74>
    846a:	bf00      	nop
    846c:	e000      	b.n	8470 <get_ctrl_access+0x74>
    846e:	bf00      	nop
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    }
    
    return access_req_status;
    8470:	7afb      	ldrb	r3, [r7, #11]
}
    8472:	4618      	mov	r0, r3
    8474:	f107 0710 	add.w	r7, r7, #16
    8478:	46bd      	mov	sp, r7
    847a:	bd80      	pop	{r7, pc}

0000847c <release_ctrl_access>:
 */
#define NVM_BLOCK_0_LOCK_MASK   0x01u
#define NVM_BLOCK_1_LOCK_MASK   0x02u

static void release_ctrl_access(void)
{
    847c:	b480      	push	{r7}
    847e:	b083      	sub	sp, #12
    8480:	af00      	add	r7, sp, #0
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
    8482:	f240 3395 	movw	r3, #917	; 0x395
    8486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    848a:	781b      	ldrb	r3, [r3, #0]
    848c:	f003 0301 	and.w	r3, r3, #1
    8490:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
    8492:	79fb      	ldrb	r3, [r7, #7]
    8494:	2b00      	cmp	r3, #0
    8496:	d015      	beq.n	84c4 <release_ctrl_access+0x48>
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
    8498:	f64b 2374 	movw	r3, #47732	; 0xba74
    849c:	f2c0 0300 	movt	r3, #0
    84a0:	681b      	ldr	r3, [r3, #0]
    84a2:	f04f 0200 	mov.w	r2, #0
    84a6:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
    84aa:	f240 3395 	movw	r3, #917	; 0x395
    84ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84b2:	781b      	ldrb	r3, [r3, #0]
    84b4:	461a      	mov	r2, r3
    84b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    84ba:	f240 3395 	movw	r3, #917	; 0x395
    84be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84c2:	701a      	strb	r2, [r3, #0]
    }
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_1_LOCK_MASK;
    84c4:	f240 3395 	movw	r3, #917	; 0x395
    84c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84cc:	781b      	ldrb	r3, [r3, #0]
    84ce:	f003 0302 	and.w	r3, r3, #2
    84d2:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
    84d4:	79fb      	ldrb	r3, [r7, #7]
    84d6:	2b00      	cmp	r3, #0
    84d8:	d015      	beq.n	8506 <release_ctrl_access+0x8a>
    {
        g_nvm[NVM_BLOCK_1]->REQ_ACCESS = 0x00u;
    84da:	f64b 2374 	movw	r3, #47732	; 0xba74
    84de:	f2c0 0300 	movt	r3, #0
    84e2:	685b      	ldr	r3, [r3, #4]
    84e4:	f04f 0200 	mov.w	r2, #0
    84e8:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_1_LOCK_MASK;
    84ec:	f240 3395 	movw	r3, #917	; 0x395
    84f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84f4:	781b      	ldrb	r3, [r3, #0]
    84f6:	461a      	mov	r2, r3
    84f8:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    84fc:	f240 3395 	movw	r3, #917	; 0x395
    8500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8504:	701a      	strb	r2, [r3, #0]
    }
}
    8506:	f107 070c 	add.w	r7, r7, #12
    850a:	46bd      	mov	sp, r7
    850c:	bc80      	pop	{r7}
    850e:	4770      	bx	lr

00008510 <wait_nvm_ready>:

/**************************************************************************//**
 * Wait for NVM to become ready from busy state
 */
static uint32_t wait_nvm_ready(uint32_t block) 
{
    8510:	b480      	push	{r7}
    8512:	b087      	sub	sp, #28
    8514:	af00      	add	r7, sp, #0
    8516:	6078      	str	r0, [r7, #4]
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    8518:	f04f 0300 	mov.w	r3, #0
    851c:	617b      	str	r3, [r7, #20]
    851e:	e014      	b.n	854a <wait_nvm_ready+0x3a>
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
    8520:	687a      	ldr	r2, [r7, #4]
    8522:	f64b 2374 	movw	r3, #47732	; 0xba74
    8526:	f2c0 0300 	movt	r3, #0
    852a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    852e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    8532:	60fb      	str	r3, [r7, #12]
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
    8534:	68fb      	ldr	r3, [r7, #12]
    8536:	f003 0301 	and.w	r3, r3, #1
    853a:	613b      	str	r3, [r7, #16]
        } while(0u == ctrl_ready);
    853c:	693b      	ldr	r3, [r7, #16]
    853e:	2b00      	cmp	r3, #0
    8540:	d0ee      	beq.n	8520 <wait_nvm_ready+0x10>
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    8542:	697b      	ldr	r3, [r7, #20]
    8544:	f103 0301 	add.w	r3, r3, #1
    8548:	617b      	str	r3, [r7, #20]
    854a:	697b      	ldr	r3, [r7, #20]
    854c:	2b01      	cmp	r3, #1
    854e:	d9e7      	bls.n	8520 <wait_nvm_ready+0x10>
            ctrl_status = g_nvm[block]->STATUS;
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
        } while(0u == ctrl_ready);
    }
    
    return ctrl_status;
    8550:	68fb      	ldr	r3, [r7, #12]
}
    8552:	4618      	mov	r0, r3
    8554:	f107 071c 	add.w	r7, r7, #28
    8558:	46bd      	mov	sp, r7
    855a:	bc80      	pop	{r7}
    855c:	4770      	bx	lr
    855e:	bf00      	nop

00008560 <write_nvm>:
    const uint8_t * pidata,
    uint32_t  length,
    uint32_t  lock_page,
    uint32_t * p_status
)
{
    8560:	b580      	push	{r7, lr}
    8562:	b08a      	sub	sp, #40	; 0x28
    8564:	af00      	add	r7, sp, #0
    8566:	60f8      	str	r0, [r7, #12]
    8568:	60b9      	str	r1, [r7, #8]
    856a:	607a      	str	r2, [r7, #4]
    856c:	603b      	str	r3, [r7, #0]
    uint32_t length_written;
    uint32_t offset;
   
    *p_status = 0u;
    856e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8570:	f04f 0200 	mov.w	r2, #0
    8574:	601a      	str	r2, [r3, #0]
    
    /* Ignore upper address bits to ignore remapping setting. */    
    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;
    8576:	68fb      	ldr	r3, [r7, #12]
    8578:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    857c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
    8580:	61fb      	str	r3, [r7, #28]
    
    ASSERT(offset <= NVM1_TOP_OFFSET);
    8582:	69fa      	ldr	r2, [r7, #28]
    8584:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8588:	f2c0 0307 	movt	r3, #7
    858c:	429a      	cmp	r2, r3
    858e:	d900      	bls.n	8592 <write_nvm+0x32>
    8590:	be00      	bkpt	0x0000
    
    /* Adjust length to fit within one page. */
    length_written = get_remaining_page_length(offset, length);
    8592:	69f8      	ldr	r0, [r7, #28]
    8594:	6879      	ldr	r1, [r7, #4]
    8596:	f000 f88f 	bl	86b8 <get_remaining_page_length>
    859a:	4603      	mov	r3, r0
    859c:	61bb      	str	r3, [r7, #24]
    
    if(offset <= NVM1_TOP_OFFSET)
    859e:	69fa      	ldr	r2, [r7, #28]
    85a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    85a4:	f2c0 0307 	movt	r3, #7
    85a8:	429a      	cmp	r2, r3
    85aa:	d87e      	bhi.n	86aa <write_nvm+0x14a>
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
    85ac:	69fa      	ldr	r2, [r7, #28]
    85ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
    85b2:	f2c0 0303 	movt	r3, #3
    85b6:	429a      	cmp	r2, r3
    85b8:	d803      	bhi.n	85c2 <write_nvm+0x62>
        {
            block = NVM_BLOCK_0;
    85ba:	f04f 0300 	mov.w	r3, #0
    85be:	623b      	str	r3, [r7, #32]
    85c0:	e006      	b.n	85d0 <write_nvm+0x70>
        }
        else
        {
            block = NVM_BLOCK_1;
    85c2:	f04f 0301 	mov.w	r3, #1
    85c6:	623b      	str	r3, [r7, #32]
            offset = offset - NVM1_BOTTOM_OFFSET;
    85c8:	69fb      	ldr	r3, [r7, #28]
    85ca:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
    85ce:	61fb      	str	r3, [r7, #28]
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    85d0:	6a3a      	ldr	r2, [r7, #32]
    85d2:	f64b 2374 	movw	r3, #47732	; 0xba74
    85d6:	f2c0 0300 	movt	r3, #0
    85da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85de:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    85e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    85e6:	2b00      	cmp	r3, #0
    85e8:	d013      	beq.n	8612 <write_nvm+0xb2>
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    85ea:	6a3a      	ldr	r2, [r7, #32]
    85ec:	f64b 2374 	movw	r3, #47732	; 0xba74
    85f0:	f2c0 0300 	movt	r3, #0
    85f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    85f8:	6a39      	ldr	r1, [r7, #32]
    85fa:	f64b 2374 	movw	r3, #47732	; 0xba74
    85fe:	f2c0 0300 	movt	r3, #0
    8602:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    8606:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
    860a:	f043 0302 	orr.w	r3, r3, #2
    860e:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
        }

        fill_wd_buffer(pidata, length_written, block, offset);
    8612:	68b8      	ldr	r0, [r7, #8]
    8614:	69b9      	ldr	r1, [r7, #24]
    8616:	6a3a      	ldr	r2, [r7, #32]
    8618:	69fb      	ldr	r3, [r7, #28]
    861a:	f000 f86f 	bl	86fc <fill_wd_buffer>

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
    861e:	6a3a      	ldr	r2, [r7, #32]
    8620:	f64b 2374 	movw	r3, #47732	; 0xba74
    8624:	f2c0 0300 	movt	r3, #0
    8628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    862c:	683a      	ldr	r2, [r7, #0]
    862e:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
    8632:	6a3a      	ldr	r2, [r7, #32]
    8634:	f64b 2374 	movw	r3, #47732	; 0xba74
    8638:	f2c0 0300 	movt	r3, #0
    863c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    8640:	69fb      	ldr	r3, [r7, #28]
    8642:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
    8646:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    864a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    864e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    8652:	6a38      	ldr	r0, [r7, #32]
    8654:	f7ff ff5c 	bl	8510 <wait_nvm_ready>
    8658:	4603      	mov	r3, r0
    865a:	617b      	str	r3, [r7, #20]

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
    865c:	697a      	ldr	r2, [r7, #20]
    865e:	f240 031e 	movw	r3, #30
    8662:	f2c0 0304 	movt	r3, #4
    8666:	ea02 0303 	and.w	r3, r2, r3
    866a:	627b      	str	r3, [r7, #36]	; 0x24
        if(errors)
    866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    866e:	2b00      	cmp	r3, #0
    8670:	d003      	beq.n	867a <write_nvm+0x11a>
        {
            *p_status = ctrl_status;
    8672:	697a      	ldr	r2, [r7, #20]
    8674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8676:	601a      	str	r2, [r3, #0]
    8678:	e017      	b.n	86aa <write_nvm+0x14a>
        }
        else
        {
            /* Perform a verify. */
            g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
    867a:	6a3a      	ldr	r2, [r7, #32]
    867c:	f64b 2374 	movw	r3, #47732	; 0xba74
    8680:	f2c0 0300 	movt	r3, #0
    8684:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    8688:	69fb      	ldr	r3, [r7, #28]
    868a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    868e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    8692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    8696:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
            /* Wait for NVM to become ready. */
            ctrl_status = wait_nvm_ready(block);
    869a:	6a38      	ldr	r0, [r7, #32]
    869c:	f7ff ff38 	bl	8510 <wait_nvm_ready>
    86a0:	4603      	mov	r3, r0
    86a2:	617b      	str	r3, [r7, #20]

            *p_status = ctrl_status;
    86a4:	697a      	ldr	r2, [r7, #20]
    86a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    86a8:	601a      	str	r2, [r3, #0]
        }
    }
    
    return length_written;
    86aa:	69bb      	ldr	r3, [r7, #24]
}
    86ac:	4618      	mov	r0, r3
    86ae:	f107 0728 	add.w	r7, r7, #40	; 0x28
    86b2:	46bd      	mov	sp, r7
    86b4:	bd80      	pop	{r7, pc}
    86b6:	bf00      	nop

000086b8 <get_remaining_page_length>:
  indicates that the WD[] buffer will have to be seeded with the existing
  content of the eNVM before copying the data to program to eNVM into the WD[]
  buffer.
 */
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    86b8:	b480      	push	{r7}
    86ba:	b085      	sub	sp, #20
    86bc:	af00      	add	r7, sp, #0
    86be:	6078      	str	r0, [r7, #4]
    86c0:	6039      	str	r1, [r7, #0]
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    86c2:	687b      	ldr	r3, [r7, #4]
    86c4:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    86c8:	f103 0301 	add.w	r3, r3, #1
    86cc:	60bb      	str	r3, [r7, #8]
    last_page = (offset + length) / BYTES_PER_PAGE;
    86ce:	687a      	ldr	r2, [r7, #4]
    86d0:	683b      	ldr	r3, [r7, #0]
    86d2:	4413      	add	r3, r2
    86d4:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    86d8:	60fb      	str	r3, [r7, #12]
    if(last_page >= start_page_plus_one)
    86da:	68fa      	ldr	r2, [r7, #12]
    86dc:	68bb      	ldr	r3, [r7, #8]
    86de:	429a      	cmp	r2, r3
    86e0:	d305      	bcc.n	86ee <get_remaining_page_length+0x36>
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
    86e2:	687b      	ldr	r3, [r7, #4]
    86e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    86e8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
    86ec:	603b      	str	r3, [r7, #0]
    }
    
    return length;
    86ee:	683b      	ldr	r3, [r7, #0]
}
    86f0:	4618      	mov	r0, r3
    86f2:	f107 0714 	add.w	r7, r7, #20
    86f6:	46bd      	mov	sp, r7
    86f8:	bc80      	pop	{r7}
    86fa:	4770      	bx	lr

000086fc <fill_wd_buffer>:
    const uint8_t * p_data,
    uint32_t  length,
    uint32_t block,
    uint32_t offset
)
{
    86fc:	b480      	push	{r7}
    86fe:	b08b      	sub	sp, #44	; 0x2c
    8700:	af00      	add	r7, sp, #0
    8702:	60f8      	str	r0, [r7, #12]
    8704:	60b9      	str	r1, [r7, #8]
    8706:	607a      	str	r2, [r7, #4]
    8708:	603b      	str	r3, [r7, #0]
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
    870a:	68bb      	ldr	r3, [r7, #8]
    870c:	2b80      	cmp	r3, #128	; 0x80
    870e:	d067      	beq.n	87e0 <fill_wd_buffer+0xe4>
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
    8710:	687b      	ldr	r3, [r7, #4]
    8712:	ea4f 4283 	mov.w	r2, r3, lsl #18
    8716:	683b      	ldr	r3, [r7, #0]
    8718:	4413      	add	r3, r2
    871a:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
    871e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    8722:	61fb      	str	r3, [r7, #28]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    8724:	683b      	ldr	r3, [r7, #0]
    8726:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    872a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    872e:	623b      	str	r3, [r7, #32]
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
    8730:	683b      	ldr	r3, [r7, #0]
    8732:	f003 0303 	and.w	r3, r3, #3
    8736:	2b00      	cmp	r3, #0
    8738:	d003      	beq.n	8742 <fill_wd_buffer+0x46>
        {
            ++nb_non_written_words;
    873a:	6a3b      	ldr	r3, [r7, #32]
    873c:	f103 0301 	add.w	r3, r3, #1
    8740:	623b      	str	r3, [r7, #32]
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    8742:	f04f 0300 	mov.w	r3, #0
    8746:	617b      	str	r3, [r7, #20]
    8748:	e015      	b.n	8776 <fill_wd_buffer+0x7a>
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
    874a:	687a      	ldr	r2, [r7, #4]
    874c:	f64b 237c 	movw	r3, #47740	; 0xba7c
    8750:	f2c0 0300 	movt	r3, #0
    8754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8758:	697a      	ldr	r2, [r7, #20]
    875a:	6979      	ldr	r1, [r7, #20]
    875c:	ea4f 0081 	mov.w	r0, r1, lsl #2
    8760:	69f9      	ldr	r1, [r7, #28]
    8762:	4401      	add	r1, r0
    8764:	6809      	ldr	r1, [r1, #0]
    8766:	f102 0220 	add.w	r2, r2, #32
    876a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    876e:	697b      	ldr	r3, [r7, #20]
    8770:	f103 0301 	add.w	r3, r3, #1
    8774:	617b      	str	r3, [r7, #20]
    8776:	697b      	ldr	r3, [r7, #20]
    8778:	2b1f      	cmp	r3, #31
    877a:	d803      	bhi.n	8784 <fill_wd_buffer+0x88>
    877c:	697a      	ldr	r2, [r7, #20]
    877e:	6a3b      	ldr	r3, [r7, #32]
    8780:	429a      	cmp	r2, r3
    8782:	d3e2      	bcc.n	874a <fill_wd_buffer+0x4e>
        
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    8784:	683a      	ldr	r2, [r7, #0]
    8786:	68bb      	ldr	r3, [r7, #8]
    8788:	4413      	add	r3, r2
    878a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    878e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    8792:	627b      	str	r3, [r7, #36]	; 0x24
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
    8794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8796:	f1c3 0320 	rsb	r3, r3, #32
    879a:	623b      	str	r3, [r7, #32]
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    879c:	f04f 0300 	mov.w	r3, #0
    87a0:	617b      	str	r3, [r7, #20]
    87a2:	e019      	b.n	87d8 <fill_wd_buffer+0xdc>
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    87a4:	687a      	ldr	r2, [r7, #4]
    87a6:	f64b 237c 	movw	r3, #47740	; 0xba7c
    87aa:	f2c0 0300 	movt	r3, #0
    87ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    87b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
    87b4:	697a      	ldr	r2, [r7, #20]
    87b6:	440a      	add	r2, r1
    87b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
    87ba:	6979      	ldr	r1, [r7, #20]
    87bc:	4401      	add	r1, r0
    87be:	ea4f 0081 	mov.w	r0, r1, lsl #2
    87c2:	69f9      	ldr	r1, [r7, #28]
    87c4:	4401      	add	r1, r0
    87c6:	6809      	ldr	r1, [r1, #0]
    87c8:	f102 0220 	add.w	r2, r2, #32
    87cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    87d0:	697b      	ldr	r3, [r7, #20]
    87d2:	f103 0301 	add.w	r3, r3, #1
    87d6:	617b      	str	r3, [r7, #20]
    87d8:	697a      	ldr	r2, [r7, #20]
    87da:	6a3b      	ldr	r3, [r7, #32]
    87dc:	429a      	cmp	r2, r3
    87de:	d3e1      	bcc.n	87a4 <fill_wd_buffer+0xa8>
    }
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    87e0:	683b      	ldr	r3, [r7, #0]
    87e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87e6:	61bb      	str	r3, [r7, #24]
    for(inc = 0u; inc < length; ++inc)
    87e8:	f04f 0300 	mov.w	r3, #0
    87ec:	617b      	str	r3, [r7, #20]
    87ee:	e014      	b.n	881a <fill_wd_buffer+0x11e>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    87f0:	687a      	ldr	r2, [r7, #4]
    87f2:	f64b 2374 	movw	r3, #47732	; 0xba74
    87f6:	f2c0 0300 	movt	r3, #0
    87fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    87fe:	69b9      	ldr	r1, [r7, #24]
    8800:	697a      	ldr	r2, [r7, #20]
    8802:	4411      	add	r1, r2
    8804:	68f8      	ldr	r0, [r7, #12]
    8806:	697a      	ldr	r2, [r7, #20]
    8808:	4402      	add	r2, r0
    880a:	7812      	ldrb	r2, [r2, #0]
    880c:	440b      	add	r3, r1
    880e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
    8812:	697b      	ldr	r3, [r7, #20]
    8814:	f103 0301 	add.w	r3, r3, #1
    8818:	617b      	str	r3, [r7, #20]
    881a:	697a      	ldr	r2, [r7, #20]
    881c:	68bb      	ldr	r3, [r7, #8]
    881e:	429a      	cmp	r2, r3
    8820:	d3e6      	bcc.n	87f0 <fill_wd_buffer+0xf4>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    }
}
    8822:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    8826:	46bd      	mov	sp, r7
    8828:	bc80      	pop	{r7}
    882a:	4770      	bx	lr

0000882c <check_protection_reserved_nvm>:
 *  0x7C000 - 0x7CFFF - 4KB(32 pages) user lower1(bottom) protected area of eNVM1 memory.
 *  0x7B000 - 0x7BFFF - 4KB(32 pages) user upper1(top) protected area of eNVM1 memory.          
 *
 */
static nvm_status_t check_protection_reserved_nvm(uint32_t offset, uint32_t length)
{
    882c:	b580      	push	{r7, lr}
    882e:	b08c      	sub	sp, #48	; 0x30
    8830:	af00      	add	r7, sp, #0
    8832:	6078      	str	r0, [r7, #4]
    8834:	6039      	str	r1, [r7, #0]
    uint32_t protection_user0;
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    8836:	f04f 0300 	mov.w	r3, #0
    883a:	62bb      	str	r3, [r7, #40]	; 0x28
    nvm_status_t status = NVM_SUCCESS;
    883c:	f04f 0300 	mov.w	r3, #0
    8840:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if(0u != length)
    8844:	683b      	ldr	r3, [r7, #0]
    8846:	2b00      	cmp	r3, #0
    8848:	d003      	beq.n	8852 <check_protection_reserved_nvm+0x26>
    {
        length_minus_one = length - 1u;
    884a:	683b      	ldr	r3, [r7, #0]
    884c:	f103 33ff 	add.w	r3, r3, #4294967295
    8850:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    8852:	f248 0300 	movw	r3, #32768	; 0x8000
    8856:	f2c4 0303 	movt	r3, #16387	; 0x4003
    885a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    885e:	ea4f 4303 	mov.w	r3, r3, lsl #16
    8862:	ea4f 4313 	mov.w	r3, r3, lsr #16
    8866:	60fb      	str	r3, [r7, #12]
    
    protection_flag = PROTECTION_OFF;
    8868:	f04f 0300 	mov.w	r3, #0
    886c:	627b      	str	r3, [r7, #36]	; 0x24
    
    /* 005 device */
    if(0xF805u == device_version)
    886e:	68fa      	ldr	r2, [r7, #12]
    8870:	f64f 0305 	movw	r3, #63493	; 0xf805
    8874:	429a      	cmp	r2, r3
    8876:	f040 80a6 	bne.w	89c6 <check_protection_reserved_nvm+0x19a>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    887a:	f248 0300 	movw	r3, #32768	; 0x8000
    887e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8882:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    8886:	f649 1399 	movw	r3, #39321	; 0x9999
    888a:	f2c0 0300 	movt	r3, #0
    888e:	ea02 0303 	and.w	r3, r2, r3
    8892:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    8894:	693a      	ldr	r2, [r7, #16]
    8896:	f649 1399 	movw	r3, #39321	; 0x9999
    889a:	429a      	cmp	r2, r3
    889c:	d054      	beq.n	8948 <check_protection_reserved_nvm+0x11c>
        {
            protection_user0 = (protection_data & 0x000Fu);
    889e:	693b      	ldr	r3, [r7, #16]
    88a0:	f003 030f 	and.w	r3, r3, #15
    88a4:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    88a6:	693b      	ldr	r3, [r7, #16]
    88a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    88ac:	ea4f 1313 	mov.w	r3, r3, lsr #4
    88b0:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    88b2:	697b      	ldr	r3, [r7, #20]
    88b4:	2b08      	cmp	r3, #8
    88b6:	d008      	beq.n	88ca <check_protection_reserved_nvm+0x9e>
    88b8:	69bb      	ldr	r3, [r7, #24]
    88ba:	2b08      	cmp	r3, #8
    88bc:	d005      	beq.n	88ca <check_protection_reserved_nvm+0x9e>
    88be:	697b      	ldr	r3, [r7, #20]
    88c0:	2b00      	cmp	r3, #0
    88c2:	d002      	beq.n	88ca <check_protection_reserved_nvm+0x9e>
    88c4:	69bb      	ldr	r3, [r7, #24]
    88c6:	2b00      	cmp	r3, #0
    88c8:	d106      	bne.n	88d8 <check_protection_reserved_nvm+0xac>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
    88ca:	f240 3394 	movw	r3, #916	; 0x394
    88ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    88d2:	f04f 0201 	mov.w	r2, #1
    88d6:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Checking NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    88d8:	697b      	ldr	r3, [r7, #20]
    88da:	2b09      	cmp	r3, #9
    88dc:	d00a      	beq.n	88f4 <check_protection_reserved_nvm+0xc8>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    88de:	687a      	ldr	r2, [r7, #4]
    88e0:	f640 73ff 	movw	r3, #4095	; 0xfff
    88e4:	429a      	cmp	r2, r3
    88e6:	d805      	bhi.n	88f4 <check_protection_reserved_nvm+0xc8>
                {
                    protection_flag = protection_check(protection_user0, length);
    88e8:	6978      	ldr	r0, [r7, #20]
    88ea:	6839      	ldr	r1, [r7, #0]
    88ec:	f000 fade 	bl	8eac <protection_check>
    88f0:	4603      	mov	r3, r0
    88f2:	627b      	str	r3, [r7, #36]	; 0x24
            
            /*
             * SAR 70908.
             * Checking NVM0 upper protected area is Read or Write or 'No R/W' access 
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    88f4:	69bb      	ldr	r3, [r7, #24]
    88f6:	2b09      	cmp	r3, #9
    88f8:	d026      	beq.n	8948 <check_protection_reserved_nvm+0x11c>
    88fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    88fc:	2b00      	cmp	r3, #0
    88fe:	d123      	bne.n	8948 <check_protection_reserved_nvm+0x11c>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
    8900:	687a      	ldr	r2, [r7, #4]
    8902:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8906:	f2c0 0301 	movt	r3, #1
    890a:	429a      	cmp	r2, r3
    890c:	d906      	bls.n	891c <check_protection_reserved_nvm+0xf0>
    890e:	687a      	ldr	r2, [r7, #4]
    8910:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8914:	f2c0 0301 	movt	r3, #1
    8918:	429a      	cmp	r2, r3
    891a:	d90f      	bls.n	893c <check_protection_reserved_nvm+0x110>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    891c:	687a      	ldr	r2, [r7, #4]
    891e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8920:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
    8922:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8926:	f2c0 0301 	movt	r3, #1
    892a:	429a      	cmp	r2, r3
    892c:	d90c      	bls.n	8948 <check_protection_reserved_nvm+0x11c>
    892e:	687a      	ldr	r2, [r7, #4]
    8930:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8934:	f2c0 0301 	movt	r3, #1
    8938:	429a      	cmp	r2, r3
    893a:	d805      	bhi.n	8948 <check_protection_reserved_nvm+0x11c>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < OO5_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    893c:	69b8      	ldr	r0, [r7, #24]
    893e:	6839      	ldr	r1, [r7, #0]
    8940:	f000 fab4 	bl	8eac <protection_check>
    8944:	4603      	mov	r3, r0
    8946:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }
        
        /* Check the eNVM memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    8948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    894a:	2b01      	cmp	r3, #1
    894c:	d104      	bne.n	8958 <check_protection_reserved_nvm+0x12c>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    894e:	f04f 0301 	mov.w	r3, #1
    8952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    8956:	e2a2      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > OO5_UPPER0_PROTECT_TOP_OFFSET)
    8958:	687a      	ldr	r2, [r7, #4]
    895a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    895c:	441a      	add	r2, r3
    895e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8962:	f2c0 0301 	movt	r3, #1
    8966:	429a      	cmp	r2, r3
    8968:	d904      	bls.n	8974 <check_protection_reserved_nvm+0x148>
            {
                status = NVM_INVALID_PARAMETER;
    896a:	f04f 0307 	mov.w	r3, #7
    896e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    8972:	e294      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    8974:	687a      	ldr	r2, [r7, #4]
    8976:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    897a:	f2c0 0301 	movt	r3, #1
    897e:	429a      	cmp	r2, r3
    8980:	d906      	bls.n	8990 <check_protection_reserved_nvm+0x164>
    8982:	687a      	ldr	r2, [r7, #4]
    8984:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8988:	f2c0 0301 	movt	r3, #1
    898c:	429a      	cmp	r2, r3
    898e:	d90f      	bls.n	89b0 <check_protection_reserved_nvm+0x184>
                    (((offset + length_minus_one) >= OO5_NVM_RSV_OFFSET) &&
    8990:	687a      	ldr	r2, [r7, #4]
    8992:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8994:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    8996:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    899a:	f2c0 0301 	movt	r3, #1
    899e:	429a      	cmp	r2, r3
    89a0:	d90c      	bls.n	89bc <check_protection_reserved_nvm+0x190>
    89a2:	687a      	ldr	r2, [r7, #4]
    89a4:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    89a8:	f2c0 0301 	movt	r3, #1
    89ac:	429a      	cmp	r2, r3
    89ae:	d805      	bhi.n	89bc <check_protection_reserved_nvm+0x190>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    89b0:	f04f 0301 	mov.w	r3, #1
    89b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    89b8:	bf00      	nop
    89ba:	e270      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    89bc:	f04f 0300 	mov.w	r3, #0
    89c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    89c4:	e26b      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    89c6:	68fa      	ldr	r2, [r7, #12]
    89c8:	f64f 0302 	movw	r3, #63490	; 0xf802
    89cc:	429a      	cmp	r2, r3
    89ce:	d00a      	beq.n	89e6 <check_protection_reserved_nvm+0x1ba>
    89d0:	68fa      	ldr	r2, [r7, #12]
    89d2:	f64f 0303 	movw	r3, #63491	; 0xf803
    89d6:	429a      	cmp	r2, r3
    89d8:	d005      	beq.n	89e6 <check_protection_reserved_nvm+0x1ba>
    89da:	68fa      	ldr	r2, [r7, #12]
    89dc:	f64f 0304 	movw	r3, #63492	; 0xf804
    89e0:	429a      	cmp	r2, r3
    89e2:	f040 80a6 	bne.w	8b32 <check_protection_reserved_nvm+0x306>
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    89e6:	f248 0300 	movw	r3, #32768	; 0x8000
    89ea:	f2c4 0303 	movt	r3, #16387	; 0x4003
    89ee:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    89f2:	f649 1399 	movw	r3, #39321	; 0x9999
    89f6:	f2c0 0300 	movt	r3, #0
    89fa:	ea02 0303 	and.w	r3, r2, r3
    89fe:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    8a00:	693a      	ldr	r2, [r7, #16]
    8a02:	f649 1399 	movw	r3, #39321	; 0x9999
    8a06:	429a      	cmp	r2, r3
    8a08:	d054      	beq.n	8ab4 <check_protection_reserved_nvm+0x288>
        {
            protection_user0 = (protection_data & 0x000Fu);
    8a0a:	693b      	ldr	r3, [r7, #16]
    8a0c:	f003 030f 	and.w	r3, r3, #15
    8a10:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    8a12:	693b      	ldr	r3, [r7, #16]
    8a14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    8a18:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8a1c:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    8a1e:	697b      	ldr	r3, [r7, #20]
    8a20:	2b08      	cmp	r3, #8
    8a22:	d008      	beq.n	8a36 <check_protection_reserved_nvm+0x20a>
    8a24:	69bb      	ldr	r3, [r7, #24]
    8a26:	2b08      	cmp	r3, #8
    8a28:	d005      	beq.n	8a36 <check_protection_reserved_nvm+0x20a>
    8a2a:	697b      	ldr	r3, [r7, #20]
    8a2c:	2b00      	cmp	r3, #0
    8a2e:	d002      	beq.n	8a36 <check_protection_reserved_nvm+0x20a>
    8a30:	69bb      	ldr	r3, [r7, #24]
    8a32:	2b00      	cmp	r3, #0
    8a34:	d106      	bne.n	8a44 <check_protection_reserved_nvm+0x218>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
    8a36:	f240 3394 	movw	r3, #916	; 0x394
    8a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a3e:	f04f 0201 	mov.w	r2, #1
    8a42:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    8a44:	697b      	ldr	r3, [r7, #20]
    8a46:	2b09      	cmp	r3, #9
    8a48:	d00a      	beq.n	8a60 <check_protection_reserved_nvm+0x234>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    8a4a:	687a      	ldr	r2, [r7, #4]
    8a4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    8a50:	429a      	cmp	r2, r3
    8a52:	d805      	bhi.n	8a60 <check_protection_reserved_nvm+0x234>
                {
                    protection_flag = protection_check(protection_user0, length);
    8a54:	6978      	ldr	r0, [r7, #20]
    8a56:	6839      	ldr	r1, [r7, #0]
    8a58:	f000 fa28 	bl	8eac <protection_check>
    8a5c:	4603      	mov	r3, r0
    8a5e:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    8a60:	69bb      	ldr	r3, [r7, #24]
    8a62:	2b09      	cmp	r3, #9
    8a64:	d026      	beq.n	8ab4 <check_protection_reserved_nvm+0x288>
    8a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8a68:	2b00      	cmp	r3, #0
    8a6a:	d123      	bne.n	8ab4 <check_protection_reserved_nvm+0x288>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8a6c:	687a      	ldr	r2, [r7, #4]
    8a6e:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8a72:	f2c0 0303 	movt	r3, #3
    8a76:	429a      	cmp	r2, r3
    8a78:	d906      	bls.n	8a88 <check_protection_reserved_nvm+0x25c>
    8a7a:	687a      	ldr	r2, [r7, #4]
    8a7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8a80:	f2c0 0303 	movt	r3, #3
    8a84:	429a      	cmp	r2, r3
    8a86:	d90f      	bls.n	8aa8 <check_protection_reserved_nvm+0x27c>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8a88:	687a      	ldr	r2, [r7, #4]
    8a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8a8c:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8a8e:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8a92:	f2c0 0303 	movt	r3, #3
    8a96:	429a      	cmp	r2, r3
    8a98:	d90c      	bls.n	8ab4 <check_protection_reserved_nvm+0x288>
    8a9a:	687a      	ldr	r2, [r7, #4]
    8a9c:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8aa0:	f2c0 0303 	movt	r3, #3
    8aa4:	429a      	cmp	r2, r3
    8aa6:	d805      	bhi.n	8ab4 <check_protection_reserved_nvm+0x288>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    8aa8:	69b8      	ldr	r0, [r7, #24]
    8aaa:	6839      	ldr	r1, [r7, #0]
    8aac:	f000 f9fe 	bl	8eac <protection_check>
    8ab0:	4603      	mov	r3, r0
    8ab2:	627b      	str	r3, [r7, #36]	; 0x24
                }
            } 
        }
        
        /* Check eNVM lower or upper area of memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    8ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8ab6:	2b01      	cmp	r3, #1
    8ab8:	d104      	bne.n	8ac4 <check_protection_reserved_nvm+0x298>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    8aba:	f04f 0301 	mov.w	r3, #1
    8abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    8ac2:	e1ec      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
             /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    8ac4:	687a      	ldr	r2, [r7, #4]
    8ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8ac8:	441a      	add	r2, r3
    8aca:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8ace:	f2c0 0303 	movt	r3, #3
    8ad2:	429a      	cmp	r2, r3
    8ad4:	d904      	bls.n	8ae0 <check_protection_reserved_nvm+0x2b4>
            {
                status = NVM_INVALID_PARAMETER;
    8ad6:	f04f 0307 	mov.w	r3, #7
    8ada:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    8ade:	e1de      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8ae0:	687a      	ldr	r2, [r7, #4]
    8ae2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8ae6:	f2c0 0303 	movt	r3, #3
    8aea:	429a      	cmp	r2, r3
    8aec:	d906      	bls.n	8afc <check_protection_reserved_nvm+0x2d0>
    8aee:	687a      	ldr	r2, [r7, #4]
    8af0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8af4:	f2c0 0303 	movt	r3, #3
    8af8:	429a      	cmp	r2, r3
    8afa:	d90f      	bls.n	8b1c <check_protection_reserved_nvm+0x2f0>
                    (((offset + length_minus_one) >= NVM0_RSV_OFFSET) && (offset < NVM0_RSV_OFFSET)))
    8afc:	687a      	ldr	r2, [r7, #4]
    8afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8b00:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8b02:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8b06:	f2c0 0303 	movt	r3, #3
    8b0a:	429a      	cmp	r2, r3
    8b0c:	d90c      	bls.n	8b28 <check_protection_reserved_nvm+0x2fc>
    8b0e:	687a      	ldr	r2, [r7, #4]
    8b10:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8b14:	f2c0 0303 	movt	r3, #3
    8b18:	429a      	cmp	r2, r3
    8b1a:	d805      	bhi.n	8b28 <check_protection_reserved_nvm+0x2fc>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    8b1c:	f04f 0301 	mov.w	r3, #1
    8b20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8b24:	bf00      	nop
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    8b26:	e1ba      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    8b28:	f04f 0300 	mov.w	r3, #0
    8b2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    8b30:	e1b5      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 060 device */
    else if(0xF808u == device_version)
    8b32:	68fa      	ldr	r2, [r7, #12]
    8b34:	f64f 0308 	movw	r3, #63496	; 0xf808
    8b38:	429a      	cmp	r2, r3
    8b3a:	f040 809f 	bne.w	8c7c <check_protection_reserved_nvm+0x450>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    8b3e:	f248 0300 	movw	r3, #32768	; 0x8000
    8b42:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8b46:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    8b4a:	f649 1399 	movw	r3, #39321	; 0x9999
    8b4e:	f2c0 0300 	movt	r3, #0
    8b52:	ea02 0303 	and.w	r3, r2, r3
    8b56:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    8b58:	693a      	ldr	r2, [r7, #16]
    8b5a:	f649 1399 	movw	r3, #39321	; 0x9999
    8b5e:	429a      	cmp	r2, r3
    8b60:	d04d      	beq.n	8bfe <check_protection_reserved_nvm+0x3d2>
        {
            protection_user0 = (protection_data & 0x000Fu);
    8b62:	693b      	ldr	r3, [r7, #16]
    8b64:	f003 030f 	and.w	r3, r3, #15
    8b68:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    8b6a:	693b      	ldr	r3, [r7, #16]
    8b6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    8b70:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8b74:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    8b76:	693b      	ldr	r3, [r7, #16]
    8b78:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    8b7c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    8b80:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    8b82:	693b      	ldr	r3, [r7, #16]
    8b84:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8b88:	ea4f 3313 	mov.w	r3, r3, lsr #12
    8b8c:	623b      	str	r3, [r7, #32]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    8b8e:	697b      	ldr	r3, [r7, #20]
    8b90:	2b09      	cmp	r3, #9
    8b92:	d00a      	beq.n	8baa <check_protection_reserved_nvm+0x37e>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */  
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    8b94:	687a      	ldr	r2, [r7, #4]
    8b96:	f640 73ff 	movw	r3, #4095	; 0xfff
    8b9a:	429a      	cmp	r2, r3
    8b9c:	d805      	bhi.n	8baa <check_protection_reserved_nvm+0x37e>
                {
                    protection_flag = protection_check(protection_user0, length);
    8b9e:	6978      	ldr	r0, [r7, #20]
    8ba0:	6839      	ldr	r1, [r7, #0]
    8ba2:	f000 f983 	bl	8eac <protection_check>
    8ba6:	4603      	mov	r3, r0
    8ba8:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    8baa:	6a3b      	ldr	r3, [r7, #32]
    8bac:	2b09      	cmp	r3, #9
    8bae:	d026      	beq.n	8bfe <check_protection_reserved_nvm+0x3d2>
    8bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8bb2:	2b00      	cmp	r3, #0
    8bb4:	d123      	bne.n	8bfe <check_protection_reserved_nvm+0x3d2>
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8bb6:	687a      	ldr	r2, [r7, #4]
    8bb8:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8bbc:	f2c0 0303 	movt	r3, #3
    8bc0:	429a      	cmp	r2, r3
    8bc2:	d906      	bls.n	8bd2 <check_protection_reserved_nvm+0x3a6>
    8bc4:	687a      	ldr	r2, [r7, #4]
    8bc6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8bca:	f2c0 0303 	movt	r3, #3
    8bce:	429a      	cmp	r2, r3
    8bd0:	d90f      	bls.n	8bf2 <check_protection_reserved_nvm+0x3c6>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8bd2:	687a      	ldr	r2, [r7, #4]
    8bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8bd6:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8bd8:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8bdc:	f2c0 0303 	movt	r3, #3
    8be0:	429a      	cmp	r2, r3
    8be2:	d90c      	bls.n	8bfe <check_protection_reserved_nvm+0x3d2>
    8be4:	687a      	ldr	r2, [r7, #4]
    8be6:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8bea:	f2c0 0303 	movt	r3, #3
    8bee:	429a      	cmp	r2, r3
    8bf0:	d805      	bhi.n	8bfe <check_protection_reserved_nvm+0x3d2>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
    8bf2:	6a38      	ldr	r0, [r7, #32]
    8bf4:	6839      	ldr	r1, [r7, #0]
    8bf6:	f000 f959 	bl	8eac <protection_check>
    8bfa:	4603      	mov	r3, r0
    8bfc:	627b      	str	r3, [r7, #36]	; 0x24
        
        /* Check eNVM lower0 or upper1 memory is protected or not.
         * No protection check for  0x3F000 - 0x3FFFF and 0x3E000 - 0x3EFFF lower1/upper0 
         * protected area of eNVM0 memory because it's fall under eNVM reserved area    
         */
        if(PROTECTION_ON == protection_flag)
    8bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8c00:	2b01      	cmp	r3, #1
    8c02:	d104      	bne.n	8c0e <check_protection_reserved_nvm+0x3e2>
        {
            /* Status is protection error if lower0 or upper1 area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    8c04:	f04f 0301 	mov.w	r3, #1
    8c08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    8c0c:	e147      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory*/
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    8c0e:	687a      	ldr	r2, [r7, #4]
    8c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8c12:	441a      	add	r2, r3
    8c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8c18:	f2c0 0303 	movt	r3, #3
    8c1c:	429a      	cmp	r2, r3
    8c1e:	d904      	bls.n	8c2a <check_protection_reserved_nvm+0x3fe>
            {
                status = NVM_INVALID_PARAMETER;
    8c20:	f04f 0307 	mov.w	r3, #7
    8c24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    8c28:	e139      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8c2a:	687a      	ldr	r2, [r7, #4]
    8c2c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8c30:	f2c0 0303 	movt	r3, #3
    8c34:	429a      	cmp	r2, r3
    8c36:	d906      	bls.n	8c46 <check_protection_reserved_nvm+0x41a>
    8c38:	687a      	ldr	r2, [r7, #4]
    8c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8c3e:	f2c0 0303 	movt	r3, #3
    8c42:	429a      	cmp	r2, r3
    8c44:	d90f      	bls.n	8c66 <check_protection_reserved_nvm+0x43a>
                    (((offset + length_minus_one) >= O60_NVM_RSV_OFFSET) &&
    8c46:	687a      	ldr	r2, [r7, #4]
    8c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8c4a:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8c4c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8c50:	f2c0 0303 	movt	r3, #3
    8c54:	429a      	cmp	r2, r3
    8c56:	d90c      	bls.n	8c72 <check_protection_reserved_nvm+0x446>
    8c58:	687a      	ldr	r2, [r7, #4]
    8c5a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8c5e:	f2c0 0303 	movt	r3, #3
    8c62:	429a      	cmp	r2, r3
    8c64:	d805      	bhi.n	8c72 <check_protection_reserved_nvm+0x446>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    8c66:	f04f 0301 	mov.w	r3, #1
    8c6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8c6e:	bf00      	nop
    8c70:	e115      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    8c72:	f04f 0300 	mov.w	r3, #0
    8c76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    8c7a:	e110      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            }
        }    
    }
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
    8c7c:	68fa      	ldr	r2, [r7, #12]
    8c7e:	f64f 0307 	movw	r3, #63495	; 0xf807
    8c82:	429a      	cmp	r2, r3
    8c84:	d005      	beq.n	8c92 <check_protection_reserved_nvm+0x466>
    8c86:	68fa      	ldr	r2, [r7, #12]
    8c88:	f64f 0306 	movw	r3, #63494	; 0xf806
    8c8c:	429a      	cmp	r2, r3
    8c8e:	f040 8106 	bne.w	8e9e <check_protection_reserved_nvm+0x672>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    8c92:	f248 0300 	movw	r3, #32768	; 0x8000
    8c96:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8c9a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    8c9e:	f649 1399 	movw	r3, #39321	; 0x9999
    8ca2:	f2c0 0300 	movt	r3, #0
    8ca6:	ea02 0303 	and.w	r3, r2, r3
    8caa:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    8cac:	693a      	ldr	r2, [r7, #16]
    8cae:	f649 1399 	movw	r3, #39321	; 0x9999
    8cb2:	429a      	cmp	r2, r3
    8cb4:	f000 80b6 	beq.w	8e24 <check_protection_reserved_nvm+0x5f8>
        {
            protection_user0 = (protection_data & 0x000Fu);
    8cb8:	693b      	ldr	r3, [r7, #16]
    8cba:	f003 030f 	and.w	r3, r3, #15
    8cbe:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    8cc0:	693b      	ldr	r3, [r7, #16]
    8cc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    8cc6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8cca:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    8ccc:	693b      	ldr	r3, [r7, #16]
    8cce:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    8cd2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    8cd6:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    8cd8:	693b      	ldr	r3, [r7, #16]
    8cda:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8cde:	ea4f 3313 	mov.w	r3, r3, lsr #12
    8ce2:	623b      	str	r3, [r7, #32]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
    8ce4:	697b      	ldr	r3, [r7, #20]
    8ce6:	2b08      	cmp	r3, #8
    8ce8:	d002      	beq.n	8cf0 <check_protection_reserved_nvm+0x4c4>
    8cea:	697b      	ldr	r3, [r7, #20]
    8cec:	2b00      	cmp	r3, #0
    8cee:	d10d      	bne.n	8d0c <check_protection_reserved_nvm+0x4e0>
            {
              if(offset < NVM1_BOTTOM_OFFSET)
    8cf0:	687a      	ldr	r2, [r7, #4]
    8cf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8cf6:	f2c0 0303 	movt	r3, #3
    8cfa:	429a      	cmp	r2, r3
    8cfc:	d806      	bhi.n	8d0c <check_protection_reserved_nvm+0x4e0>
              {
                 g_do_not_lock_page = ON;
    8cfe:	f240 3394 	movw	r3, #916	; 0x394
    8d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d06:	f04f 0201 	mov.w	r2, #1
    8d0a:	701a      	strb	r2, [r3, #0]

            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    8d0c:	697b      	ldr	r3, [r7, #20]
    8d0e:	2b09      	cmp	r3, #9
    8d10:	d00a      	beq.n	8d28 <check_protection_reserved_nvm+0x4fc>
            {
                /* Check the offset is in the range of lower0 protect memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    8d12:	687a      	ldr	r2, [r7, #4]
    8d14:	f640 73ff 	movw	r3, #4095	; 0xfff
    8d18:	429a      	cmp	r2, r3
    8d1a:	d805      	bhi.n	8d28 <check_protection_reserved_nvm+0x4fc>
                {
                    protection_flag = protection_check(protection_user0, length);
    8d1c:	6978      	ldr	r0, [r7, #20]
    8d1e:	6839      	ldr	r1, [r7, #0]
    8d20:	f000 f8c4 	bl	8eac <protection_check>
    8d24:	4603      	mov	r3, r0
    8d26:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 upper1 protected area is Read or Write or 'No R/W' access
             */            
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    8d28:	6a3b      	ldr	r3, [r7, #32]
    8d2a:	2b09      	cmp	r3, #9
    8d2c:	d026      	beq.n	8d7c <check_protection_reserved_nvm+0x550>
    8d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8d30:	2b00      	cmp	r3, #0
    8d32:	d123      	bne.n	8d7c <check_protection_reserved_nvm+0x550>
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8d34:	687a      	ldr	r2, [r7, #4]
    8d36:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8d3a:	f2c0 0307 	movt	r3, #7
    8d3e:	429a      	cmp	r2, r3
    8d40:	d906      	bls.n	8d50 <check_protection_reserved_nvm+0x524>
    8d42:	687a      	ldr	r2, [r7, #4]
    8d44:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8d48:	f2c0 0307 	movt	r3, #7
    8d4c:	429a      	cmp	r2, r3
    8d4e:	d90f      	bls.n	8d70 <check_protection_reserved_nvm+0x544>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8d50:	687a      	ldr	r2, [r7, #4]
    8d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8d54:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8d56:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8d5a:	f2c0 0307 	movt	r3, #7
    8d5e:	429a      	cmp	r2, r3
    8d60:	d90c      	bls.n	8d7c <check_protection_reserved_nvm+0x550>
    8d62:	687a      	ldr	r2, [r7, #4]
    8d64:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8d68:	f2c0 0307 	movt	r3, #7
    8d6c:	429a      	cmp	r2, r3
    8d6e:	d805      	bhi.n	8d7c <check_protection_reserved_nvm+0x550>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
    8d70:	6a38      	ldr	r0, [r7, #32]
    8d72:	6839      	ldr	r1, [r7, #0]
    8d74:	f000 f89a 	bl	8eac <protection_check>
    8d78:	4603      	mov	r3, r0
    8d7a:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 lower1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
    8d7c:	69fb      	ldr	r3, [r7, #28]
    8d7e:	2b09      	cmp	r3, #9
    8d80:	d026      	beq.n	8dd0 <check_protection_reserved_nvm+0x5a4>
    8d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8d84:	2b00      	cmp	r3, #0
    8d86:	d123      	bne.n	8dd0 <check_protection_reserved_nvm+0x5a4>
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    8d88:	687a      	ldr	r2, [r7, #4]
    8d8a:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8d8e:	f2c0 0307 	movt	r3, #7
    8d92:	429a      	cmp	r2, r3
    8d94:	d906      	bls.n	8da4 <check_protection_reserved_nvm+0x578>
    8d96:	687a      	ldr	r2, [r7, #4]
    8d98:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8d9c:	f2c0 0307 	movt	r3, #7
    8da0:	429a      	cmp	r2, r3
    8da2:	d90f      	bls.n	8dc4 <check_protection_reserved_nvm+0x598>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    8da4:	687a      	ldr	r2, [r7, #4]
    8da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8da8:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    8daa:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8dae:	f2c0 0307 	movt	r3, #7
    8db2:	429a      	cmp	r2, r3
    8db4:	d90c      	bls.n	8dd0 <check_protection_reserved_nvm+0x5a4>
    8db6:	687a      	ldr	r2, [r7, #4]
    8db8:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8dbc:	f2c0 0307 	movt	r3, #7
    8dc0:	429a      	cmp	r2, r3
    8dc2:	d805      	bhi.n	8dd0 <check_protection_reserved_nvm+0x5a4>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < LOWER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user2, length);
    8dc4:	69f8      	ldr	r0, [r7, #28]
    8dc6:	6839      	ldr	r1, [r7, #0]
    8dc8:	f000 f870 	bl	8eac <protection_check>
    8dcc:	4603      	mov	r3, r0
    8dce:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check eNVM0 upper0 protected area(in eNVM1) is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    8dd0:	69bb      	ldr	r3, [r7, #24]
    8dd2:	2b09      	cmp	r3, #9
    8dd4:	d026      	beq.n	8e24 <check_protection_reserved_nvm+0x5f8>
    8dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8dd8:	2b00      	cmp	r3, #0
    8dda:	d123      	bne.n	8e24 <check_protection_reserved_nvm+0x5f8>
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8ddc:	687a      	ldr	r2, [r7, #4]
    8dde:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8de2:	f2c0 0307 	movt	r3, #7
    8de6:	429a      	cmp	r2, r3
    8de8:	d906      	bls.n	8df8 <check_protection_reserved_nvm+0x5cc>
    8dea:	687a      	ldr	r2, [r7, #4]
    8dec:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8df0:	f2c0 0307 	movt	r3, #7
    8df4:	429a      	cmp	r2, r3
    8df6:	d90f      	bls.n	8e18 <check_protection_reserved_nvm+0x5ec>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8df8:	687a      	ldr	r2, [r7, #4]
    8dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8dfc:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8dfe:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8e02:	f2c0 0307 	movt	r3, #7
    8e06:	429a      	cmp	r2, r3
    8e08:	d90c      	bls.n	8e24 <check_protection_reserved_nvm+0x5f8>
    8e0a:	687a      	ldr	r2, [r7, #4]
    8e0c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8e10:	f2c0 0307 	movt	r3, #7
    8e14:	429a      	cmp	r2, r3
    8e16:	d805      	bhi.n	8e24 <check_protection_reserved_nvm+0x5f8>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    8e18:	69b8      	ldr	r0, [r7, #24]
    8e1a:	6839      	ldr	r1, [r7, #0]
    8e1c:	f000 f846 	bl	8eac <protection_check>
    8e20:	4603      	mov	r3, r0
    8e22:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Check eNVM lower0/1 and upper0/1 memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    8e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8e26:	2b01      	cmp	r3, #1
    8e28:	d104      	bne.n	8e34 <check_protection_reserved_nvm+0x608>
        {
           /* Status is protection error if lower or upper area of eNVM0 or 
            * eNVM1 is protected 
            */
            status = NVM_PROTECTION_ERROR;
    8e2a:	f04f 0301 	mov.w	r3, #1
    8e2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    8e32:	e034      	b.n	8e9e <check_protection_reserved_nvm+0x672>
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > NVM1_TOP_OFFSET)
    8e34:	687a      	ldr	r2, [r7, #4]
    8e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8e38:	441a      	add	r2, r3
    8e3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8e3e:	f2c0 0307 	movt	r3, #7
    8e42:	429a      	cmp	r2, r3
    8e44:	d904      	bls.n	8e50 <check_protection_reserved_nvm+0x624>
            {
                status = NVM_INVALID_PARAMETER;
    8e46:	f04f 0307 	mov.w	r3, #7
    8e4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    8e4e:	e026      	b.n	8e9e <check_protection_reserved_nvm+0x672>
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    8e50:	687a      	ldr	r2, [r7, #4]
    8e52:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8e56:	f2c0 0307 	movt	r3, #7
    8e5a:	429a      	cmp	r2, r3
    8e5c:	d906      	bls.n	8e6c <check_protection_reserved_nvm+0x640>
    8e5e:	687a      	ldr	r2, [r7, #4]
    8e60:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8e64:	f2c0 0307 	movt	r3, #7
    8e68:	429a      	cmp	r2, r3
    8e6a:	d90f      	bls.n	8e8c <check_protection_reserved_nvm+0x660>
                    (((offset + length_minus_one) >= NVM1_RSV_OFFSET) &&
    8e6c:	687a      	ldr	r2, [r7, #4]
    8e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8e70:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    8e72:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8e76:	f2c0 0307 	movt	r3, #7
    8e7a:	429a      	cmp	r2, r3
    8e7c:	d90b      	bls.n	8e96 <check_protection_reserved_nvm+0x66a>
    8e7e:	687a      	ldr	r2, [r7, #4]
    8e80:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8e84:	f2c0 0307 	movt	r3, #7
    8e88:	429a      	cmp	r2, r3
    8e8a:	d804      	bhi.n	8e96 <check_protection_reserved_nvm+0x66a>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    8e8c:	f04f 0301 	mov.w	r3, #1
    8e90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    8e94:	e003      	b.n	8e9e <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory
                     */
                    status = NVM_SUCCESS;
    8e96:	f04f 0300 	mov.w	r3, #0
    8e9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
    }
    return status;
    8e9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    8ea2:	4618      	mov	r0, r3
    8ea4:	f107 0730 	add.w	r7, r7, #48	; 0x30
    8ea8:	46bd      	mov	sp, r7
    8eaa:	bd80      	pop	{r7, pc}

00008eac <protection_check>:
 *
 * if the eNVM0 or eNVM1 lower/upper protected area with W-Only or No_RW
 * access then return with protection on
 */
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    8eac:	b480      	push	{r7}
    8eae:	b085      	sub	sp, #20
    8eb0:	af00      	add	r7, sp, #0
    8eb2:	6078      	str	r0, [r7, #4]
    8eb4:	6039      	str	r1, [r7, #0]
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    8eb6:	687b      	ldr	r3, [r7, #4]
    8eb8:	2b01      	cmp	r3, #1
    8eba:	d106      	bne.n	8eca <protection_check+0x1e>
    8ebc:	683b      	ldr	r3, [r7, #0]
    8ebe:	2b00      	cmp	r3, #0
    8ec0:	d103      	bne.n	8eca <protection_check+0x1e>
    {
        protect_flag = PROTECTION_OFF;
    8ec2:	f04f 0300 	mov.w	r3, #0
    8ec6:	60fb      	str	r3, [r7, #12]
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    8ec8:	e002      	b.n	8ed0 <protection_check+0x24>
    {
        protect_flag = PROTECTION_OFF;
    }
    else
    {
        protect_flag = PROTECTION_ON;
    8eca:	f04f 0301 	mov.w	r3, #1
    8ece:	60fb      	str	r3, [r7, #12]
    }
    return protect_flag;
    8ed0:	68fb      	ldr	r3, [r7, #12]
}
    8ed2:	4618      	mov	r0, r3
    8ed4:	f107 0714 	add.w	r7, r7, #20
    8ed8:	46bd      	mov	sp, r7
    8eda:	bc80      	pop	{r7}
    8edc:	4770      	bx	lr
    8ede:	bf00      	nop

00008ee0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    8ee0:	b480      	push	{r7}
    8ee2:	b083      	sub	sp, #12
    8ee4:	af00      	add	r7, sp, #0
    8ee6:	4603      	mov	r3, r0
    8ee8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    8eea:	f24e 1300 	movw	r3, #57600	; 0xe100
    8eee:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8ef2:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8ef6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8efa:	79f9      	ldrb	r1, [r7, #7]
    8efc:	f001 011f 	and.w	r1, r1, #31
    8f00:	f04f 0001 	mov.w	r0, #1
    8f04:	fa00 f101 	lsl.w	r1, r0, r1
    8f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8f0c:	f107 070c 	add.w	r7, r7, #12
    8f10:	46bd      	mov	sp, r7
    8f12:	bc80      	pop	{r7}
    8f14:	4770      	bx	lr
    8f16:	bf00      	nop

00008f18 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    8f18:	b480      	push	{r7}
    8f1a:	b083      	sub	sp, #12
    8f1c:	af00      	add	r7, sp, #0
    8f1e:	4603      	mov	r3, r0
    8f20:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    8f22:	f24e 1300 	movw	r3, #57600	; 0xe100
    8f26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8f2a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8f2e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8f32:	79f9      	ldrb	r1, [r7, #7]
    8f34:	f001 011f 	and.w	r1, r1, #31
    8f38:	f04f 0001 	mov.w	r0, #1
    8f3c:	fa00 f101 	lsl.w	r1, r0, r1
    8f40:	f102 0220 	add.w	r2, r2, #32
    8f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8f48:	f107 070c 	add.w	r7, r7, #12
    8f4c:	46bd      	mov	sp, r7
    8f4e:	bc80      	pop	{r7}
    8f50:	4770      	bx	lr
    8f52:	bf00      	nop

00008f54 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    8f54:	b480      	push	{r7}
    8f56:	b083      	sub	sp, #12
    8f58:	af00      	add	r7, sp, #0
    8f5a:	4603      	mov	r3, r0
    8f5c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    8f5e:	f24e 1300 	movw	r3, #57600	; 0xe100
    8f62:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8f66:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8f6a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8f6e:	79f9      	ldrb	r1, [r7, #7]
    8f70:	f001 011f 	and.w	r1, r1, #31
    8f74:	f04f 0001 	mov.w	r0, #1
    8f78:	fa00 f101 	lsl.w	r1, r0, r1
    8f7c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    8f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8f84:	f107 070c 	add.w	r7, r7, #12
    8f88:	46bd      	mov	sp, r7
    8f8a:	bc80      	pop	{r7}
    8f8c:	4770      	bx	lr
    8f8e:	bf00      	nop

00008f90 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    8f90:	b580      	push	{r7, lr}
    8f92:	b082      	sub	sp, #8
    8f94:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    8f96:	f248 0300 	movw	r3, #32768	; 0x8000
    8f9a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8f9e:	f248 0200 	movw	r2, #32768	; 0x8000
    8fa2:	f2c4 0203 	movt	r2, #16387	; 0x4003
    8fa6:	6c92      	ldr	r2, [r2, #72]	; 0x48
    8fa8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    8fac:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
    8fae:	f248 0300 	movw	r3, #32768	; 0x8000
    8fb2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8fb6:	f248 0200 	movw	r2, #32768	; 0x8000
    8fba:	f2c4 0203 	movt	r2, #16387	; 0x4003
    8fbe:	6c92      	ldr	r2, [r2, #72]	; 0x48
    8fc0:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
    8fc4:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    8fc6:	f04f 0300 	mov.w	r3, #0
    8fca:	607b      	str	r3, [r7, #4]
    8fcc:	e017      	b.n	8ffe <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
    8fce:	687a      	ldr	r2, [r7, #4]
    8fd0:	f64b 3304 	movw	r3, #47876	; 0xbb04
    8fd4:	f2c0 0300 	movt	r3, #0
    8fd8:	5c9b      	ldrb	r3, [r3, r2]
    8fda:	b25b      	sxtb	r3, r3
    8fdc:	4618      	mov	r0, r3
    8fde:	f7ff ff9b 	bl	8f18 <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    8fe2:	687a      	ldr	r2, [r7, #4]
    8fe4:	f64b 3304 	movw	r3, #47876	; 0xbb04
    8fe8:	f2c0 0300 	movt	r3, #0
    8fec:	5c9b      	ldrb	r3, [r3, r2]
    8fee:	b25b      	sxtb	r3, r3
    8ff0:	4618      	mov	r0, r3
    8ff2:	f7ff ffaf 	bl	8f54 <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    8ff6:	687b      	ldr	r3, [r7, #4]
    8ff8:	f103 0301 	add.w	r3, r3, #1
    8ffc:	607b      	str	r3, [r7, #4]
    8ffe:	687b      	ldr	r3, [r7, #4]
    9000:	2b1f      	cmp	r3, #31
    9002:	d9e4      	bls.n	8fce <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
    9004:	f248 0300 	movw	r3, #32768	; 0x8000
    9008:	f2c4 0303 	movt	r3, #16387	; 0x4003
    900c:	f248 0200 	movw	r2, #32768	; 0x8000
    9010:	f2c4 0203 	movt	r2, #16387	; 0x4003
    9014:	6c92      	ldr	r2, [r2, #72]	; 0x48
    9016:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
    901a:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    901c:	f248 0300 	movw	r3, #32768	; 0x8000
    9020:	f2c4 0303 	movt	r3, #16387	; 0x4003
    9024:	f248 0200 	movw	r2, #32768	; 0x8000
    9028:	f2c4 0203 	movt	r2, #16387	; 0x4003
    902c:	6c92      	ldr	r2, [r2, #72]	; 0x48
    902e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    9032:	649a      	str	r2, [r3, #72]	; 0x48
}
    9034:	f107 0708 	add.w	r7, r7, #8
    9038:	46bd      	mov	sp, r7
    903a:	bd80      	pop	{r7, pc}

0000903c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    903c:	b480      	push	{r7}
    903e:	b085      	sub	sp, #20
    9040:	af00      	add	r7, sp, #0
    9042:	4603      	mov	r3, r0
    9044:	6039      	str	r1, [r7, #0]
    9046:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    9048:	79fb      	ldrb	r3, [r7, #7]
    904a:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    904c:	68fb      	ldr	r3, [r7, #12]
    904e:	2b1f      	cmp	r3, #31
    9050:	d900      	bls.n	9054 <MSS_GPIO_config+0x18>
    9052:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
    9054:	68fb      	ldr	r3, [r7, #12]
    9056:	2b1f      	cmp	r3, #31
    9058:	d808      	bhi.n	906c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    905a:	68fa      	ldr	r2, [r7, #12]
    905c:	f64b 2384 	movw	r3, #47748	; 0xba84
    9060:	f2c0 0300 	movt	r3, #0
    9064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9068:	683a      	ldr	r2, [r7, #0]
    906a:	601a      	str	r2, [r3, #0]
    }
}
    906c:	f107 0714 	add.w	r7, r7, #20
    9070:	46bd      	mov	sp, r7
    9072:	bc80      	pop	{r7}
    9074:	4770      	bx	lr
    9076:	bf00      	nop

00009078 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
    9078:	b480      	push	{r7}
    907a:	b085      	sub	sp, #20
    907c:	af00      	add	r7, sp, #0
    907e:	4602      	mov	r2, r0
    9080:	460b      	mov	r3, r1
    9082:	71fa      	strb	r2, [r7, #7]
    9084:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
    9086:	79fb      	ldrb	r3, [r7, #7]
    9088:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    908a:	68fb      	ldr	r3, [r7, #12]
    908c:	2b1f      	cmp	r3, #31
    908e:	d900      	bls.n	9092 <MSS_GPIO_set_output+0x1a>
    9090:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    9092:	68fb      	ldr	r3, [r7, #12]
    9094:	2b1f      	cmp	r3, #31
    9096:	d822      	bhi.n	90de <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
    9098:	f243 0300 	movw	r3, #12288	; 0x3000
    909c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    90a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    90a4:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
    90a6:	68fb      	ldr	r3, [r7, #12]
    90a8:	f04f 0201 	mov.w	r2, #1
    90ac:	fa02 f303 	lsl.w	r3, r2, r3
    90b0:	ea6f 0303 	mvn.w	r3, r3
    90b4:	68ba      	ldr	r2, [r7, #8]
    90b6:	ea02 0303 	and.w	r3, r2, r3
    90ba:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
    90bc:	79bb      	ldrb	r3, [r7, #6]
    90be:	f003 0201 	and.w	r2, r3, #1
    90c2:	68fb      	ldr	r3, [r7, #12]
    90c4:	fa02 f303 	lsl.w	r3, r2, r3
    90c8:	68ba      	ldr	r2, [r7, #8]
    90ca:	ea42 0303 	orr.w	r3, r2, r3
    90ce:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
    90d0:	f243 0300 	movw	r3, #12288	; 0x3000
    90d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    90d8:	68ba      	ldr	r2, [r7, #8]
    90da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
    90de:	f107 0714 	add.w	r7, r7, #20
    90e2:	46bd      	mov	sp, r7
    90e4:	bc80      	pop	{r7}
    90e6:	4770      	bx	lr

000090e8 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    90e8:	b580      	push	{r7, lr}
    90ea:	b084      	sub	sp, #16
    90ec:	af00      	add	r7, sp, #0
    90ee:	4603      	mov	r3, r0
    90f0:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    90f2:	79fb      	ldrb	r3, [r7, #7]
    90f4:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    90f6:	68fb      	ldr	r3, [r7, #12]
    90f8:	2b1f      	cmp	r3, #31
    90fa:	d900      	bls.n	90fe <MSS_GPIO_enable_irq+0x16>
    90fc:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    90fe:	68fb      	ldr	r3, [r7, #12]
    9100:	2b1f      	cmp	r3, #31
    9102:	d81d      	bhi.n	9140 <MSS_GPIO_enable_irq+0x58>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    9104:	68fa      	ldr	r2, [r7, #12]
    9106:	f64b 2384 	movw	r3, #47748	; 0xba84
    910a:	f2c0 0300 	movt	r3, #0
    910e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9112:	681b      	ldr	r3, [r3, #0]
    9114:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    9116:	68fa      	ldr	r2, [r7, #12]
    9118:	f64b 2384 	movw	r3, #47748	; 0xba84
    911c:	f2c0 0300 	movt	r3, #0
    9120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9124:	68ba      	ldr	r2, [r7, #8]
    9126:	f042 0208 	orr.w	r2, r2, #8
    912a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ(g_gpio_irqn_lut[gpio_idx]);
    912c:	68fa      	ldr	r2, [r7, #12]
    912e:	f64b 3304 	movw	r3, #47876	; 0xbb04
    9132:	f2c0 0300 	movt	r3, #0
    9136:	5c9b      	ldrb	r3, [r3, r2]
    9138:	b25b      	sxtb	r3, r3
    913a:	4618      	mov	r0, r3
    913c:	f7ff fed0 	bl	8ee0 <NVIC_EnableIRQ>
    }
}
    9140:	f107 0710 	add.w	r7, r7, #16
    9144:	46bd      	mov	sp, r7
    9146:	bd80      	pop	{r7, pc}

00009148 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    9148:	b480      	push	{r7}
    914a:	b085      	sub	sp, #20
    914c:	af00      	add	r7, sp, #0
    914e:	4603      	mov	r3, r0
    9150:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    9152:	79fb      	ldrb	r3, [r7, #7]
    9154:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    9156:	68fb      	ldr	r3, [r7, #12]
    9158:	2b1f      	cmp	r3, #31
    915a:	d900      	bls.n	915e <MSS_GPIO_clear_irq+0x16>
    915c:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    915e:	68fb      	ldr	r3, [r7, #12]
    9160:	2b1f      	cmp	r3, #31
    9162:	d80a      	bhi.n	917a <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    9164:	f243 0300 	movw	r3, #12288	; 0x3000
    9168:	f2c4 0301 	movt	r3, #16385	; 0x4001
    916c:	68fa      	ldr	r2, [r7, #12]
    916e:	f04f 0101 	mov.w	r1, #1
    9172:	fa01 f202 	lsl.w	r2, r1, r2
    9176:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
    917a:	f3bf 8f4f 	dsb	sy

}
    917e:	f107 0714 	add.w	r7, r7, #20
    9182:	46bd      	mov	sp, r7
    9184:	bc80      	pop	{r7}
    9186:	4770      	bx	lr

00009188 <TMR_init>:
    addr_t address,
    uint8_t mode,
    uint32_t prescale,
    uint32_t load_value
)
{
    9188:	b580      	push	{r7, lr}
    918a:	b084      	sub	sp, #16
    918c:	af00      	add	r7, sp, #0
    918e:	60f8      	str	r0, [r7, #12]
    9190:	60b9      	str	r1, [r7, #8]
    9192:	603b      	str	r3, [r7, #0]
    9194:	4613      	mov	r3, r2
    9196:	71fb      	strb	r3, [r7, #7]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    9198:	f240 3398 	movw	r3, #920	; 0x398
    919c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91a0:	681b      	ldr	r3, [r3, #0]
    91a2:	68fa      	ldr	r2, [r7, #12]
    91a4:	429a      	cmp	r2, r3
    91a6:	d100      	bne.n	91aa <TMR_init+0x22>
    91a8:	be00      	bkpt	0x0000
    HAL_ASSERT( prescale <= PRESCALER_DIV_1024 )
    91aa:	683b      	ldr	r3, [r7, #0]
    91ac:	2b09      	cmp	r3, #9
    91ae:	d900      	bls.n	91b2 <TMR_init+0x2a>
    91b0:	be00      	bkpt	0x0000
    HAL_ASSERT( load_value != 0 )
    91b2:	69bb      	ldr	r3, [r7, #24]
    91b4:	2b00      	cmp	r3, #0
    91b6:	d100      	bne.n	91ba <TMR_init+0x32>
    91b8:	be00      	bkpt	0x0000
    
    this_timer->base_address = address;
    91ba:	68fb      	ldr	r3, [r7, #12]
    91bc:	68ba      	ldr	r2, [r7, #8]
    91be:	601a      	str	r2, [r3, #0]

    /* Disable interrupts. */
    HAL_set_32bit_reg_field( address, InterruptEnable,0 );
    91c0:	68bb      	ldr	r3, [r7, #8]
    91c2:	f103 0308 	add.w	r3, r3, #8
    91c6:	4618      	mov	r0, r3
    91c8:	f04f 0101 	mov.w	r1, #1
    91cc:	f04f 0202 	mov.w	r2, #2
    91d0:	f04f 0300 	mov.w	r3, #0
    91d4:	f7fc fdae 	bl	5d34 <HW_set_32bit_reg_field>

    /* Disable timer. */
    HAL_set_32bit_reg_field( address, TimerEnable, 0 );
    91d8:	68bb      	ldr	r3, [r7, #8]
    91da:	f103 0308 	add.w	r3, r3, #8
    91de:	4618      	mov	r0, r3
    91e0:	f04f 0100 	mov.w	r1, #0
    91e4:	f04f 0201 	mov.w	r2, #1
    91e8:	f04f 0300 	mov.w	r3, #0
    91ec:	f7fc fda2 	bl	5d34 <HW_set_32bit_reg_field>

    /* Clear pending interrupt. */
    HAL_set_32bit_reg( address, TimerIntClr, 1 );
    91f0:	68bb      	ldr	r3, [r7, #8]
    91f2:	f103 0310 	add.w	r3, r3, #16
    91f6:	4618      	mov	r0, r3
    91f8:	f04f 0101 	mov.w	r1, #1
    91fc:	f7fc fd96 	bl	5d2c <HW_set_32bit_reg>

    /* Configure prescaler and load value. */    
    HAL_set_32bit_reg( address, TimerPrescale, prescale );
    9200:	68bb      	ldr	r3, [r7, #8]
    9202:	f103 030c 	add.w	r3, r3, #12
    9206:	4618      	mov	r0, r3
    9208:	6839      	ldr	r1, [r7, #0]
    920a:	f7fc fd8f 	bl	5d2c <HW_set_32bit_reg>
    HAL_set_32bit_reg( address, TimerLoad, load_value );
    920e:	68b8      	ldr	r0, [r7, #8]
    9210:	69b9      	ldr	r1, [r7, #24]
    9212:	f7fc fd8b 	bl	5d2c <HW_set_32bit_reg>

    /* Set the interrupt mode. */
    if ( mode == TMR_CONTINUOUS_MODE )
    9216:	79fb      	ldrb	r3, [r7, #7]
    9218:	2b00      	cmp	r3, #0
    921a:	d10c      	bne.n	9236 <TMR_init+0xae>
    {
        HAL_set_32bit_reg_field( address, TimerMode, 0 );
    921c:	68bb      	ldr	r3, [r7, #8]
    921e:	f103 0308 	add.w	r3, r3, #8
    9222:	4618      	mov	r0, r3
    9224:	f04f 0102 	mov.w	r1, #2
    9228:	f04f 0204 	mov.w	r2, #4
    922c:	f04f 0300 	mov.w	r3, #0
    9230:	f7fc fd80 	bl	5d34 <HW_set_32bit_reg_field>
    9234:	e00b      	b.n	924e <TMR_init+0xc6>
    }
    else
    {
        /* TMR_ONE_SHOT_MODE */
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
    9236:	68bb      	ldr	r3, [r7, #8]
    9238:	f103 0308 	add.w	r3, r3, #8
    923c:	4618      	mov	r0, r3
    923e:	f04f 0102 	mov.w	r1, #2
    9242:	f04f 0204 	mov.w	r2, #4
    9246:	f04f 0301 	mov.w	r3, #1
    924a:	f7fc fd73 	bl	5d34 <HW_set_32bit_reg_field>
    }
}
    924e:	f107 0710 	add.w	r7, r7, #16
    9252:	46bd      	mov	sp, r7
    9254:	bd80      	pop	{r7, pc}
    9256:	bf00      	nop

00009258 <TMR_start>:
void
TMR_start
(
    timer_instance_t * this_timer
)
{
    9258:	b580      	push	{r7, lr}
    925a:	b082      	sub	sp, #8
    925c:	af00      	add	r7, sp, #0
    925e:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    9260:	f240 3398 	movw	r3, #920	; 0x398
    9264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9268:	681b      	ldr	r3, [r3, #0]
    926a:	687a      	ldr	r2, [r7, #4]
    926c:	429a      	cmp	r2, r3
    926e:	d100      	bne.n	9272 <TMR_start+0x1a>
    9270:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 1 );
    9272:	687b      	ldr	r3, [r7, #4]
    9274:	681b      	ldr	r3, [r3, #0]
    9276:	f103 0308 	add.w	r3, r3, #8
    927a:	4618      	mov	r0, r3
    927c:	f04f 0100 	mov.w	r1, #0
    9280:	f04f 0201 	mov.w	r2, #1
    9284:	f04f 0301 	mov.w	r3, #1
    9288:	f7fc fd54 	bl	5d34 <HW_set_32bit_reg_field>
}
    928c:	f107 0708 	add.w	r7, r7, #8
    9290:	46bd      	mov	sp, r7
    9292:	bd80      	pop	{r7, pc}

00009294 <TMR_stop>:
void
TMR_stop
(
    timer_instance_t * this_timer
)
{
    9294:	b580      	push	{r7, lr}
    9296:	b082      	sub	sp, #8
    9298:	af00      	add	r7, sp, #0
    929a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    929c:	f240 3398 	movw	r3, #920	; 0x398
    92a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92a4:	681b      	ldr	r3, [r3, #0]
    92a6:	687a      	ldr	r2, [r7, #4]
    92a8:	429a      	cmp	r2, r3
    92aa:	d100      	bne.n	92ae <TMR_stop+0x1a>
    92ac:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 0 );
    92ae:	687b      	ldr	r3, [r7, #4]
    92b0:	681b      	ldr	r3, [r3, #0]
    92b2:	f103 0308 	add.w	r3, r3, #8
    92b6:	4618      	mov	r0, r3
    92b8:	f04f 0100 	mov.w	r1, #0
    92bc:	f04f 0201 	mov.w	r2, #1
    92c0:	f04f 0300 	mov.w	r3, #0
    92c4:	f7fc fd36 	bl	5d34 <HW_set_32bit_reg_field>
}
    92c8:	f107 0708 	add.w	r7, r7, #8
    92cc:	46bd      	mov	sp, r7
    92ce:	bd80      	pop	{r7, pc}

000092d0 <TMR_enable_int>:
void
TMR_enable_int
(
    timer_instance_t * this_timer
)
{
    92d0:	b580      	push	{r7, lr}
    92d2:	b082      	sub	sp, #8
    92d4:	af00      	add	r7, sp, #0
    92d6:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    92d8:	f240 3398 	movw	r3, #920	; 0x398
    92dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92e0:	681b      	ldr	r3, [r3, #0]
    92e2:	687a      	ldr	r2, [r7, #4]
    92e4:	429a      	cmp	r2, r3
    92e6:	d100      	bne.n	92ea <TMR_enable_int+0x1a>
    92e8:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, InterruptEnable, 1 );
    92ea:	687b      	ldr	r3, [r7, #4]
    92ec:	681b      	ldr	r3, [r3, #0]
    92ee:	f103 0308 	add.w	r3, r3, #8
    92f2:	4618      	mov	r0, r3
    92f4:	f04f 0101 	mov.w	r1, #1
    92f8:	f04f 0202 	mov.w	r2, #2
    92fc:	f04f 0301 	mov.w	r3, #1
    9300:	f7fc fd18 	bl	5d34 <HW_set_32bit_reg_field>
}
    9304:	f107 0708 	add.w	r7, r7, #8
    9308:	46bd      	mov	sp, r7
    930a:	bd80      	pop	{r7, pc}

0000930c <TMR_clear_int>:
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
    930c:	b580      	push	{r7, lr}
    930e:	b082      	sub	sp, #8
    9310:	af00      	add	r7, sp, #0
    9312:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    9314:	f240 3398 	movw	r3, #920	; 0x398
    9318:	f2c2 0300 	movt	r3, #8192	; 0x2000
    931c:	681b      	ldr	r3, [r3, #0]
    931e:	687a      	ldr	r2, [r7, #4]
    9320:	429a      	cmp	r2, r3
    9322:	d100      	bne.n	9326 <TMR_clear_int+0x1a>
    9324:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
    9326:	687b      	ldr	r3, [r7, #4]
    9328:	681b      	ldr	r3, [r3, #0]
    932a:	f103 0310 	add.w	r3, r3, #16
    932e:	4618      	mov	r0, r3
    9330:	f04f 0101 	mov.w	r1, #1
    9334:	f7fc fcfa 	bl	5d2c <HW_set_32bit_reg>
}
    9338:	f107 0708 	add.w	r7, r7, #8
    933c:	46bd      	mov	sp, r7
    933e:	bd80      	pop	{r7, pc}

00009340 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    9340:	b580      	push	{r7, lr}
    9342:	b084      	sub	sp, #16
    9344:	af00      	add	r7, sp, #0
    9346:	60f8      	str	r0, [r7, #12]
    9348:	60b9      	str	r1, [r7, #8]
    934a:	4613      	mov	r3, r2
    934c:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    934e:	68fb      	ldr	r3, [r7, #12]
    9350:	2b00      	cmp	r3, #0
    9352:	d100      	bne.n	9356 <SPI_init+0x16>
    9354:	be00      	bkpt	0x0000
    HAL_ASSERT( NULL_ADDR != base_addr );
    9356:	68bb      	ldr	r3, [r7, #8]
    9358:	2b00      	cmp	r3, #0
    935a:	d100      	bne.n	935e <SPI_init+0x1e>
    935c:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    935e:	88fb      	ldrh	r3, [r7, #6]
    9360:	2b20      	cmp	r3, #32
    9362:	d900      	bls.n	9366 <SPI_init+0x26>
    9364:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    9366:	88fb      	ldrh	r3, [r7, #6]
    9368:	2b00      	cmp	r3, #0
    936a:	d100      	bne.n	936e <SPI_init+0x2e>
    936c:	be00      	bkpt	0x0000

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    936e:	68fb      	ldr	r3, [r7, #12]
    9370:	2b00      	cmp	r3, #0
    9372:	d052      	beq.n	941a <SPI_init+0xda>
    9374:	68bb      	ldr	r3, [r7, #8]
    9376:	2b00      	cmp	r3, #0
    9378:	d04f      	beq.n	941a <SPI_init+0xda>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    937a:	68f8      	ldr	r0, [r7, #12]
    937c:	f04f 0100 	mov.w	r1, #0
    9380:	f04f 0248 	mov.w	r2, #72	; 0x48
    9384:	f002 faf4 	bl	b970 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    9388:	68fb      	ldr	r3, [r7, #12]
    938a:	68ba      	ldr	r2, [r7, #8]
    938c:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    938e:	88fb      	ldrh	r3, [r7, #6]
    9390:	2b20      	cmp	r3, #32
    9392:	d807      	bhi.n	93a4 <SPI_init+0x64>
    9394:	88fb      	ldrh	r3, [r7, #6]
    9396:	2b00      	cmp	r3, #0
    9398:	d004      	beq.n	93a4 <SPI_init+0x64>
        {
            this_spi->fifo_depth = fifo_depth;
    939a:	68fb      	ldr	r3, [r7, #12]
    939c:	88fa      	ldrh	r2, [r7, #6]
    939e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    93a2:	e004      	b.n	93ae <SPI_init+0x6e>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    93a4:	68fb      	ldr	r3, [r7, #12]
    93a6:	f04f 0201 	mov.w	r2, #1
    93aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    93ae:	68fb      	ldr	r3, [r7, #12]
    93b0:	681b      	ldr	r3, [r3, #0]
    93b2:	4618      	mov	r0, r3
    93b4:	f04f 0100 	mov.w	r1, #0
    93b8:	f04f 0201 	mov.w	r2, #1
    93bc:	f04f 0300 	mov.w	r3, #0
    93c0:	f7fc fce8 	bl	5d94 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    93c4:	68fb      	ldr	r3, [r7, #12]
    93c6:	681b      	ldr	r3, [r3, #0]
    93c8:	f103 0324 	add.w	r3, r3, #36	; 0x24
    93cc:	4618      	mov	r0, r3
    93ce:	f04f 0100 	mov.w	r1, #0
    93d2:	f7fc fcdb 	bl	5d8c <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    93d6:	68fb      	ldr	r3, [r7, #12]
    93d8:	681b      	ldr	r3, [r3, #0]
    93da:	f103 031c 	add.w	r3, r3, #28
    93de:	4618      	mov	r0, r3
    93e0:	f04f 0103 	mov.w	r1, #3
    93e4:	f7fc fcd2 	bl	5d8c <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    93e8:	68fb      	ldr	r3, [r7, #12]
    93ea:	681b      	ldr	r3, [r3, #0]
    93ec:	f103 0304 	add.w	r3, r3, #4
    93f0:	4618      	mov	r0, r3
    93f2:	f04f 01ff 	mov.w	r1, #255	; 0xff
    93f6:	f7fc fcc9 	bl	5d8c <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    93fa:	68fb      	ldr	r3, [r7, #12]
    93fc:	681b      	ldr	r3, [r3, #0]
    93fe:	f103 0318 	add.w	r3, r3, #24
    9402:	4618      	mov	r0, r3
    9404:	f04f 0100 	mov.w	r1, #0
    9408:	f7fc fcc0 	bl	5d8c <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    940c:	68fb      	ldr	r3, [r7, #12]
    940e:	681b      	ldr	r3, [r3, #0]
    9410:	4618      	mov	r0, r3
    9412:	f04f 0103 	mov.w	r1, #3
    9416:	f7fc fcb9 	bl	5d8c <HW_set_8bit_reg>
    }
}
    941a:	f107 0710 	add.w	r7, r7, #16
    941e:	46bd      	mov	sp, r7
    9420:	bd80      	pop	{r7, pc}
    9422:	bf00      	nop

00009424 <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    9424:	b580      	push	{r7, lr}
    9426:	b082      	sub	sp, #8
    9428:	af00      	add	r7, sp, #0
    942a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    942c:	687b      	ldr	r3, [r7, #4]
    942e:	2b00      	cmp	r3, #0
    9430:	d100      	bne.n	9434 <SPI_configure_master_mode+0x10>
    9432:	be00      	bkpt	0x0000
    
    if( NULL_INSTANCE != this_spi )
    9434:	687b      	ldr	r3, [r7, #4]
    9436:	2b00      	cmp	r3, #0
    9438:	d031      	beq.n	949e <SPI_configure_master_mode+0x7a>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    943a:	687b      	ldr	r3, [r7, #4]
    943c:	681b      	ldr	r3, [r3, #0]
    943e:	4618      	mov	r0, r3
    9440:	f04f 0100 	mov.w	r1, #0
    9444:	f04f 0201 	mov.w	r2, #1
    9448:	f04f 0300 	mov.w	r3, #0
    944c:	f7fc fca2 	bl	5d94 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    9450:	687b      	ldr	r3, [r7, #4]
    9452:	f04f 0200 	mov.w	r2, #0
    9456:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    945a:	687b      	ldr	r3, [r7, #4]
    945c:	681b      	ldr	r3, [r3, #0]
    945e:	f103 031c 	add.w	r3, r3, #28
    9462:	4618      	mov	r0, r3
    9464:	f04f 0103 	mov.w	r1, #3
    9468:	f7fc fc90 	bl	5d8c <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    946c:	687b      	ldr	r3, [r7, #4]
    946e:	681b      	ldr	r3, [r3, #0]
    9470:	f103 0304 	add.w	r3, r3, #4
    9474:	4618      	mov	r0, r3
    9476:	f04f 01ff 	mov.w	r1, #255	; 0xff
    947a:	f7fc fc87 	bl	5d8c <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    947e:	687b      	ldr	r3, [r7, #4]
    9480:	681b      	ldr	r3, [r3, #0]
    9482:	f103 0318 	add.w	r3, r3, #24
    9486:	4618      	mov	r0, r3
    9488:	f04f 0100 	mov.w	r1, #0
    948c:	f7fc fc7e 	bl	5d8c <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    9490:	687b      	ldr	r3, [r7, #4]
    9492:	681b      	ldr	r3, [r3, #0]
    9494:	4618      	mov	r0, r3
    9496:	f04f 0103 	mov.w	r1, #3
    949a:	f7fc fc77 	bl	5d8c <HW_set_8bit_reg>
    }
}
    949e:	f107 0708 	add.w	r7, r7, #8
    94a2:	46bd      	mov	sp, r7
    94a4:	bd80      	pop	{r7, pc}
    94a6:	bf00      	nop

000094a8 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    94a8:	b580      	push	{r7, lr}
    94aa:	b084      	sub	sp, #16
    94ac:	af00      	add	r7, sp, #0
    94ae:	6078      	str	r0, [r7, #4]
    94b0:	460b      	mov	r3, r1
    94b2:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    94b4:	f04f 0300 	mov.w	r3, #0
    94b8:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    94ba:	687b      	ldr	r3, [r7, #4]
    94bc:	2b00      	cmp	r3, #0
    94be:	d100      	bne.n	94c2 <SPI_set_slave_select+0x1a>
    94c0:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    94c2:	78fb      	ldrb	r3, [r7, #3]
    94c4:	2b07      	cmp	r3, #7
    94c6:	d900      	bls.n	94ca <SPI_set_slave_select+0x22>
    94c8:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    94ca:	687b      	ldr	r3, [r7, #4]
    94cc:	2b00      	cmp	r3, #0
    94ce:	d03a      	beq.n	9546 <SPI_set_slave_select+0x9e>
    94d0:	78fb      	ldrb	r3, [r7, #3]
    94d2:	2b07      	cmp	r3, #7
    94d4:	d837      	bhi.n	9546 <SPI_set_slave_select+0x9e>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    94d6:	687b      	ldr	r3, [r7, #4]
    94d8:	681b      	ldr	r3, [r3, #0]
    94da:	4618      	mov	r0, r3
    94dc:	f04f 0101 	mov.w	r1, #1
    94e0:	f04f 0202 	mov.w	r2, #2
    94e4:	f7fc fc64 	bl	5db0 <HW_get_8bit_reg_field>
    94e8:	4603      	mov	r3, r0
    94ea:	2b00      	cmp	r3, #0
    94ec:	d02b      	beq.n	9546 <SPI_set_slave_select+0x9e>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    94ee:	687b      	ldr	r3, [r7, #4]
    94f0:	681b      	ldr	r3, [r3, #0]
    94f2:	f103 0320 	add.w	r3, r3, #32
    94f6:	4618      	mov	r0, r3
    94f8:	f04f 0104 	mov.w	r1, #4
    94fc:	f04f 0210 	mov.w	r2, #16
    9500:	f7fc fc56 	bl	5db0 <HW_get_8bit_reg_field>
    9504:	4603      	mov	r3, r0
    9506:	2b01      	cmp	r3, #1
    9508:	d102      	bne.n	9510 <SPI_set_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    950a:	6878      	ldr	r0, [r7, #4]
    950c:	f000 fa76 	bl	99fc <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    9510:	687b      	ldr	r3, [r7, #4]
    9512:	681b      	ldr	r3, [r3, #0]
    9514:	f103 0324 	add.w	r3, r3, #36	; 0x24
    9518:	4618      	mov	r0, r3
    951a:	f7fc fc39 	bl	5d90 <HW_get_8bit_reg>
    951e:	4603      	mov	r3, r0
    9520:	461a      	mov	r2, r3
    9522:	78fb      	ldrb	r3, [r7, #3]
    9524:	f04f 0101 	mov.w	r1, #1
    9528:	fa01 f303 	lsl.w	r3, r1, r3
    952c:	b2db      	uxtb	r3, r3
    952e:	ea42 0303 	orr.w	r3, r2, r3
    9532:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    9534:	687b      	ldr	r3, [r7, #4]
    9536:	681b      	ldr	r3, [r3, #0]
    9538:	f103 0224 	add.w	r2, r3, #36	; 0x24
    953c:	7bfb      	ldrb	r3, [r7, #15]
    953e:	4610      	mov	r0, r2
    9540:	4619      	mov	r1, r3
    9542:	f7fc fc23 	bl	5d8c <HW_set_8bit_reg>
        }
    }
}
    9546:	f107 0710 	add.w	r7, r7, #16
    954a:	46bd      	mov	sp, r7
    954c:	bd80      	pop	{r7, pc}
    954e:	bf00      	nop

00009550 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    9550:	b580      	push	{r7, lr}
    9552:	b084      	sub	sp, #16
    9554:	af00      	add	r7, sp, #0
    9556:	6078      	str	r0, [r7, #4]
    9558:	460b      	mov	r3, r1
    955a:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    955c:	f04f 0300 	mov.w	r3, #0
    9560:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    9562:	687b      	ldr	r3, [r7, #4]
    9564:	2b00      	cmp	r3, #0
    9566:	d100      	bne.n	956a <SPI_clear_slave_select+0x1a>
    9568:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    956a:	78fb      	ldrb	r3, [r7, #3]
    956c:	2b07      	cmp	r3, #7
    956e:	d900      	bls.n	9572 <SPI_clear_slave_select+0x22>
    9570:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    9572:	687b      	ldr	r3, [r7, #4]
    9574:	2b00      	cmp	r3, #0
    9576:	d03d      	beq.n	95f4 <SPI_clear_slave_select+0xa4>
    9578:	78fb      	ldrb	r3, [r7, #3]
    957a:	2b07      	cmp	r3, #7
    957c:	d83a      	bhi.n	95f4 <SPI_clear_slave_select+0xa4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    957e:	687b      	ldr	r3, [r7, #4]
    9580:	681b      	ldr	r3, [r3, #0]
    9582:	4618      	mov	r0, r3
    9584:	f04f 0101 	mov.w	r1, #1
    9588:	f04f 0202 	mov.w	r2, #2
    958c:	f7fc fc10 	bl	5db0 <HW_get_8bit_reg_field>
    9590:	4603      	mov	r3, r0
    9592:	2b00      	cmp	r3, #0
    9594:	d02e      	beq.n	95f4 <SPI_clear_slave_select+0xa4>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    9596:	687b      	ldr	r3, [r7, #4]
    9598:	681b      	ldr	r3, [r3, #0]
    959a:	f103 0320 	add.w	r3, r3, #32
    959e:	4618      	mov	r0, r3
    95a0:	f04f 0104 	mov.w	r1, #4
    95a4:	f04f 0210 	mov.w	r2, #16
    95a8:	f7fc fc02 	bl	5db0 <HW_get_8bit_reg_field>
    95ac:	4603      	mov	r3, r0
    95ae:	2b01      	cmp	r3, #1
    95b0:	d102      	bne.n	95b8 <SPI_clear_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    95b2:	6878      	ldr	r0, [r7, #4]
    95b4:	f000 fa22 	bl	99fc <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    95b8:	687b      	ldr	r3, [r7, #4]
    95ba:	681b      	ldr	r3, [r3, #0]
    95bc:	f103 0324 	add.w	r3, r3, #36	; 0x24
    95c0:	4618      	mov	r0, r3
    95c2:	f7fc fbe5 	bl	5d90 <HW_get_8bit_reg>
    95c6:	4603      	mov	r3, r0
    95c8:	461a      	mov	r2, r3
    95ca:	78fb      	ldrb	r3, [r7, #3]
    95cc:	f04f 0101 	mov.w	r1, #1
    95d0:	fa01 f303 	lsl.w	r3, r1, r3
    95d4:	b2db      	uxtb	r3, r3
    95d6:	ea6f 0303 	mvn.w	r3, r3
    95da:	b2db      	uxtb	r3, r3
    95dc:	ea02 0303 	and.w	r3, r2, r3
    95e0:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    95e2:	687b      	ldr	r3, [r7, #4]
    95e4:	681b      	ldr	r3, [r3, #0]
    95e6:	f103 0224 	add.w	r2, r3, #36	; 0x24
    95ea:	7bfb      	ldrb	r3, [r7, #15]
    95ec:	4610      	mov	r0, r2
    95ee:	4619      	mov	r1, r3
    95f0:	f7fc fbcc 	bl	5d8c <HW_set_8bit_reg>
        }
    }
}
    95f4:	f107 0710 	add.w	r7, r7, #16
    95f8:	46bd      	mov	sp, r7
    95fa:	bd80      	pop	{r7, pc}

000095fc <SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rx_buffer,
    uint16_t rx_byte_size
)
{
    95fc:	b590      	push	{r4, r7, lr}
    95fe:	b089      	sub	sp, #36	; 0x24
    9600:	af00      	add	r7, sp, #0
    9602:	60f8      	str	r0, [r7, #12]
    9604:	60b9      	str	r1, [r7, #8]
    9606:	603b      	str	r3, [r7, #0]
    9608:	4613      	mov	r3, r2
    960a:	80fb      	strh	r3, [r7, #6]
    uint32_t transfer_size = 0U;   /* Total number of bytes to  transfer. */
    960c:	f04f 0300 	mov.w	r3, #0
    9610:	617b      	str	r3, [r7, #20]
    uint16_t transfer_idx = 0U;    /* Number of bytes transferred so far */
    9612:	f04f 0300 	mov.w	r3, #0
    9616:	833b      	strh	r3, [r7, #24]
    uint16_t tx_idx = 0u;          /* Number of valid data bytes sent */
    9618:	f04f 0300 	mov.w	r3, #0
    961c:	837b      	strh	r3, [r7, #26]
    uint16_t rx_idx = 0u;          /* Number of valid response bytes received */
    961e:	f04f 0300 	mov.w	r3, #0
    9622:	83bb      	strh	r3, [r7, #28]
    uint16_t transit = 0U;         /* Number of bytes "in flight" to avoid FIFO errors */
    9624:	f04f 0300 	mov.w	r3, #0
    9628:	83fb      	strh	r3, [r7, #30]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    962a:	68fb      	ldr	r3, [r7, #12]
    962c:	2b00      	cmp	r3, #0
    962e:	d100      	bne.n	9632 <SPI_transfer_block+0x36>
    9630:	be00      	bkpt	0x0000

    if( NULL_INSTANCE != this_spi )
    9632:	68fb      	ldr	r3, [r7, #12]
    9634:	2b00      	cmp	r3, #0
    9636:	f000 81dd 	beq.w	99f4 <SPI_transfer_block+0x3f8>
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    963a:	68fb      	ldr	r3, [r7, #12]
    963c:	681b      	ldr	r3, [r3, #0]
    963e:	4618      	mov	r0, r3
    9640:	f04f 0101 	mov.w	r1, #1
    9644:	f04f 0202 	mov.w	r2, #2
    9648:	f7fc fbb2 	bl	5db0 <HW_get_8bit_reg_field>
    964c:	4603      	mov	r3, r0
    964e:	2b00      	cmp	r3, #0
    9650:	f000 81d0 	beq.w	99f4 <SPI_transfer_block+0x3f8>
            /* Check for empty transfer as well */
            ( 0u != ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) ) )
    9654:	88fa      	ldrh	r2, [r7, #6]
    9656:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    9658:	4413      	add	r3, r2
    HAL_ASSERT( NULL_INSTANCE != this_spi );

    if( NULL_INSTANCE != this_spi )
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    965a:	2b00      	cmp	r3, #0
    965c:	f000 81ca 	beq.w	99f4 <SPI_transfer_block+0x3f8>
            /*
             * tansfer_size is one less than the real amount as we have to write
             * the last frame separately to trigger the slave deselect in case
             * the SPS option is in place.
             */
            transfer_size = ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) - 1u;
    9660:	88fa      	ldrh	r2, [r7, #6]
    9662:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    9664:	4413      	add	r3, r2
    9666:	f103 33ff 	add.w	r3, r3, #4294967295
    966a:	617b      	str	r3, [r7, #20]
            /* Flush the receive and transmit FIFOs */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, (uint32_t)(CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK ));
    966c:	68fb      	ldr	r3, [r7, #12]
    966e:	681b      	ldr	r3, [r3, #0]
    9670:	f103 031c 	add.w	r3, r3, #28
    9674:	4618      	mov	r0, r3
    9676:	f04f 0103 	mov.w	r1, #3
    967a:	f7fc fb87 	bl	5d8c <HW_set_8bit_reg>

            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    967e:	68fb      	ldr	r3, [r7, #12]
    9680:	681b      	ldr	r3, [r3, #0]
    9682:	f103 0320 	add.w	r3, r3, #32
    9686:	4618      	mov	r0, r3
    9688:	f04f 0104 	mov.w	r1, #4
    968c:	f04f 0210 	mov.w	r2, #16
    9690:	f7fc fb8e 	bl	5db0 <HW_get_8bit_reg_field>
    9694:	4603      	mov	r3, r0
    9696:	2b01      	cmp	r3, #1
    9698:	d102      	bne.n	96a0 <SPI_transfer_block+0xa4>
            {
                 recover_from_rx_overflow( this_spi );
    969a:	68f8      	ldr	r0, [r7, #12]
    969c:	f000 f9ae 	bl	99fc <recover_from_rx_overflow>
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    96a0:	68fb      	ldr	r3, [r7, #12]
    96a2:	681b      	ldr	r3, [r3, #0]
    96a4:	4618      	mov	r0, r3
    96a6:	f04f 0100 	mov.w	r1, #0
    96aa:	f04f 0201 	mov.w	r2, #1
    96ae:	f04f 0300 	mov.w	r3, #0
    96b2:	f7fc fb6f 	bl	5d94 <HW_set_8bit_reg_field>

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    96b6:	e021      	b.n	96fc <SPI_transfer_block+0x100>
            {
                if( tx_idx < cmd_byte_size )
    96b8:	8b7a      	ldrh	r2, [r7, #26]
    96ba:	88fb      	ldrh	r3, [r7, #6]
    96bc:	429a      	cmp	r2, r3
    96be:	d20c      	bcs.n	96da <SPI_transfer_block+0xde>
                {
                    /* Push out valid data */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    96c0:	68fb      	ldr	r3, [r7, #12]
    96c2:	681b      	ldr	r3, [r3, #0]
    96c4:	f103 020c 	add.w	r2, r3, #12
    96c8:	8b79      	ldrh	r1, [r7, #26]
    96ca:	68bb      	ldr	r3, [r7, #8]
    96cc:	440b      	add	r3, r1
    96ce:	781b      	ldrb	r3, [r3, #0]
    96d0:	4610      	mov	r0, r2
    96d2:	4619      	mov	r1, r3
    96d4:	f7fc fb2a 	bl	5d2c <HW_set_32bit_reg>
    96d8:	e008      	b.n	96ec <SPI_transfer_block+0xf0>
                }
                else
                {
                    /* Push out 0s to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    96da:	68fb      	ldr	r3, [r7, #12]
    96dc:	681b      	ldr	r3, [r3, #0]
    96de:	f103 030c 	add.w	r3, r3, #12
    96e2:	4618      	mov	r0, r3
    96e4:	f04f 0100 	mov.w	r1, #0
    96e8:	f7fc fb20 	bl	5d2c <HW_set_32bit_reg>
                }
                ++transit;
    96ec:	8bfb      	ldrh	r3, [r7, #30]
    96ee:	f103 0301 	add.w	r3, r3, #1
    96f2:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    96f4:	8b7b      	ldrh	r3, [r7, #26]
    96f6:	f103 0301 	add.w	r3, r3, #1
    96fa:	837b      	strh	r3, [r7, #26]
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    96fc:	8b7a      	ldrh	r2, [r7, #26]
    96fe:	697b      	ldr	r3, [r7, #20]
    9700:	429a      	cmp	r2, r3
    9702:	d205      	bcs.n	9710 <SPI_transfer_block+0x114>
    9704:	68fb      	ldr	r3, [r7, #12]
    9706:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    970a:	8b7a      	ldrh	r2, [r7, #26]
    970c:	429a      	cmp	r2, r3
    970e:	d3d3      	bcc.n	96b8 <SPI_transfer_block+0xbc>
                ++transit;
                ++tx_idx;
            }

            /* If room left to put last frame in before the off, then do it */
            if( ( tx_idx == transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    9710:	8b7a      	ldrh	r2, [r7, #26]
    9712:	697b      	ldr	r3, [r7, #20]
    9714:	429a      	cmp	r2, r3
    9716:	d127      	bne.n	9768 <SPI_transfer_block+0x16c>
    9718:	68fb      	ldr	r3, [r7, #12]
    971a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    971e:	8b7a      	ldrh	r2, [r7, #26]
    9720:	429a      	cmp	r2, r3
    9722:	d221      	bcs.n	9768 <SPI_transfer_block+0x16c>
            {
                if( tx_idx < cmd_byte_size )
    9724:	8b7a      	ldrh	r2, [r7, #26]
    9726:	88fb      	ldrh	r3, [r7, #6]
    9728:	429a      	cmp	r2, r3
    972a:	d20c      	bcs.n	9746 <SPI_transfer_block+0x14a>
                {
                    /* Push out valid data, not expecting any reply this time */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    972c:	68fb      	ldr	r3, [r7, #12]
    972e:	681b      	ldr	r3, [r3, #0]
    9730:	f103 0228 	add.w	r2, r3, #40	; 0x28
    9734:	8b79      	ldrh	r1, [r7, #26]
    9736:	68bb      	ldr	r3, [r7, #8]
    9738:	440b      	add	r3, r1
    973a:	781b      	ldrb	r3, [r3, #0]
    973c:	4610      	mov	r0, r2
    973e:	4619      	mov	r1, r3
    9740:	f7fc faf4 	bl	5d2c <HW_set_32bit_reg>
    9744:	e008      	b.n	9758 <SPI_transfer_block+0x15c>
                }
                else
                {
                    /* Push out last 0 to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    9746:	68fb      	ldr	r3, [r7, #12]
    9748:	681b      	ldr	r3, [r3, #0]
    974a:	f103 0328 	add.w	r3, r3, #40	; 0x28
    974e:	4618      	mov	r0, r3
    9750:	f04f 0100 	mov.w	r1, #0
    9754:	f7fc faea 	bl	5d2c <HW_set_32bit_reg>
                }

                ++transit;
    9758:	8bfb      	ldrh	r3, [r7, #30]
    975a:	f103 0301 	add.w	r3, r3, #1
    975e:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    9760:	8b7b      	ldrh	r3, [r7, #26]
    9762:	f103 0301 	add.w	r3, r3, #1
    9766:	837b      	strh	r3, [r7, #26]
            }

            /* FIFO is all loaded up so enable Core SPI to start transfer */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    9768:	68fb      	ldr	r3, [r7, #12]
    976a:	681b      	ldr	r3, [r3, #0]
    976c:	4618      	mov	r0, r3
    976e:	f04f 0100 	mov.w	r1, #0
    9772:	f04f 0201 	mov.w	r2, #1
    9776:	f04f 0301 	mov.w	r3, #1
    977a:	f7fc fb0b 	bl	5d94 <HW_set_8bit_reg_field>
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    977e:	e047      	b.n	9810 <SPI_transfer_block+0x214>
            {
                if( transit < this_spi->fifo_depth )
    9780:	68fb      	ldr	r3, [r7, #12]
    9782:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    9786:	8bfa      	ldrh	r2, [r7, #30]
    9788:	429a      	cmp	r2, r3
    978a:	d224      	bcs.n	97d6 <SPI_transfer_block+0x1da>
                {
                    /* Send another byte. */
                    if( tx_idx == transfer_size ) /* Last frame is special... */
    978c:	8b7a      	ldrh	r2, [r7, #26]
    978e:	697b      	ldr	r3, [r7, #20]
    9790:	429a      	cmp	r2, r3
    9792:	d10c      	bne.n	97ae <SPI_transfer_block+0x1b2>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    9794:	68fb      	ldr	r3, [r7, #12]
    9796:	681b      	ldr	r3, [r3, #0]
    9798:	f103 0228 	add.w	r2, r3, #40	; 0x28
    979c:	8b79      	ldrh	r1, [r7, #26]
    979e:	68bb      	ldr	r3, [r7, #8]
    97a0:	440b      	add	r3, r1
    97a2:	781b      	ldrb	r3, [r3, #0]
    97a4:	4610      	mov	r0, r2
    97a6:	4619      	mov	r1, r3
    97a8:	f7fc fac0 	bl	5d2c <HW_set_32bit_reg>
    97ac:	e00b      	b.n	97c6 <SPI_transfer_block+0x1ca>
                    }
                    else
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    97ae:	68fb      	ldr	r3, [r7, #12]
    97b0:	681b      	ldr	r3, [r3, #0]
    97b2:	f103 020c 	add.w	r2, r3, #12
    97b6:	8b79      	ldrh	r1, [r7, #26]
    97b8:	68bb      	ldr	r3, [r7, #8]
    97ba:	440b      	add	r3, r1
    97bc:	781b      	ldrb	r3, [r3, #0]
    97be:	4610      	mov	r0, r2
    97c0:	4619      	mov	r1, r3
    97c2:	f7fc fab3 	bl	5d2c <HW_set_32bit_reg>
                    }
                    ++tx_idx;
    97c6:	8b7b      	ldrh	r3, [r7, #26]
    97c8:	f103 0301 	add.w	r3, r3, #1
    97cc:	837b      	strh	r3, [r7, #26]
                    ++transit;
    97ce:	8bfb      	ldrh	r3, [r7, #30]
    97d0:	f103 0301 	add.w	r3, r3, #1
    97d4:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    97d6:	68fb      	ldr	r3, [r7, #12]
    97d8:	681b      	ldr	r3, [r3, #0]
    97da:	f103 0320 	add.w	r3, r3, #32
    97de:	4618      	mov	r0, r3
    97e0:	f04f 0102 	mov.w	r1, #2
    97e4:	f04f 0204 	mov.w	r2, #4
    97e8:	f7fc fae2 	bl	5db0 <HW_get_8bit_reg_field>
    97ec:	4603      	mov	r3, r0
    97ee:	2b00      	cmp	r3, #0
    97f0:	d10e      	bne.n	9810 <SPI_transfer_block+0x214>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    97f2:	68fb      	ldr	r3, [r7, #12]
    97f4:	681b      	ldr	r3, [r3, #0]
    97f6:	f103 0308 	add.w	r3, r3, #8
    97fa:	4618      	mov	r0, r3
    97fc:	f7fc fa98 	bl	5d30 <HW_get_32bit_reg>
                    ++transfer_idx;
    9800:	8b3b      	ldrh	r3, [r7, #24]
    9802:	f103 0301 	add.w	r3, r3, #1
    9806:	833b      	strh	r3, [r7, #24]
                    --transit;
    9808:	8bfb      	ldrh	r3, [r7, #30]
    980a:	f103 33ff 	add.w	r3, r3, #4294967295
    980e:	83fb      	strh	r3, [r7, #30]
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    9810:	8b7a      	ldrh	r2, [r7, #26]
    9812:	88fb      	ldrh	r3, [r7, #6]
    9814:	429a      	cmp	r2, r3
    9816:	d3b3      	bcc.n	9780 <SPI_transfer_block+0x184>
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    9818:	e037      	b.n	988a <SPI_transfer_block+0x28e>
            {
                if( transit < this_spi->fifo_depth )
    981a:	68fb      	ldr	r3, [r7, #12]
    981c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    9820:	8bfa      	ldrh	r2, [r7, #30]
    9822:	429a      	cmp	r2, r3
    9824:	d214      	bcs.n	9850 <SPI_transfer_block+0x254>
                {
                    if( tx_idx < transfer_size )
    9826:	8b7a      	ldrh	r2, [r7, #26]
    9828:	697b      	ldr	r3, [r7, #20]
    982a:	429a      	cmp	r2, r3
    982c:	d210      	bcs.n	9850 <SPI_transfer_block+0x254>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    982e:	68fb      	ldr	r3, [r7, #12]
    9830:	681b      	ldr	r3, [r3, #0]
    9832:	f103 030c 	add.w	r3, r3, #12
    9836:	4618      	mov	r0, r3
    9838:	f04f 0100 	mov.w	r1, #0
    983c:	f7fc fa76 	bl	5d2c <HW_set_32bit_reg>
                        ++tx_idx;
    9840:	8b7b      	ldrh	r3, [r7, #26]
    9842:	f103 0301 	add.w	r3, r3, #1
    9846:	837b      	strh	r3, [r7, #26]
                        ++transit;
    9848:	8bfb      	ldrh	r3, [r7, #30]
    984a:	f103 0301 	add.w	r3, r3, #1
    984e:	83fb      	strh	r3, [r7, #30]
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    9850:	68fb      	ldr	r3, [r7, #12]
    9852:	681b      	ldr	r3, [r3, #0]
    9854:	f103 0320 	add.w	r3, r3, #32
    9858:	4618      	mov	r0, r3
    985a:	f04f 0102 	mov.w	r1, #2
    985e:	f04f 0204 	mov.w	r2, #4
    9862:	f7fc faa5 	bl	5db0 <HW_get_8bit_reg_field>
    9866:	4603      	mov	r3, r0
    9868:	2b00      	cmp	r3, #0
    986a:	d10e      	bne.n	988a <SPI_transfer_block+0x28e>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    986c:	68fb      	ldr	r3, [r7, #12]
    986e:	681b      	ldr	r3, [r3, #0]
    9870:	f103 0308 	add.w	r3, r3, #8
    9874:	4618      	mov	r0, r3
    9876:	f7fc fa5b 	bl	5d30 <HW_get_32bit_reg>
                    ++transfer_idx;
    987a:	8b3b      	ldrh	r3, [r7, #24]
    987c:	f103 0301 	add.w	r3, r3, #1
    9880:	833b      	strh	r3, [r7, #24]
                    --transit;
    9882:	8bfb      	ldrh	r3, [r7, #30]
    9884:	f103 33ff 	add.w	r3, r3, #4294967295
    9888:	83fb      	strh	r3, [r7, #30]
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    988a:	8b3a      	ldrh	r2, [r7, #24]
    988c:	88fb      	ldrh	r3, [r7, #6]
    988e:	429a      	cmp	r2, r3
    9890:	d3c3      	bcc.n	981a <SPI_transfer_block+0x21e>
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    9892:	e03e      	b.n	9912 <SPI_transfer_block+0x316>
            {
                if( transit < this_spi->fifo_depth )
    9894:	68fb      	ldr	r3, [r7, #12]
    9896:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    989a:	8bfa      	ldrh	r2, [r7, #30]
    989c:	429a      	cmp	r2, r3
    989e:	d210      	bcs.n	98c2 <SPI_transfer_block+0x2c6>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    98a0:	68fb      	ldr	r3, [r7, #12]
    98a2:	681b      	ldr	r3, [r3, #0]
    98a4:	f103 030c 	add.w	r3, r3, #12
    98a8:	4618      	mov	r0, r3
    98aa:	f04f 0100 	mov.w	r1, #0
    98ae:	f7fc fa3d 	bl	5d2c <HW_set_32bit_reg>
                    ++tx_idx;
    98b2:	8b7b      	ldrh	r3, [r7, #26]
    98b4:	f103 0301 	add.w	r3, r3, #1
    98b8:	837b      	strh	r3, [r7, #26]
                    ++transit;
    98ba:	8bfb      	ldrh	r3, [r7, #30]
    98bc:	f103 0301 	add.w	r3, r3, #1
    98c0:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    98c2:	68fb      	ldr	r3, [r7, #12]
    98c4:	681b      	ldr	r3, [r3, #0]
    98c6:	f103 0320 	add.w	r3, r3, #32
    98ca:	4618      	mov	r0, r3
    98cc:	f04f 0102 	mov.w	r1, #2
    98d0:	f04f 0204 	mov.w	r2, #4
    98d4:	f7fc fa6c 	bl	5db0 <HW_get_8bit_reg_field>
    98d8:	4603      	mov	r3, r0
    98da:	2b00      	cmp	r3, #0
    98dc:	d119      	bne.n	9912 <SPI_transfer_block+0x316>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    98de:	8bba      	ldrh	r2, [r7, #28]
    98e0:	683b      	ldr	r3, [r7, #0]
    98e2:	eb02 0403 	add.w	r4, r2, r3
    98e6:	68fb      	ldr	r3, [r7, #12]
    98e8:	681b      	ldr	r3, [r3, #0]
    98ea:	f103 0308 	add.w	r3, r3, #8
    98ee:	4618      	mov	r0, r3
    98f0:	f7fc fa1e 	bl	5d30 <HW_get_32bit_reg>
    98f4:	4603      	mov	r3, r0
    98f6:	b2db      	uxtb	r3, r3
    98f8:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    98fa:	8bbb      	ldrh	r3, [r7, #28]
    98fc:	f103 0301 	add.w	r3, r3, #1
    9900:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    9902:	8b3b      	ldrh	r3, [r7, #24]
    9904:	f103 0301 	add.w	r3, r3, #1
    9908:	833b      	strh	r3, [r7, #24]
                    --transit;
    990a:	8bfb      	ldrh	r3, [r7, #30]
    990c:	f103 33ff 	add.w	r3, r3, #4294967295
    9910:	83fb      	strh	r3, [r7, #30]
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    9912:	8b7a      	ldrh	r2, [r7, #26]
    9914:	697b      	ldr	r3, [r7, #20]
    9916:	429a      	cmp	r2, r3
    9918:	d3bc      	bcc.n	9894 <SPI_transfer_block+0x298>
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    991a:	e03e      	b.n	999a <SPI_transfer_block+0x39e>
            {
                if( transit < this_spi->fifo_depth )
    991c:	68fb      	ldr	r3, [r7, #12]
    991e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    9922:	8bfa      	ldrh	r2, [r7, #30]
    9924:	429a      	cmp	r2, r3
    9926:	d210      	bcs.n	994a <SPI_transfer_block+0x34e>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    9928:	68fb      	ldr	r3, [r7, #12]
    992a:	681b      	ldr	r3, [r3, #0]
    992c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    9930:	4618      	mov	r0, r3
    9932:	f04f 0100 	mov.w	r1, #0
    9936:	f7fc f9f9 	bl	5d2c <HW_set_32bit_reg>
                    ++tx_idx;
    993a:	8b7b      	ldrh	r3, [r7, #26]
    993c:	f103 0301 	add.w	r3, r3, #1
    9940:	837b      	strh	r3, [r7, #26]
                    ++transit;
    9942:	8bfb      	ldrh	r3, [r7, #30]
    9944:	f103 0301 	add.w	r3, r3, #1
    9948:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    994a:	68fb      	ldr	r3, [r7, #12]
    994c:	681b      	ldr	r3, [r3, #0]
    994e:	f103 0320 	add.w	r3, r3, #32
    9952:	4618      	mov	r0, r3
    9954:	f04f 0102 	mov.w	r1, #2
    9958:	f04f 0204 	mov.w	r2, #4
    995c:	f7fc fa28 	bl	5db0 <HW_get_8bit_reg_field>
    9960:	4603      	mov	r3, r0
    9962:	2b00      	cmp	r3, #0
    9964:	d119      	bne.n	999a <SPI_transfer_block+0x39e>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    9966:	8bba      	ldrh	r2, [r7, #28]
    9968:	683b      	ldr	r3, [r7, #0]
    996a:	eb02 0403 	add.w	r4, r2, r3
    996e:	68fb      	ldr	r3, [r7, #12]
    9970:	681b      	ldr	r3, [r3, #0]
    9972:	f103 0308 	add.w	r3, r3, #8
    9976:	4618      	mov	r0, r3
    9978:	f7fc f9da 	bl	5d30 <HW_get_32bit_reg>
    997c:	4603      	mov	r3, r0
    997e:	b2db      	uxtb	r3, r3
    9980:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    9982:	8bbb      	ldrh	r3, [r7, #28]
    9984:	f103 0301 	add.w	r3, r3, #1
    9988:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    998a:	8b3b      	ldrh	r3, [r7, #24]
    998c:	f103 0301 	add.w	r3, r3, #1
    9990:	833b      	strh	r3, [r7, #24]
                    --transit;
    9992:	8bfb      	ldrh	r3, [r7, #30]
    9994:	f103 33ff 	add.w	r3, r3, #4294967295
    9998:	83fb      	strh	r3, [r7, #30]
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    999a:	8b7a      	ldrh	r2, [r7, #26]
    999c:	697b      	ldr	r3, [r7, #20]
    999e:	429a      	cmp	r2, r3
    99a0:	d0bc      	beq.n	991c <SPI_transfer_block+0x320>
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    99a2:	e023      	b.n	99ec <SPI_transfer_block+0x3f0>
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    99a4:	68fb      	ldr	r3, [r7, #12]
    99a6:	681b      	ldr	r3, [r3, #0]
    99a8:	f103 0320 	add.w	r3, r3, #32
    99ac:	4618      	mov	r0, r3
    99ae:	f04f 0102 	mov.w	r1, #2
    99b2:	f04f 0204 	mov.w	r2, #4
    99b6:	f7fc f9fb 	bl	5db0 <HW_get_8bit_reg_field>
    99ba:	4603      	mov	r3, r0
    99bc:	2b00      	cmp	r3, #0
    99be:	d115      	bne.n	99ec <SPI_transfer_block+0x3f0>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    99c0:	8bba      	ldrh	r2, [r7, #28]
    99c2:	683b      	ldr	r3, [r7, #0]
    99c4:	eb02 0403 	add.w	r4, r2, r3
    99c8:	68fb      	ldr	r3, [r7, #12]
    99ca:	681b      	ldr	r3, [r3, #0]
    99cc:	f103 0308 	add.w	r3, r3, #8
    99d0:	4618      	mov	r0, r3
    99d2:	f7fc f9ad 	bl	5d30 <HW_get_32bit_reg>
    99d6:	4603      	mov	r3, r0
    99d8:	b2db      	uxtb	r3, r3
    99da:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    99dc:	8bbb      	ldrh	r3, [r7, #28]
    99de:	f103 0301 	add.w	r3, r3, #1
    99e2:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    99e4:	8b3b      	ldrh	r3, [r7, #24]
    99e6:	f103 0301 	add.w	r3, r3, #1
    99ea:	833b      	strh	r3, [r7, #24]
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    99ec:	8b3a      	ldrh	r2, [r7, #24]
    99ee:	697b      	ldr	r3, [r7, #20]
    99f0:	429a      	cmp	r2, r3
    99f2:	d9d7      	bls.n	99a4 <SPI_transfer_block+0x3a8>
                    ++transfer_idx;
                }
            }
        }
    }
}
    99f4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    99f8:	46bd      	mov	sp, r7
    99fa:	bd90      	pop	{r4, r7, pc}

000099fc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    99fc:	b580      	push	{r7, lr}
    99fe:	b082      	sub	sp, #8
    9a00:	af00      	add	r7, sp, #0
    9a02:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    9a04:	687b      	ldr	r3, [r7, #4]
    9a06:	681b      	ldr	r3, [r3, #0]
    9a08:	4618      	mov	r0, r3
    9a0a:	f04f 0100 	mov.w	r1, #0
    9a0e:	f04f 0201 	mov.w	r2, #1
    9a12:	f04f 0300 	mov.w	r3, #0
    9a16:	f7fc f9bd 	bl	5d94 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    9a1a:	687b      	ldr	r3, [r7, #4]
    9a1c:	681b      	ldr	r3, [r3, #0]
    9a1e:	f103 031c 	add.w	r3, r3, #28
    9a22:	4618      	mov	r0, r3
    9a24:	f04f 0103 	mov.w	r1, #3
    9a28:	f7fc f9b0 	bl	5d8c <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    9a2c:	687b      	ldr	r3, [r7, #4]
    9a2e:	681b      	ldr	r3, [r3, #0]
    9a30:	f103 0304 	add.w	r3, r3, #4
    9a34:	4618      	mov	r0, r3
    9a36:	f04f 01ff 	mov.w	r1, #255	; 0xff
    9a3a:	f7fc f9a7 	bl	5d8c <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    9a3e:	687b      	ldr	r3, [r7, #4]
    9a40:	681b      	ldr	r3, [r3, #0]
    9a42:	4618      	mov	r0, r3
    9a44:	f04f 0100 	mov.w	r1, #0
    9a48:	f04f 0201 	mov.w	r2, #1
    9a4c:	f04f 0301 	mov.w	r3, #1
    9a50:	f7fc f9a0 	bl	5d94 <HW_set_8bit_reg_field>
}
    9a54:	f107 0708 	add.w	r7, r7, #8
    9a58:	46bd      	mov	sp, r7
    9a5a:	bd80      	pop	{r7, pc}

00009a5c <I2C_init>:
    i2c_instance_t * this_i2c,
    addr_t base_address,
    uint8_t ser_address,
    i2c_clock_divider_t ser_clock_speed
)
{
    9a5c:	b580      	push	{r7, lr}
    9a5e:	b086      	sub	sp, #24
    9a60:	af00      	add	r7, sp, #0
    9a62:	60f8      	str	r0, [r7, #12]
    9a64:	60b9      	str	r1, [r7, #8]
    9a66:	71fa      	strb	r2, [r7, #7]
    9a68:	71bb      	strb	r3, [r7, #6]
    psr_t saved_psr;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    9a6a:	79bb      	ldrb	r3, [r7, #6]
    9a6c:	617b      	str	r3, [r7, #20]
    
    /*
     * We need to disable ints while doing this as there is no guarantee we
     * have not been called already and the ISR is active.
     */
    saved_psr = HAL_disable_interrupts();
    9a6e:	f001 f99f 	bl	adb0 <HAL_disable_interrupts>
    9a72:	4603      	mov	r3, r0
    9a74:	613b      	str	r3, [r7, #16]
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    memset(this_i2c, 0, sizeof(i2c_instance_t));
    9a76:	68f8      	ldr	r0, [r7, #12]
    9a78:	f04f 0100 	mov.w	r1, #0
    9a7c:	f04f 026c 	mov.w	r2, #108	; 0x6c
    9a80:	f001 ff76 	bl	b970 <memset>
    
    /*
     * Set base address of I2C hardware used by this instance.
     */
    this_i2c->base_address = base_address;
    9a84:	68fb      	ldr	r3, [r7, #12]
    9a86:	68ba      	ldr	r2, [r7, #8]
    9a88:	601a      	str	r2, [r3, #0]

    /*
     * Update Serial address of the device
     */
    this_i2c->ser_address = ((uint_fast8_t)ser_address << 1u);
    9a8a:	79fb      	ldrb	r3, [r7, #7]
    9a8c:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9a90:	68fb      	ldr	r3, [r7, #12]
    9a92:	605a      	str	r2, [r3, #4]
    
    /*
     * Configure hardware.
     */
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x00); /* Reset I2C hardware. */
    9a94:	68fb      	ldr	r3, [r7, #12]
    9a96:	681b      	ldr	r3, [r3, #0]
    9a98:	4618      	mov	r0, r3
    9a9a:	f04f 0106 	mov.w	r1, #6
    9a9e:	f04f 0240 	mov.w	r2, #64	; 0x40
    9aa2:	f04f 0300 	mov.w	r3, #0
    9aa6:	f7fc f975 	bl	5d94 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x01); /* set enable bit */
    9aaa:	68fb      	ldr	r3, [r7, #12]
    9aac:	681b      	ldr	r3, [r3, #0]
    9aae:	4618      	mov	r0, r3
    9ab0:	f04f 0106 	mov.w	r1, #6
    9ab4:	f04f 0240 	mov.w	r2, #64	; 0x40
    9ab8:	f04f 0301 	mov.w	r3, #1
    9abc:	f7fc f96a 	bl	5d94 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR2, ( (clock_speed >> 2) & 0x01) );
    9ac0:	68fb      	ldr	r3, [r7, #12]
    9ac2:	681a      	ldr	r2, [r3, #0]
    9ac4:	697b      	ldr	r3, [r7, #20]
    9ac6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    9aca:	f003 0301 	and.w	r3, r3, #1
    9ace:	4610      	mov	r0, r2
    9ad0:	f04f 0107 	mov.w	r1, #7
    9ad4:	f04f 0280 	mov.w	r2, #128	; 0x80
    9ad8:	f7fc f95c 	bl	5d94 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR1, ( (clock_speed >> 1) & 0x01) );
    9adc:	68fb      	ldr	r3, [r7, #12]
    9ade:	681a      	ldr	r2, [r3, #0]
    9ae0:	697b      	ldr	r3, [r7, #20]
    9ae2:	ea4f 0353 	mov.w	r3, r3, lsr #1
    9ae6:	f003 0301 	and.w	r3, r3, #1
    9aea:	4610      	mov	r0, r2
    9aec:	f04f 0101 	mov.w	r1, #1
    9af0:	f04f 0202 	mov.w	r2, #2
    9af4:	f7fc f94e 	bl	5d94 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR0, ( clock_speed & 0x01) );
    9af8:	68fb      	ldr	r3, [r7, #12]
    9afa:	681a      	ldr	r2, [r3, #0]
    9afc:	697b      	ldr	r3, [r7, #20]
    9afe:	f003 0301 	and.w	r3, r3, #1
    9b02:	4610      	mov	r0, r2
    9b04:	f04f 0100 	mov.w	r1, #0
    9b08:	f04f 0201 	mov.w	r2, #1
    9b0c:	f7fc f942 	bl	5d94 <HW_set_8bit_reg_field>

    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS, this_i2c->ser_address);
    9b10:	68fb      	ldr	r3, [r7, #12]
    9b12:	681b      	ldr	r3, [r3, #0]
    9b14:	f103 020c 	add.w	r2, r3, #12
    9b18:	68fb      	ldr	r3, [r7, #12]
    9b1a:	685b      	ldr	r3, [r3, #4]
    9b1c:	4610      	mov	r0, r2
    9b1e:	4619      	mov	r1, r3
    9b20:	f7fc f934 	bl	5d8c <HW_set_8bit_reg>
    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS1, this_i2c->ser_address);
    9b24:	68fb      	ldr	r3, [r7, #12]
    9b26:	681b      	ldr	r3, [r3, #0]
    9b28:	f103 021c 	add.w	r2, r3, #28
    9b2c:	68fb      	ldr	r3, [r7, #12]
    9b2e:	685b      	ldr	r3, [r3, #4]
    9b30:	4610      	mov	r0, r2
    9b32:	4619      	mov	r1, r3
    9b34:	f7fc f92a 	bl	5d8c <HW_set_8bit_reg>
    
    /*
     * Finally safe to enable interrupts.
     */
    HAL_restore_interrupts( saved_psr );
    9b38:	6938      	ldr	r0, [r7, #16]
    9b3a:	f001 f93d 	bl	adb8 <HAL_restore_interrupts>
}
    9b3e:	f107 0718 	add.w	r7, r7, #24
    9b42:	46bd      	mov	sp, r7
    9b44:	bd80      	pop	{r7, pc}
    9b46:	bf00      	nop

00009b48 <I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    9b48:	b580      	push	{r7, lr}
    9b4a:	b086      	sub	sp, #24
    9b4c:	af00      	add	r7, sp, #0
    9b4e:	60f8      	str	r0, [r7, #12]
    9b50:	607a      	str	r2, [r7, #4]
    9b52:	460a      	mov	r2, r1
    9b54:	72fa      	strb	r2, [r7, #11]
    9b56:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    9b58:	f001 f92a 	bl	adb0 <HAL_disable_interrupts>
    9b5c:	4603      	mov	r3, r0
    9b5e:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    9b60:	68fb      	ldr	r3, [r7, #12]
    9b62:	7b1b      	ldrb	r3, [r3, #12]
    9b64:	2b00      	cmp	r3, #0
    9b66:	d103      	bne.n	9b70 <I2C_write+0x28>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    9b68:	68fb      	ldr	r3, [r7, #12]
    9b6a:	f04f 0201 	mov.w	r2, #1
    9b6e:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    9b70:	68fb      	ldr	r3, [r7, #12]
    9b72:	f04f 0201 	mov.w	r2, #1
    9b76:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9b7a:	7afb      	ldrb	r3, [r7, #11]
    9b7c:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9b80:	68fb      	ldr	r3, [r7, #12]
    9b82:	609a      	str	r2, [r3, #8]
    this_i2c->dir = WRITE_DIR;
    9b84:	68fb      	ldr	r3, [r7, #12]
    9b86:	f04f 0200 	mov.w	r2, #0
    9b8a:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_buffer = write_buffer;
    9b8c:	68fb      	ldr	r3, [r7, #12]
    9b8e:	687a      	ldr	r2, [r7, #4]
    9b90:	619a      	str	r2, [r3, #24]
    this_i2c->master_tx_size = write_size;
    9b92:	887a      	ldrh	r2, [r7, #2]
    9b94:	68fb      	ldr	r3, [r7, #12]
    9b96:	61da      	str	r2, [r3, #28]
    this_i2c->master_tx_idx = 0u;
    9b98:	68fb      	ldr	r3, [r7, #12]
    9b9a:	f04f 0200 	mov.w	r2, #0
    9b9e:	621a      	str	r2, [r3, #32]

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    9ba0:	68fb      	ldr	r3, [r7, #12]
    9ba2:	f04f 0201 	mov.w	r2, #1
    9ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    this_i2c->options = options;
    9baa:	68fb      	ldr	r3, [r7, #12]
    9bac:	f897 2020 	ldrb.w	r2, [r7, #32]
    9bb0:	751a      	strb	r2, [r3, #20]

    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    9bb2:	68fb      	ldr	r3, [r7, #12]
    9bb4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    9bb8:	b2db      	uxtb	r3, r3
    9bba:	2b01      	cmp	r3, #1
    9bbc:	d105      	bne.n	9bca <I2C_write+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    9bbe:	68fb      	ldr	r3, [r7, #12]
    9bc0:	f04f 0201 	mov.w	r2, #1
    9bc4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    9bc8:	e00a      	b.n	9be0 <I2C_write+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9bca:	68fb      	ldr	r3, [r7, #12]
    9bcc:	681b      	ldr	r3, [r3, #0]
    9bce:	4618      	mov	r0, r3
    9bd0:	f04f 0105 	mov.w	r1, #5
    9bd4:	f04f 0220 	mov.w	r2, #32
    9bd8:	f04f 0301 	mov.w	r3, #1
    9bdc:	f7fc f8da 	bl	5d94 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    9be0:	68fb      	ldr	r3, [r7, #12]
    9be2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    9be6:	2b01      	cmp	r3, #1
    9be8:	d10a      	bne.n	9c00 <I2C_write+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    9bea:	68fb      	ldr	r3, [r7, #12]
    9bec:	681b      	ldr	r3, [r3, #0]
    9bee:	4618      	mov	r0, r3
    9bf0:	f04f 0103 	mov.w	r1, #3
    9bf4:	f04f 0208 	mov.w	r2, #8
    9bf8:	f04f 0300 	mov.w	r3, #0
    9bfc:	f7fc f8ca 	bl	5d94 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    9c00:	68fb      	ldr	r3, [r7, #12]
    9c02:	681b      	ldr	r3, [r3, #0]
    9c04:	f103 0304 	add.w	r3, r3, #4
    9c08:	4618      	mov	r0, r3
    9c0a:	f7fc f8c1 	bl	5d90 <HW_get_8bit_reg>
    9c0e:	4603      	mov	r3, r0
    9c10:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    9c12:	7cfb      	ldrb	r3, [r7, #19]
    9c14:	b2db      	uxtb	r3, r3
    9c16:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    9c18:	68f8      	ldr	r0, [r7, #12]
    9c1a:	f000 fec9 	bl	a9b0 <I2C_enable_irq>

    HAL_restore_interrupts( saved_psr );
    9c1e:	6978      	ldr	r0, [r7, #20]
    9c20:	f001 f8ca 	bl	adb8 <HAL_restore_interrupts>
}
    9c24:	f107 0718 	add.w	r7, r7, #24
    9c28:	46bd      	mov	sp, r7
    9c2a:	bd80      	pop	{r7, pc}

00009c2c <I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    9c2c:	b580      	push	{r7, lr}
    9c2e:	b086      	sub	sp, #24
    9c30:	af00      	add	r7, sp, #0
    9c32:	60f8      	str	r0, [r7, #12]
    9c34:	607a      	str	r2, [r7, #4]
    9c36:	460a      	mov	r2, r1
    9c38:	72fa      	strb	r2, [r7, #11]
    9c3a:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    9c3c:	f001 f8b8 	bl	adb0 <HAL_disable_interrupts>
    9c40:	4603      	mov	r3, r0
    9c42:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    9c44:	68fb      	ldr	r3, [r7, #12]
    9c46:	7b1b      	ldrb	r3, [r3, #12]
    9c48:	2b00      	cmp	r3, #0
    9c4a:	d103      	bne.n	9c54 <I2C_read+0x28>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    9c4c:	68fb      	ldr	r3, [r7, #12]
    9c4e:	f04f 0202 	mov.w	r2, #2
    9c52:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    9c54:	68fb      	ldr	r3, [r7, #12]
    9c56:	f04f 0202 	mov.w	r2, #2
    9c5a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9c5e:	7afb      	ldrb	r3, [r7, #11]
    9c60:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9c64:	68fb      	ldr	r3, [r7, #12]
    9c66:	609a      	str	r2, [r3, #8]

    this_i2c->dir = READ_DIR;
    9c68:	68fb      	ldr	r3, [r7, #12]
    9c6a:	f04f 0201 	mov.w	r2, #1
    9c6e:	625a      	str	r2, [r3, #36]	; 0x24

    this_i2c->master_rx_buffer = read_buffer;
    9c70:	68fb      	ldr	r3, [r7, #12]
    9c72:	687a      	ldr	r2, [r7, #4]
    9c74:	629a      	str	r2, [r3, #40]	; 0x28
    this_i2c->master_rx_size = read_size;
    9c76:	887a      	ldrh	r2, [r7, #2]
    9c78:	68fb      	ldr	r3, [r7, #12]
    9c7a:	62da      	str	r2, [r3, #44]	; 0x2c
    this_i2c->master_rx_idx = 0u;
    9c7c:	68fb      	ldr	r3, [r7, #12]
    9c7e:	f04f 0200 	mov.w	r2, #0
    9c82:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    9c84:	68fb      	ldr	r3, [r7, #12]
    9c86:	f04f 0201 	mov.w	r2, #1
    9c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    this_i2c->options = options;
    9c8e:	68fb      	ldr	r3, [r7, #12]
    9c90:	f897 2020 	ldrb.w	r2, [r7, #32]
    9c94:	751a      	strb	r2, [r3, #20]
    
    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    9c96:	68fb      	ldr	r3, [r7, #12]
    9c98:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    9c9c:	b2db      	uxtb	r3, r3
    9c9e:	2b01      	cmp	r3, #1
    9ca0:	d105      	bne.n	9cae <I2C_read+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    9ca2:	68fb      	ldr	r3, [r7, #12]
    9ca4:	f04f 0201 	mov.w	r2, #1
    9ca8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    9cac:	e00a      	b.n	9cc4 <I2C_read+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9cae:	68fb      	ldr	r3, [r7, #12]
    9cb0:	681b      	ldr	r3, [r3, #0]
    9cb2:	4618      	mov	r0, r3
    9cb4:	f04f 0105 	mov.w	r1, #5
    9cb8:	f04f 0220 	mov.w	r2, #32
    9cbc:	f04f 0301 	mov.w	r3, #1
    9cc0:	f7fc f868 	bl	5d94 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    9cc4:	68fb      	ldr	r3, [r7, #12]
    9cc6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    9cca:	2b01      	cmp	r3, #1
    9ccc:	d10a      	bne.n	9ce4 <I2C_read+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    9cce:	68fb      	ldr	r3, [r7, #12]
    9cd0:	681b      	ldr	r3, [r3, #0]
    9cd2:	4618      	mov	r0, r3
    9cd4:	f04f 0103 	mov.w	r1, #3
    9cd8:	f04f 0208 	mov.w	r2, #8
    9cdc:	f04f 0300 	mov.w	r3, #0
    9ce0:	f7fc f858 	bl	5d94 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    9ce4:	68fb      	ldr	r3, [r7, #12]
    9ce6:	681b      	ldr	r3, [r3, #0]
    9ce8:	f103 0304 	add.w	r3, r3, #4
    9cec:	4618      	mov	r0, r3
    9cee:	f7fc f84f 	bl	5d90 <HW_get_8bit_reg>
    9cf2:	4603      	mov	r3, r0
    9cf4:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    9cf6:	7cfb      	ldrb	r3, [r7, #19]
    9cf8:	b2db      	uxtb	r3, r3
    9cfa:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    9cfc:	68f8      	ldr	r0, [r7, #12]
    9cfe:	f000 fe57 	bl	a9b0 <I2C_enable_irq>
    HAL_restore_interrupts( saved_psr );
    9d02:	6978      	ldr	r0, [r7, #20]
    9d04:	f001 f858 	bl	adb8 <HAL_restore_interrupts>
}
    9d08:	f107 0718 	add.w	r7, r7, #24
    9d0c:	46bd      	mov	sp, r7
    9d0e:	bd80      	pop	{r7, pc}

00009d10 <I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    9d10:	b580      	push	{r7, lr}
    9d12:	b086      	sub	sp, #24
    9d14:	af00      	add	r7, sp, #0
    9d16:	60f8      	str	r0, [r7, #12]
    9d18:	607a      	str	r2, [r7, #4]
    9d1a:	460a      	mov	r2, r1
    9d1c:	72fa      	strb	r2, [r7, #11]
    9d1e:	807b      	strh	r3, [r7, #2]
    HAL_ASSERT(offset_size > 0u);
    9d20:	887b      	ldrh	r3, [r7, #2]
    9d22:	2b00      	cmp	r3, #0
    9d24:	d100      	bne.n	9d28 <I2C_write_read+0x18>
    9d26:	be00      	bkpt	0x0000
    HAL_ASSERT(addr_offset != (uint8_t *)0);
    9d28:	687b      	ldr	r3, [r7, #4]
    9d2a:	2b00      	cmp	r3, #0
    9d2c:	d100      	bne.n	9d30 <I2C_write_read+0x20>
    9d2e:	be00      	bkpt	0x0000
    HAL_ASSERT(read_size > 0u);
    9d30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    9d32:	2b00      	cmp	r3, #0
    9d34:	d100      	bne.n	9d38 <I2C_write_read+0x28>
    9d36:	be00      	bkpt	0x0000
    HAL_ASSERT(read_buffer != (uint8_t *)0);
    9d38:	6a3b      	ldr	r3, [r7, #32]
    9d3a:	2b00      	cmp	r3, #0
    9d3c:	d100      	bne.n	9d40 <I2C_write_read+0x30>
    9d3e:	be00      	bkpt	0x0000
    
    this_i2c->master_status = I2C_FAILED;
    9d40:	68fb      	ldr	r3, [r7, #12]
    9d42:	f04f 0202 	mov.w	r2, #2
    9d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if((read_size > 0u) && (offset_size > 0u))
    9d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    9d4c:	2b00      	cmp	r3, #0
    9d4e:	d072      	beq.n	9e36 <I2C_write_read+0x126>
    9d50:	887b      	ldrh	r3, [r7, #2]
    9d52:	2b00      	cmp	r3, #0
    9d54:	d06f      	beq.n	9e36 <I2C_write_read+0x126>
    {
        psr_t saved_psr;
        volatile uint8_t stat_ctrl;

        saved_psr = HAL_disable_interrupts();
    9d56:	f001 f82b 	bl	adb0 <HAL_disable_interrupts>
    9d5a:	4603      	mov	r3, r0
    9d5c:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    9d5e:	68fb      	ldr	r3, [r7, #12]
    9d60:	7b1b      	ldrb	r3, [r3, #12]
    9d62:	2b00      	cmp	r3, #0
    9d64:	d103      	bne.n	9d6e <I2C_write_read+0x5e>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    9d66:	68fb      	ldr	r3, [r7, #12]
    9d68:	f04f 0203 	mov.w	r2, #3
    9d6c:	731a      	strb	r2, [r3, #12]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    9d6e:	68fb      	ldr	r3, [r7, #12]
    9d70:	f04f 0203 	mov.w	r2, #3
    9d74:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9d78:	7afb      	ldrb	r3, [r7, #11]
    9d7a:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9d7e:	68fb      	ldr	r3, [r7, #12]
    9d80:	609a      	str	r2, [r3, #8]

        this_i2c->dir = WRITE_DIR;
    9d82:	68fb      	ldr	r3, [r7, #12]
    9d84:	f04f 0200 	mov.w	r2, #0
    9d88:	625a      	str	r2, [r3, #36]	; 0x24

        this_i2c->master_tx_buffer = addr_offset;
    9d8a:	68fb      	ldr	r3, [r7, #12]
    9d8c:	687a      	ldr	r2, [r7, #4]
    9d8e:	619a      	str	r2, [r3, #24]
        this_i2c->master_tx_size = offset_size;
    9d90:	887a      	ldrh	r2, [r7, #2]
    9d92:	68fb      	ldr	r3, [r7, #12]
    9d94:	61da      	str	r2, [r3, #28]
        this_i2c->master_tx_idx = 0u;
    9d96:	68fb      	ldr	r3, [r7, #12]
    9d98:	f04f 0200 	mov.w	r2, #0
    9d9c:	621a      	str	r2, [r3, #32]

        this_i2c->master_rx_buffer = read_buffer;
    9d9e:	68fb      	ldr	r3, [r7, #12]
    9da0:	6a3a      	ldr	r2, [r7, #32]
    9da2:	629a      	str	r2, [r3, #40]	; 0x28
        this_i2c->master_rx_size = read_size;
    9da4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    9da6:	68fb      	ldr	r3, [r7, #12]
    9da8:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_rx_idx = 0u;
    9daa:	68fb      	ldr	r3, [r7, #12]
    9dac:	f04f 0200 	mov.w	r2, #0
    9db0:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Set I2C status in progress */
        this_i2c->master_status = I2C_IN_PROGRESS;
    9db2:	68fb      	ldr	r3, [r7, #12]
    9db4:	f04f 0201 	mov.w	r2, #1
    9db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        this_i2c->options = options;
    9dbc:	68fb      	ldr	r3, [r7, #12]
    9dbe:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    9dc2:	751a      	strb	r2, [r3, #20]
        
        if(I2C_IN_PROGRESS == this_i2c->slave_status)
    9dc4:	68fb      	ldr	r3, [r7, #12]
    9dc6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    9dca:	b2db      	uxtb	r3, r3
    9dcc:	2b01      	cmp	r3, #1
    9dce:	d105      	bne.n	9ddc <I2C_write_read+0xcc>
        {
            this_i2c->is_transaction_pending = 1u;
    9dd0:	68fb      	ldr	r3, [r7, #12]
    9dd2:	f04f 0201 	mov.w	r2, #1
    9dd6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    9dda:	e00a      	b.n	9df2 <I2C_write_read+0xe2>
        }
        else
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9ddc:	68fb      	ldr	r3, [r7, #12]
    9dde:	681b      	ldr	r3, [r3, #0]
    9de0:	4618      	mov	r0, r3
    9de2:	f04f 0105 	mov.w	r1, #5
    9de6:	f04f 0220 	mov.w	r2, #32
    9dea:	f04f 0301 	mov.w	r3, #1
    9dee:	f7fb ffd1 	bl	5d94 <HW_set_8bit_reg_field>
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( I2C_HOLD_BUS == this_i2c->bus_status )
    9df2:	68fb      	ldr	r3, [r7, #12]
    9df4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    9df8:	2b01      	cmp	r3, #1
    9dfa:	d10a      	bne.n	9e12 <I2C_write_read+0x102>
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    9dfc:	68fb      	ldr	r3, [r7, #12]
    9dfe:	681b      	ldr	r3, [r3, #0]
    9e00:	4618      	mov	r0, r3
    9e02:	f04f 0103 	mov.w	r1, #3
    9e06:	f04f 0208 	mov.w	r2, #8
    9e0a:	f04f 0300 	mov.w	r3, #0
    9e0e:	f7fb ffc1 	bl	5d94 <HW_set_8bit_reg_field>
        }

        stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    9e12:	68fb      	ldr	r3, [r7, #12]
    9e14:	681b      	ldr	r3, [r3, #0]
    9e16:	f103 0304 	add.w	r3, r3, #4
    9e1a:	4618      	mov	r0, r3
    9e1c:	f7fb ffb8 	bl	5d90 <HW_get_8bit_reg>
    9e20:	4603      	mov	r3, r0
    9e22:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    9e24:	7cfb      	ldrb	r3, [r7, #19]
    9e26:	b2db      	uxtb	r3, r3
    9e28:	74fb      	strb	r3, [r7, #19]
            
        /* Enable the interrupt. ( Re-enable) */
        I2C_enable_irq( this_i2c );
    9e2a:	68f8      	ldr	r0, [r7, #12]
    9e2c:	f000 fdc0 	bl	a9b0 <I2C_enable_irq>

        HAL_restore_interrupts( saved_psr );
    9e30:	6978      	ldr	r0, [r7, #20]
    9e32:	f000 ffc1 	bl	adb8 <HAL_restore_interrupts>
    }
}
    9e36:	f107 0718 	add.w	r7, r7, #24
    9e3a:	46bd      	mov	sp, r7
    9e3c:	bd80      	pop	{r7, pc}
    9e3e:	bf00      	nop

00009e40 <I2C_wait_complete>:
i2c_status_t I2C_wait_complete
(
    i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    9e40:	b580      	push	{r7, lr}
    9e42:	b084      	sub	sp, #16
    9e44:	af00      	add	r7, sp, #0
    9e46:	6078      	str	r0, [r7, #4]
    9e48:	6039      	str	r1, [r7, #0]
     * Because we have no idea of what CPU we are supposed to be running on
     * we need to guard this write to the timeout value to avoid ISR/user code
     * interaction issues. Checking the status below should be fine as only a
     * single byte should change in that.
     */
    saved_psr = HAL_disable_interrupts();
    9e4a:	f000 ffb1 	bl	adb0 <HAL_disable_interrupts>
    9e4e:	4603      	mov	r3, r0
    9e50:	60fb      	str	r3, [r7, #12]
    this_i2c->master_timeout_ms = timeout_ms;
    9e52:	687b      	ldr	r3, [r7, #4]
    9e54:	683a      	ldr	r2, [r7, #0]
    9e56:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_restore_interrupts( saved_psr );
    9e58:	68f8      	ldr	r0, [r7, #12]
    9e5a:	f000 ffad 	bl	adb8 <HAL_restore_interrupts>

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    9e5e:	687b      	ldr	r3, [r7, #4]
    9e60:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    9e64:	72fb      	strb	r3, [r7, #11]
    } while(I2C_IN_PROGRESS == i2c_status);
    9e66:	7afb      	ldrb	r3, [r7, #11]
    9e68:	2b01      	cmp	r3, #1
    9e6a:	d0f8      	beq.n	9e5e <I2C_wait_complete+0x1e>
    return i2c_status;
    9e6c:	7afb      	ldrb	r3, [r7, #11]
}
    9e6e:	4618      	mov	r0, r3
    9e70:	f107 0710 	add.w	r7, r7, #16
    9e74:	46bd      	mov	sp, r7
    9e76:	bd80      	pop	{r7, pc}

00009e78 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    i2c_instance_t * this_i2c
)
{
    9e78:	b580      	push	{r7, lr}
    9e7a:	b082      	sub	sp, #8
    9e7c:	af00      	add	r7, sp, #0
    9e7e:	6078      	str	r0, [r7, #4]
    /*
     * This function is only called from within the ISR and so does not need
     * guarding on the register access.
     */
    if( 0 != this_i2c->is_slave_enabled )
    9e80:	687b      	ldr	r3, [r7, #4]
    9e82:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    9e86:	2b00      	cmp	r3, #0
    9e88:	d00a      	beq.n	9ea0 <enable_slave_if_required+0x28>
    {
        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    9e8a:	687b      	ldr	r3, [r7, #4]
    9e8c:	681b      	ldr	r3, [r3, #0]
    9e8e:	4618      	mov	r0, r3
    9e90:	f04f 0102 	mov.w	r1, #2
    9e94:	f04f 0204 	mov.w	r2, #4
    9e98:	f04f 0301 	mov.w	r3, #1
    9e9c:	f7fb ff7a 	bl	5d94 <HW_set_8bit_reg_field>
    }
}
    9ea0:	f107 0708 	add.w	r7, r7, #8
    9ea4:	46bd      	mov	sp, r7
    9ea6:	bd80      	pop	{r7, pc}

00009ea8 <I2C_isr>:
 */
void I2C_isr
(
    i2c_instance_t * this_i2c
)
{
    9ea8:	b5b0      	push	{r4, r5, r7, lr}
    9eaa:	b084      	sub	sp, #16
    9eac:	af00      	add	r7, sp, #0
    9eae:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    9eb0:	f04f 0301 	mov.w	r3, #1
    9eb4:	73bb      	strb	r3, [r7, #14]

    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    9eb6:	687b      	ldr	r3, [r7, #4]
    9eb8:	681b      	ldr	r3, [r3, #0]
    9eba:	f103 0304 	add.w	r3, r3, #4
    9ebe:	4618      	mov	r0, r3
    9ec0:	f7fb ff66 	bl	5d90 <HW_get_8bit_reg>
    9ec4:	4603      	mov	r3, r0
    9ec6:	72fb      	strb	r3, [r7, #11]
    
    switch( status )
    9ec8:	7afb      	ldrb	r3, [r7, #11]
    9eca:	b2db      	uxtb	r3, r3
    9ecc:	f1a3 0308 	sub.w	r3, r3, #8
    9ed0:	2bd8      	cmp	r3, #216	; 0xd8
    9ed2:	f200 84e3 	bhi.w	a89c <I2C_isr+0x9f4>
    9ed6:	a201      	add	r2, pc, #4	; (adr r2, 9edc <I2C_isr+0x34>)
    9ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    9edc:	0000a241 	.word	0x0000a241
    9ee0:	0000a89d 	.word	0x0000a89d
    9ee4:	0000a89d 	.word	0x0000a89d
    9ee8:	0000a89d 	.word	0x0000a89d
    9eec:	0000a89d 	.word	0x0000a89d
    9ef0:	0000a89d 	.word	0x0000a89d
    9ef4:	0000a89d 	.word	0x0000a89d
    9ef8:	0000a89d 	.word	0x0000a89d
    9efc:	0000a241 	.word	0x0000a241
    9f00:	0000a89d 	.word	0x0000a89d
    9f04:	0000a89d 	.word	0x0000a89d
    9f08:	0000a89d 	.word	0x0000a89d
    9f0c:	0000a89d 	.word	0x0000a89d
    9f10:	0000a89d 	.word	0x0000a89d
    9f14:	0000a89d 	.word	0x0000a89d
    9f18:	0000a89d 	.word	0x0000a89d
    9f1c:	0000a317 	.word	0x0000a317
    9f20:	0000a89d 	.word	0x0000a89d
    9f24:	0000a89d 	.word	0x0000a89d
    9f28:	0000a89d 	.word	0x0000a89d
    9f2c:	0000a89d 	.word	0x0000a89d
    9f30:	0000a89d 	.word	0x0000a89d
    9f34:	0000a89d 	.word	0x0000a89d
    9f38:	0000a89d 	.word	0x0000a89d
    9f3c:	0000a2e7 	.word	0x0000a2e7
    9f40:	0000a89d 	.word	0x0000a89d
    9f44:	0000a89d 	.word	0x0000a89d
    9f48:	0000a89d 	.word	0x0000a89d
    9f4c:	0000a89d 	.word	0x0000a89d
    9f50:	0000a89d 	.word	0x0000a89d
    9f54:	0000a89d 	.word	0x0000a89d
    9f58:	0000a89d 	.word	0x0000a89d
    9f5c:	0000a317 	.word	0x0000a317
    9f60:	0000a89d 	.word	0x0000a89d
    9f64:	0000a89d 	.word	0x0000a89d
    9f68:	0000a89d 	.word	0x0000a89d
    9f6c:	0000a89d 	.word	0x0000a89d
    9f70:	0000a89d 	.word	0x0000a89d
    9f74:	0000a89d 	.word	0x0000a89d
    9f78:	0000a89d 	.word	0x0000a89d
    9f7c:	0000a3c7 	.word	0x0000a3c7
    9f80:	0000a89d 	.word	0x0000a89d
    9f84:	0000a89d 	.word	0x0000a89d
    9f88:	0000a89d 	.word	0x0000a89d
    9f8c:	0000a89d 	.word	0x0000a89d
    9f90:	0000a89d 	.word	0x0000a89d
    9f94:	0000a89d 	.word	0x0000a89d
    9f98:	0000a89d 	.word	0x0000a89d
    9f9c:	0000a2cf 	.word	0x0000a2cf
    9fa0:	0000a89d 	.word	0x0000a89d
    9fa4:	0000a89d 	.word	0x0000a89d
    9fa8:	0000a89d 	.word	0x0000a89d
    9fac:	0000a89d 	.word	0x0000a89d
    9fb0:	0000a89d 	.word	0x0000a89d
    9fb4:	0000a89d 	.word	0x0000a89d
    9fb8:	0000a89d 	.word	0x0000a89d
    9fbc:	0000a3f7 	.word	0x0000a3f7
    9fc0:	0000a89d 	.word	0x0000a89d
    9fc4:	0000a89d 	.word	0x0000a89d
    9fc8:	0000a89d 	.word	0x0000a89d
    9fcc:	0000a89d 	.word	0x0000a89d
    9fd0:	0000a89d 	.word	0x0000a89d
    9fd4:	0000a89d 	.word	0x0000a89d
    9fd8:	0000a89d 	.word	0x0000a89d
    9fdc:	0000a477 	.word	0x0000a477
    9fe0:	0000a89d 	.word	0x0000a89d
    9fe4:	0000a89d 	.word	0x0000a89d
    9fe8:	0000a89d 	.word	0x0000a89d
    9fec:	0000a89d 	.word	0x0000a89d
    9ff0:	0000a89d 	.word	0x0000a89d
    9ff4:	0000a89d 	.word	0x0000a89d
    9ff8:	0000a89d 	.word	0x0000a89d
    9ffc:	0000a4a7 	.word	0x0000a4a7
    a000:	0000a89d 	.word	0x0000a89d
    a004:	0000a89d 	.word	0x0000a89d
    a008:	0000a89d 	.word	0x0000a89d
    a00c:	0000a89d 	.word	0x0000a89d
    a010:	0000a89d 	.word	0x0000a89d
    a014:	0000a89d 	.word	0x0000a89d
    a018:	0000a89d 	.word	0x0000a89d
    a01c:	0000a4f7 	.word	0x0000a4f7
    a020:	0000a89d 	.word	0x0000a89d
    a024:	0000a89d 	.word	0x0000a89d
    a028:	0000a89d 	.word	0x0000a89d
    a02c:	0000a89d 	.word	0x0000a89d
    a030:	0000a89d 	.word	0x0000a89d
    a034:	0000a89d 	.word	0x0000a89d
    a038:	0000a89d 	.word	0x0000a89d
    a03c:	0000a5c1 	.word	0x0000a5c1
    a040:	0000a89d 	.word	0x0000a89d
    a044:	0000a89d 	.word	0x0000a89d
    a048:	0000a89d 	.word	0x0000a89d
    a04c:	0000a89d 	.word	0x0000a89d
    a050:	0000a89d 	.word	0x0000a89d
    a054:	0000a89d 	.word	0x0000a89d
    a058:	0000a89d 	.word	0x0000a89d
    a05c:	0000a5b7 	.word	0x0000a5b7
    a060:	0000a89d 	.word	0x0000a89d
    a064:	0000a89d 	.word	0x0000a89d
    a068:	0000a89d 	.word	0x0000a89d
    a06c:	0000a89d 	.word	0x0000a89d
    a070:	0000a89d 	.word	0x0000a89d
    a074:	0000a89d 	.word	0x0000a89d
    a078:	0000a89d 	.word	0x0000a89d
    a07c:	0000a5c1 	.word	0x0000a5c1
    a080:	0000a89d 	.word	0x0000a89d
    a084:	0000a89d 	.word	0x0000a89d
    a088:	0000a89d 	.word	0x0000a89d
    a08c:	0000a89d 	.word	0x0000a89d
    a090:	0000a89d 	.word	0x0000a89d
    a094:	0000a89d 	.word	0x0000a89d
    a098:	0000a89d 	.word	0x0000a89d
    a09c:	0000a5b7 	.word	0x0000a5b7
    a0a0:	0000a89d 	.word	0x0000a89d
    a0a4:	0000a89d 	.word	0x0000a89d
    a0a8:	0000a89d 	.word	0x0000a89d
    a0ac:	0000a89d 	.word	0x0000a89d
    a0b0:	0000a89d 	.word	0x0000a89d
    a0b4:	0000a89d 	.word	0x0000a89d
    a0b8:	0000a89d 	.word	0x0000a89d
    a0bc:	0000a61d 	.word	0x0000a61d
    a0c0:	0000a89d 	.word	0x0000a89d
    a0c4:	0000a89d 	.word	0x0000a89d
    a0c8:	0000a89d 	.word	0x0000a89d
    a0cc:	0000a89d 	.word	0x0000a89d
    a0d0:	0000a89d 	.word	0x0000a89d
    a0d4:	0000a89d 	.word	0x0000a89d
    a0d8:	0000a89d 	.word	0x0000a89d
    a0dc:	0000a56b 	.word	0x0000a56b
    a0e0:	0000a89d 	.word	0x0000a89d
    a0e4:	0000a89d 	.word	0x0000a89d
    a0e8:	0000a89d 	.word	0x0000a89d
    a0ec:	0000a89d 	.word	0x0000a89d
    a0f0:	0000a89d 	.word	0x0000a89d
    a0f4:	0000a89d 	.word	0x0000a89d
    a0f8:	0000a89d 	.word	0x0000a89d
    a0fc:	0000a61d 	.word	0x0000a61d
    a100:	0000a89d 	.word	0x0000a89d
    a104:	0000a89d 	.word	0x0000a89d
    a108:	0000a89d 	.word	0x0000a89d
    a10c:	0000a89d 	.word	0x0000a89d
    a110:	0000a89d 	.word	0x0000a89d
    a114:	0000a89d 	.word	0x0000a89d
    a118:	0000a89d 	.word	0x0000a89d
    a11c:	0000a56b 	.word	0x0000a56b
    a120:	0000a89d 	.word	0x0000a89d
    a124:	0000a89d 	.word	0x0000a89d
    a128:	0000a89d 	.word	0x0000a89d
    a12c:	0000a89d 	.word	0x0000a89d
    a130:	0000a89d 	.word	0x0000a89d
    a134:	0000a89d 	.word	0x0000a89d
    a138:	0000a89d 	.word	0x0000a89d
    a13c:	0000a68f 	.word	0x0000a68f
    a140:	0000a89d 	.word	0x0000a89d
    a144:	0000a89d 	.word	0x0000a89d
    a148:	0000a89d 	.word	0x0000a89d
    a14c:	0000a89d 	.word	0x0000a89d
    a150:	0000a89d 	.word	0x0000a89d
    a154:	0000a89d 	.word	0x0000a89d
    a158:	0000a89d 	.word	0x0000a89d
    a15c:	0000a781 	.word	0x0000a781
    a160:	0000a89d 	.word	0x0000a89d
    a164:	0000a89d 	.word	0x0000a89d
    a168:	0000a89d 	.word	0x0000a89d
    a16c:	0000a89d 	.word	0x0000a89d
    a170:	0000a89d 	.word	0x0000a89d
    a174:	0000a89d 	.word	0x0000a89d
    a178:	0000a89d 	.word	0x0000a89d
    a17c:	0000a781 	.word	0x0000a781
    a180:	0000a89d 	.word	0x0000a89d
    a184:	0000a89d 	.word	0x0000a89d
    a188:	0000a89d 	.word	0x0000a89d
    a18c:	0000a89d 	.word	0x0000a89d
    a190:	0000a89d 	.word	0x0000a89d
    a194:	0000a89d 	.word	0x0000a89d
    a198:	0000a89d 	.word	0x0000a89d
    a19c:	0000a781 	.word	0x0000a781
    a1a0:	0000a89d 	.word	0x0000a89d
    a1a4:	0000a89d 	.word	0x0000a89d
    a1a8:	0000a89d 	.word	0x0000a89d
    a1ac:	0000a89d 	.word	0x0000a89d
    a1b0:	0000a89d 	.word	0x0000a89d
    a1b4:	0000a89d 	.word	0x0000a89d
    a1b8:	0000a89d 	.word	0x0000a89d
    a1bc:	0000a84b 	.word	0x0000a84b
    a1c0:	0000a89d 	.word	0x0000a89d
    a1c4:	0000a89d 	.word	0x0000a89d
    a1c8:	0000a89d 	.word	0x0000a89d
    a1cc:	0000a89d 	.word	0x0000a89d
    a1d0:	0000a89d 	.word	0x0000a89d
    a1d4:	0000a89d 	.word	0x0000a89d
    a1d8:	0000a89d 	.word	0x0000a89d
    a1dc:	0000a84b 	.word	0x0000a84b
    a1e0:	0000a89d 	.word	0x0000a89d
    a1e4:	0000a89d 	.word	0x0000a89d
    a1e8:	0000a89d 	.word	0x0000a89d
    a1ec:	0000a89d 	.word	0x0000a89d
    a1f0:	0000a89d 	.word	0x0000a89d
    a1f4:	0000a89d 	.word	0x0000a89d
    a1f8:	0000a89d 	.word	0x0000a89d
    a1fc:	0000a89d 	.word	0x0000a89d
    a200:	0000a89d 	.word	0x0000a89d
    a204:	0000a89d 	.word	0x0000a89d
    a208:	0000a89d 	.word	0x0000a89d
    a20c:	0000a89d 	.word	0x0000a89d
    a210:	0000a89d 	.word	0x0000a89d
    a214:	0000a89d 	.word	0x0000a89d
    a218:	0000a89d 	.word	0x0000a89d
    a21c:	0000a753 	.word	0x0000a753
    a220:	0000a89d 	.word	0x0000a89d
    a224:	0000a89d 	.word	0x0000a89d
    a228:	0000a89d 	.word	0x0000a89d
    a22c:	0000a89d 	.word	0x0000a89d
    a230:	0000a89d 	.word	0x0000a89d
    a234:	0000a89d 	.word	0x0000a89d
    a238:	0000a89d 	.word	0x0000a89d
    a23c:	0000a8f1 	.word	0x0000a8f1
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            HAL_set_8bit_reg_field( this_i2c->base_address, STA, 0x00u);
    a240:	687b      	ldr	r3, [r7, #4]
    a242:	681b      	ldr	r3, [r3, #0]
    a244:	4618      	mov	r0, r3
    a246:	f04f 0105 	mov.w	r1, #5
    a24a:	f04f 0220 	mov.w	r2, #32
    a24e:	f04f 0300 	mov.w	r3, #0
    a252:	f7fb fd9f 	bl	5d94 <HW_set_8bit_reg_field>
            HAL_set_8bit_reg( this_i2c->base_address, DATA, this_i2c->target_addr); /* write call address */
    a256:	687b      	ldr	r3, [r7, #4]
    a258:	681b      	ldr	r3, [r3, #0]
    a25a:	f103 0208 	add.w	r2, r3, #8
    a25e:	687b      	ldr	r3, [r7, #4]
    a260:	689b      	ldr	r3, [r3, #8]
    a262:	4610      	mov	r0, r2
    a264:	4619      	mov	r1, r3
    a266:	f7fb fd91 	bl	5d8c <HW_set_8bit_reg>
            HAL_set_8bit_reg_field( this_i2c->base_address, DIR, this_i2c->dir); /* set direction bit */
    a26a:	687b      	ldr	r3, [r7, #4]
    a26c:	681b      	ldr	r3, [r3, #0]
    a26e:	f103 0208 	add.w	r2, r3, #8
    a272:	687b      	ldr	r3, [r7, #4]
    a274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    a276:	4610      	mov	r0, r2
    a278:	f04f 0100 	mov.w	r1, #0
    a27c:	f04f 0201 	mov.w	r2, #1
    a280:	f7fb fd88 	bl	5d94 <HW_set_8bit_reg_field>
            if(this_i2c->dir == WRITE_DIR)
    a284:	687b      	ldr	r3, [r7, #4]
    a286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    a288:	2b00      	cmp	r3, #0
    a28a:	d104      	bne.n	a296 <I2C_isr+0x3ee>
            {
                 this_i2c->master_tx_idx = 0u;
    a28c:	687b      	ldr	r3, [r7, #4]
    a28e:	f04f 0200 	mov.w	r2, #0
    a292:	621a      	str	r2, [r3, #32]
    a294:	e003      	b.n	a29e <I2C_isr+0x3f6>
            }
            else
            {
                 this_i2c->master_rx_idx = 0u;
    a296:	687b      	ldr	r3, [r7, #4]
    a298:	f04f 0200 	mov.w	r2, #0
    a29c:	631a      	str	r2, [r3, #48]	; 0x30
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    a29e:	687b      	ldr	r3, [r7, #4]
    a2a0:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    a2a4:	2b00      	cmp	r3, #0
    a2a6:	d004      	beq.n	a2b2 <I2C_isr+0x40a>
            {
                this_i2c->is_transaction_pending = 0u;
    a2a8:	687b      	ldr	r3, [r7, #4]
    a2aa:	f04f 0200 	mov.w	r2, #0
    a2ae:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    a2b2:	687b      	ldr	r3, [r7, #4]
    a2b4:	7b1a      	ldrb	r2, [r3, #12]
    a2b6:	687b      	ldr	r3, [r7, #4]
    a2b8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
    a2bc:	429a      	cmp	r2, r3
    a2be:	f000 8319 	beq.w	a8f4 <I2C_isr+0xa4c>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    a2c2:	687b      	ldr	r3, [r7, #4]
    a2c4:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
    a2c8:	687b      	ldr	r3, [r7, #4]
    a2ca:	731a      	strb	r2, [r3, #12]
            }
            break;
    a2cc:	e31b      	b.n	a906 <I2C_isr+0xa5e>
            
        case ST_LOST_ARB:
              /* Set start bit.  Let's keep trying!  Don't give up! */
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a2ce:	687b      	ldr	r3, [r7, #4]
    a2d0:	681b      	ldr	r3, [r3, #0]
    a2d2:	4618      	mov	r0, r3
    a2d4:	f04f 0105 	mov.w	r1, #5
    a2d8:	f04f 0220 	mov.w	r2, #32
    a2dc:	f04f 0301 	mov.w	r3, #1
    a2e0:	f7fb fd58 	bl	5d94 <HW_set_8bit_reg_field>
              break;
    a2e4:	e30f      	b.n	a906 <I2C_isr+0xa5e>
              break;

        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    a2e6:	687b      	ldr	r3, [r7, #4]
    a2e8:	681b      	ldr	r3, [r3, #0]
    a2ea:	4618      	mov	r0, r3
    a2ec:	f04f 0104 	mov.w	r1, #4
    a2f0:	f04f 0210 	mov.w	r2, #16
    a2f4:	f04f 0301 	mov.w	r3, #1
    a2f8:	f7fb fd4c 	bl	5d94 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    a2fc:	687b      	ldr	r3, [r7, #4]
    a2fe:	f04f 0202 	mov.w	r2, #2
    a302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            this_i2c->transaction = NO_TRANSACTION;
    a306:	687b      	ldr	r3, [r7, #4]
    a308:	f04f 0200 	mov.w	r2, #0
    a30c:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    a30e:	6878      	ldr	r0, [r7, #4]
    a310:	f7ff fdb2 	bl	9e78 <enable_slave_if_required>
            break;
    a314:	e2f7      	b.n	a906 <I2C_isr+0xa5e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    a316:	687b      	ldr	r3, [r7, #4]
    a318:	6a1a      	ldr	r2, [r3, #32]
    a31a:	687b      	ldr	r3, [r7, #4]
    a31c:	69db      	ldr	r3, [r3, #28]
    a31e:	429a      	cmp	r2, r3
    a320:	d212      	bcs.n	a348 <I2C_isr+0x4a0>
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
    a322:	687b      	ldr	r3, [r7, #4]
    a324:	681b      	ldr	r3, [r3, #0]
    a326:	f103 0108 	add.w	r1, r3, #8
    a32a:	687b      	ldr	r3, [r7, #4]
    a32c:	699a      	ldr	r2, [r3, #24]
    a32e:	687b      	ldr	r3, [r7, #4]
    a330:	6a1b      	ldr	r3, [r3, #32]
    a332:	441a      	add	r2, r3
    a334:	7812      	ldrb	r2, [r2, #0]
    a336:	f103 0001 	add.w	r0, r3, #1
    a33a:	687b      	ldr	r3, [r7, #4]
    a33c:	6218      	str	r0, [r3, #32]
    a33e:	4608      	mov	r0, r1
    a340:	4611      	mov	r1, r2
    a342:	f7fb fd23 	bl	5d8c <HW_set_8bit_reg>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    a346:	e2de      	b.n	a906 <I2C_isr+0xa5e>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    a348:	687b      	ldr	r3, [r7, #4]
    a34a:	7b1b      	ldrb	r3, [r3, #12]
    a34c:	2b03      	cmp	r3, #3
    a34e:	d10f      	bne.n	a370 <I2C_isr+0x4c8>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    a350:	687b      	ldr	r3, [r7, #4]
    a352:	f04f 0201 	mov.w	r2, #1
    a356:	625a      	str	r2, [r3, #36]	; 0x24
                 HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a358:	687b      	ldr	r3, [r7, #4]
    a35a:	681b      	ldr	r3, [r3, #0]
    a35c:	4618      	mov	r0, r3
    a35e:	f04f 0105 	mov.w	r1, #5
    a362:	f04f 0220 	mov.w	r2, #32
    a366:	f04f 0301 	mov.w	r3, #1
    a36a:	f7fb fd13 	bl	5d94 <HW_set_8bit_reg_field>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    a36e:	e2ca      	b.n	a906 <I2C_isr+0xa5e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    a370:	687b      	ldr	r3, [r7, #4]
    a372:	f04f 0200 	mov.w	r2, #0
    a376:	731a      	strb	r2, [r3, #12]
                hold_bus = this_i2c->options & I2C_HOLD_BUS;
    a378:	687b      	ldr	r3, [r7, #4]
    a37a:	7d1b      	ldrb	r3, [r3, #20]
    a37c:	f003 0301 	and.w	r3, r3, #1
    a380:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    a382:	687b      	ldr	r3, [r7, #4]
    a384:	7b7a      	ldrb	r2, [r7, #13]
    a386:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                if ( hold_bus == 0u )
    a38a:	7b7b      	ldrb	r3, [r7, #13]
    a38c:	2b00      	cmp	r3, #0
    a38e:	d10e      	bne.n	a3ae <I2C_isr+0x506>
                { 
                    HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    a390:	687b      	ldr	r3, [r7, #4]
    a392:	681b      	ldr	r3, [r3, #0]
    a394:	4618      	mov	r0, r3
    a396:	f04f 0104 	mov.w	r1, #4
    a39a:	f04f 0210 	mov.w	r2, #16
    a39e:	f04f 0301 	mov.w	r3, #1
    a3a2:	f7fb fcf7 	bl	5d94 <HW_set_8bit_reg_field>
                    enable_slave_if_required(this_i2c);
    a3a6:	6878      	ldr	r0, [r7, #4]
    a3a8:	f7ff fd66 	bl	9e78 <enable_slave_if_required>
    a3ac:	e005      	b.n	a3ba <I2C_isr+0x512>
                }
                else
                {
                    I2C_disable_irq( this_i2c );
    a3ae:	6878      	ldr	r0, [r7, #4]
    a3b0:	f000 fb48 	bl	aa44 <I2C_disable_irq>
                    clear_irq = 0u;
    a3b4:	f04f 0300 	mov.w	r3, #0
    a3b8:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = I2C_SUCCESS;
    a3ba:	687b      	ldr	r3, [r7, #4]
    a3bc:	f04f 0200 	mov.w	r2, #0
    a3c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }
            break;
    a3c4:	e29f      	b.n	a906 <I2C_isr+0xa5e>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);/* xmt stop condition */
    a3c6:	687b      	ldr	r3, [r7, #4]
    a3c8:	681b      	ldr	r3, [r3, #0]
    a3ca:	4618      	mov	r0, r3
    a3cc:	f04f 0104 	mov.w	r1, #4
    a3d0:	f04f 0210 	mov.w	r2, #16
    a3d4:	f04f 0301 	mov.w	r3, #1
    a3d8:	f7fb fcdc 	bl	5d94 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    a3dc:	687b      	ldr	r3, [r7, #4]
    a3de:	f04f 0202 	mov.w	r2, #2
    a3e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a3e6:	687b      	ldr	r3, [r7, #4]
    a3e8:	f04f 0200 	mov.w	r2, #0
    a3ec:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    a3ee:	6878      	ldr	r0, [r7, #4]
    a3f0:	f7ff fd42 	bl	9e78 <enable_slave_if_required>
            break;
    a3f4:	e287      	b.n	a906 <I2C_isr+0xa5e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    a3f6:	687b      	ldr	r3, [r7, #4]
    a3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a3fa:	2b01      	cmp	r3, #1
    a3fc:	d90b      	bls.n	a416 <I2C_isr+0x56e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    a3fe:	687b      	ldr	r3, [r7, #4]
    a400:	681b      	ldr	r3, [r3, #0]
    a402:	4618      	mov	r0, r3
    a404:	f04f 0102 	mov.w	r1, #2
    a408:	f04f 0204 	mov.w	r2, #4
    a40c:	f04f 0301 	mov.w	r3, #1
    a410:	f7fb fcc0 	bl	5d94 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    a414:	e277      	b.n	a906 <I2C_isr+0xa5e>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
            }
            else if(1u == this_i2c->master_rx_size)
    a416:	687b      	ldr	r3, [r7, #4]
    a418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a41a:	2b01      	cmp	r3, #1
    a41c:	d10b      	bne.n	a436 <I2C_isr+0x58e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    a41e:	687b      	ldr	r3, [r7, #4]
    a420:	681b      	ldr	r3, [r3, #0]
    a422:	4618      	mov	r0, r3
    a424:	f04f 0102 	mov.w	r1, #2
    a428:	f04f 0204 	mov.w	r2, #4
    a42c:	f04f 0300 	mov.w	r3, #0
    a430:	f7fb fcb0 	bl	5d94 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    a434:	e267      	b.n	a906 <I2C_isr+0xa5e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    a436:	687b      	ldr	r3, [r7, #4]
    a438:	681b      	ldr	r3, [r3, #0]
    a43a:	4618      	mov	r0, r3
    a43c:	f04f 0102 	mov.w	r1, #2
    a440:	f04f 0204 	mov.w	r2, #4
    a444:	f04f 0301 	mov.w	r3, #1
    a448:	f7fb fca4 	bl	5d94 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    a44c:	687b      	ldr	r3, [r7, #4]
    a44e:	681b      	ldr	r3, [r3, #0]
    a450:	4618      	mov	r0, r3
    a452:	f04f 0104 	mov.w	r1, #4
    a456:	f04f 0210 	mov.w	r2, #16
    a45a:	f04f 0301 	mov.w	r3, #1
    a45e:	f7fb fc99 	bl	5d94 <HW_set_8bit_reg_field>
                this_i2c->master_status = I2C_SUCCESS;
    a462:	687b      	ldr	r3, [r7, #4]
    a464:	f04f 0200 	mov.w	r2, #0
    a468:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                this_i2c->transaction = NO_TRANSACTION;
    a46c:	687b      	ldr	r3, [r7, #4]
    a46e:	f04f 0200 	mov.w	r2, #0
    a472:	731a      	strb	r2, [r3, #12]
            }
            break;
    a474:	e247      	b.n	a906 <I2C_isr+0xa5e>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    a476:	687b      	ldr	r3, [r7, #4]
    a478:	681b      	ldr	r3, [r3, #0]
    a47a:	4618      	mov	r0, r3
    a47c:	f04f 0104 	mov.w	r1, #4
    a480:	f04f 0210 	mov.w	r2, #16
    a484:	f04f 0301 	mov.w	r3, #1
    a488:	f7fb fc84 	bl	5d94 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    a48c:	687b      	ldr	r3, [r7, #4]
    a48e:	f04f 0202 	mov.w	r2, #2
    a492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a496:	687b      	ldr	r3, [r7, #4]
    a498:	f04f 0200 	mov.w	r2, #0
    a49c:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    a49e:	6878      	ldr	r0, [r7, #4]
    a4a0:	f7ff fcea 	bl	9e78 <enable_slave_if_required>
            break;
    a4a4:	e22f      	b.n	a906 <I2C_isr+0xa5e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    a4a6:	687b      	ldr	r3, [r7, #4]
    a4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a4aa:	687a      	ldr	r2, [r7, #4]
    a4ac:	6b14      	ldr	r4, [r2, #48]	; 0x30
    a4ae:	eb03 0504 	add.w	r5, r3, r4
    a4b2:	687b      	ldr	r3, [r7, #4]
    a4b4:	681b      	ldr	r3, [r3, #0]
    a4b6:	f103 0308 	add.w	r3, r3, #8
    a4ba:	4618      	mov	r0, r3
    a4bc:	f7fb fc68 	bl	5d90 <HW_get_8bit_reg>
    a4c0:	4603      	mov	r3, r0
    a4c2:	702b      	strb	r3, [r5, #0]
    a4c4:	f104 0201 	add.w	r2, r4, #1
    a4c8:	687b      	ldr	r3, [r7, #4]
    a4ca:	631a      	str	r2, [r3, #48]	; 0x30
            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    a4cc:	687b      	ldr	r3, [r7, #4]
    a4ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    a4d0:	687b      	ldr	r3, [r7, #4]
    a4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a4d4:	f103 33ff 	add.w	r3, r3, #4294967295
    a4d8:	429a      	cmp	r2, r3
    a4da:	f0c0 820d 	bcc.w	a8f8 <I2C_isr+0xa50>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    a4de:	687b      	ldr	r3, [r7, #4]
    a4e0:	681b      	ldr	r3, [r3, #0]
    a4e2:	4618      	mov	r0, r3
    a4e4:	f04f 0102 	mov.w	r1, #2
    a4e8:	f04f 0204 	mov.w	r2, #4
    a4ec:	f04f 0300 	mov.w	r3, #0
    a4f0:	f7fb fc50 	bl	5d94 <HW_set_8bit_reg_field>
            }
            break;
    a4f4:	e207      	b.n	a906 <I2C_isr+0xa5e>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    a4f6:	687b      	ldr	r3, [r7, #4]
    a4f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    a4fa:	687b      	ldr	r3, [r7, #4]
    a4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    a4fe:	eb02 0403 	add.w	r4, r2, r3
    a502:	687b      	ldr	r3, [r7, #4]
    a504:	681b      	ldr	r3, [r3, #0]
    a506:	f103 0308 	add.w	r3, r3, #8
    a50a:	4618      	mov	r0, r3
    a50c:	f7fb fc40 	bl	5d90 <HW_get_8bit_reg>
    a510:	4603      	mov	r3, r0
    a512:	7023      	strb	r3, [r4, #0]
          
            hold_bus = this_i2c->options & I2C_HOLD_BUS; 
    a514:	687b      	ldr	r3, [r7, #4]
    a516:	7d1b      	ldrb	r3, [r3, #20]
    a518:	f003 0301 	and.w	r3, r3, #1
    a51c:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    a51e:	687b      	ldr	r3, [r7, #4]
    a520:	7b7a      	ldrb	r2, [r7, #13]
    a522:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            if ( hold_bus == 0u )
    a526:	7b7b      	ldrb	r3, [r7, #13]
    a528:	2b00      	cmp	r3, #0
    a52a:	d10e      	bne.n	a54a <I2C_isr+0x6a2>
            { 
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    a52c:	687b      	ldr	r3, [r7, #4]
    a52e:	681b      	ldr	r3, [r3, #0]
    a530:	4618      	mov	r0, r3
    a532:	f04f 0104 	mov.w	r1, #4
    a536:	f04f 0210 	mov.w	r2, #16
    a53a:	f04f 0301 	mov.w	r3, #1
    a53e:	f7fb fc29 	bl	5d94 <HW_set_8bit_reg_field>

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    a542:	6878      	ldr	r0, [r7, #4]
    a544:	f7ff fc98 	bl	9e78 <enable_slave_if_required>
    a548:	e005      	b.n	a556 <I2C_isr+0x6ae>
            }
            else
            {
                I2C_disable_irq( this_i2c );
    a54a:	6878      	ldr	r0, [r7, #4]
    a54c:	f000 fa7a 	bl	aa44 <I2C_disable_irq>
                clear_irq = 0u;
    a550:	f04f 0300 	mov.w	r3, #0
    a554:	73bb      	strb	r3, [r7, #14]
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a556:	687b      	ldr	r3, [r7, #4]
    a558:	f04f 0200 	mov.w	r2, #0
    a55c:	731a      	strb	r2, [r3, #12]
            this_i2c->master_status = I2C_SUCCESS;
    a55e:	687b      	ldr	r3, [r7, #4]
    a560:	f04f 0200 	mov.w	r2, #0
    a564:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            break;
    a568:	e1cd      	b.n	a906 <I2C_isr+0xa5e>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    a56a:	687b      	ldr	r3, [r7, #4]
    a56c:	681b      	ldr	r3, [r3, #0]
    a56e:	4618      	mov	r0, r3
    a570:	f04f 0102 	mov.w	r1, #2
    a574:	f04f 0204 	mov.w	r2, #4
    a578:	f04f 0301 	mov.w	r3, #1
    a57c:	f7fb fc0a 	bl	5d94 <HW_set_8bit_reg_field>

            this_i2c->transaction = NO_TRANSACTION;
    a580:	687b      	ldr	r3, [r7, #4]
    a582:	f04f 0200 	mov.w	r2, #0
    a586:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_status = I2C_SUCCESS;
    a588:	687b      	ldr	r3, [r7, #4]
    a58a:	f04f 0200 	mov.w	r2, #0
    a58e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    a592:	687b      	ldr	r3, [r7, #4]
    a594:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    a598:	2b00      	cmp	r3, #0
    a59a:	f000 81af 	beq.w	a8fc <I2C_isr+0xa54>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a59e:	687b      	ldr	r3, [r7, #4]
    a5a0:	681b      	ldr	r3, [r3, #0]
    a5a2:	4618      	mov	r0, r3
    a5a4:	f04f 0105 	mov.w	r1, #5
    a5a8:	f04f 0220 	mov.w	r2, #32
    a5ac:	f04f 0301 	mov.w	r3, #1
    a5b0:	f7fb fbf0 	bl	5d94 <HW_set_8bit_reg_field>
            }
            break;
    a5b4:	e1a7      	b.n	a906 <I2C_isr+0xa5e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    a5b6:	687b      	ldr	r3, [r7, #4]
    a5b8:	f04f 0201 	mov.w	r2, #1
    a5bc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    a5c0:	687b      	ldr	r3, [r7, #4]
    a5c2:	f04f 0204 	mov.w	r2, #4
    a5c6:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_rx_idx = 0u;
    a5c8:	687b      	ldr	r3, [r7, #4]
    a5ca:	f04f 0200 	mov.w	r2, #0
    a5ce:	651a      	str	r2, [r3, #80]	; 0x50
            this_i2c->random_read_addr = 0u;
    a5d0:	687b      	ldr	r3, [r7, #4]
    a5d2:	f04f 0200 	mov.w	r2, #0
    a5d6:	611a      	str	r2, [r3, #16]
            /*
             * If Start Bit is set clear it, but store that information since it is because of
             * pending transaction
             */
            if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    a5d8:	687b      	ldr	r3, [r7, #4]
    a5da:	681b      	ldr	r3, [r3, #0]
    a5dc:	4618      	mov	r0, r3
    a5de:	f04f 0105 	mov.w	r1, #5
    a5e2:	f04f 0220 	mov.w	r2, #32
    a5e6:	f7fb fbe3 	bl	5db0 <HW_get_8bit_reg_field>
    a5ea:	4603      	mov	r3, r0
    a5ec:	2b00      	cmp	r3, #0
    a5ee:	d00f      	beq.n	a610 <I2C_isr+0x768>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    a5f0:	687b      	ldr	r3, [r7, #4]
    a5f2:	681b      	ldr	r3, [r3, #0]
    a5f4:	4618      	mov	r0, r3
    a5f6:	f04f 0105 	mov.w	r1, #5
    a5fa:	f04f 0220 	mov.w	r2, #32
    a5fe:	f04f 0300 	mov.w	r3, #0
    a602:	f7fb fbc7 	bl	5d94 <HW_set_8bit_reg_field>
                this_i2c->is_transaction_pending = 1u;
    a606:	687b      	ldr	r3, [r7, #4]
    a608:	f04f 0201 	mov.w	r2, #1
    a60c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            }
            this_i2c->slave_status = I2C_IN_PROGRESS;
    a610:	687b      	ldr	r3, [r7, #4]
    a612:	f04f 0201 	mov.w	r2, #1
    a616:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    a61a:	e174      	b.n	a906 <I2C_isr+0xa5e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    a61c:	687b      	ldr	r3, [r7, #4]
    a61e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a620:	2b00      	cmp	r3, #0
    a622:	d021      	beq.n	a668 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    a624:	687b      	ldr	r3, [r7, #4]
    a626:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    a628:	687b      	ldr	r3, [r7, #4]
    a62a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    a62c:	429a      	cmp	r2, r3
    a62e:	d21b      	bcs.n	a668 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    a630:	687b      	ldr	r3, [r7, #4]
    a632:	681b      	ldr	r3, [r3, #0]
    a634:	f103 0308 	add.w	r3, r3, #8
    a638:	4618      	mov	r0, r3
    a63a:	f7fb fba9 	bl	5d90 <HW_get_8bit_reg>
    a63e:	4603      	mov	r3, r0
    a640:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    a642:	687b      	ldr	r3, [r7, #4]
    a644:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    a646:	687b      	ldr	r3, [r7, #4]
    a648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    a64a:	441a      	add	r2, r3
    a64c:	7b39      	ldrb	r1, [r7, #12]
    a64e:	7011      	strb	r1, [r2, #0]
    a650:	f103 0201 	add.w	r2, r3, #1
    a654:	687b      	ldr	r3, [r7, #4]
    a656:	651a      	str	r2, [r3, #80]	; 0x50
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    a658:	687b      	ldr	r3, [r7, #4]
    a65a:	691b      	ldr	r3, [r3, #16]
    a65c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    a660:	7b3b      	ldrb	r3, [r7, #12]
    a662:	441a      	add	r2, r3
    a664:	687b      	ldr	r3, [r7, #4]
    a666:	611a      	str	r2, [r3, #16]
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    a668:	687b      	ldr	r3, [r7, #4]
    a66a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    a66c:	687b      	ldr	r3, [r7, #4]
    a66e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a670:	429a      	cmp	r2, r3
    a672:	f0c0 8145 	bcc.w	a900 <I2C_isr+0xa58>
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    a676:	687b      	ldr	r3, [r7, #4]
    a678:	681b      	ldr	r3, [r3, #0]
    a67a:	4618      	mov	r0, r3
    a67c:	f04f 0102 	mov.w	r1, #2
    a680:	f04f 0204 	mov.w	r2, #4
    a684:	f04f 0300 	mov.w	r3, #0
    a688:	f7fb fb84 	bl	5d94 <HW_set_8bit_reg_field>
            }
            break;
    a68c:	e13b      	b.n	a906 <I2C_isr+0xa5e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    a68e:	687b      	ldr	r3, [r7, #4]
    a690:	7b1b      	ldrb	r3, [r3, #12]
    a692:	2b04      	cmp	r3, #4
    a694:	d13c      	bne.n	a710 <I2C_isr+0x868>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    a696:	687b      	ldr	r3, [r7, #4]
    a698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    a69a:	687b      	ldr	r3, [r7, #4]
    a69c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    a69e:	429a      	cmp	r2, r3
    a6a0:	d103      	bne.n	a6aa <I2C_isr+0x802>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    a6a2:	687b      	ldr	r3, [r7, #4]
    a6a4:	691a      	ldr	r2, [r3, #16]
    a6a6:	687b      	ldr	r3, [r7, #4]
    a6a8:	645a      	str	r2, [r3, #68]	; 0x44
                }
                /* Call the slave's write transaction handler if it exists. */
                if ( this_i2c->slave_write_handler != 0u )
    a6aa:	687b      	ldr	r3, [r7, #4]
    a6ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    a6ae:	2b00      	cmp	r3, #0
    a6b0:	d022      	beq.n	a6f8 <I2C_isr+0x850>
                {
                    i2c_slave_handler_ret_t h_ret;
                    h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    a6b2:	687b      	ldr	r3, [r7, #4]
    a6b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    a6b6:	687a      	ldr	r2, [r7, #4]
    a6b8:	6c91      	ldr	r1, [r2, #72]	; 0x48
    a6ba:	687a      	ldr	r2, [r7, #4]
    a6bc:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a6be:	b292      	uxth	r2, r2
    a6c0:	6878      	ldr	r0, [r7, #4]
    a6c2:	4798      	blx	r3
    a6c4:	4603      	mov	r3, r0
    a6c6:	73fb      	strb	r3, [r7, #15]
                    if ( I2C_REENABLE_SLAVE_RX == h_ret )
    a6c8:	7bfb      	ldrb	r3, [r7, #15]
    a6ca:	2b00      	cmp	r3, #0
    a6cc:	d103      	bne.n	a6d6 <I2C_isr+0x82e>
                    {
                        /* There is a small risk that the write handler could
                         * call I2C_disable_slave() but return
                         * I2C_REENABLE_SLAVE_RX in error so we only enable
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
    a6ce:	6878      	ldr	r0, [r7, #4]
    a6d0:	f7ff fbd2 	bl	9e78 <enable_slave_if_required>
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    a6d4:	e023      	b.n	a71e <I2C_isr+0x876>
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
                    }
                    else
                    {
                        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x0u );
    a6d6:	687b      	ldr	r3, [r7, #4]
    a6d8:	681b      	ldr	r3, [r3, #0]
    a6da:	4618      	mov	r0, r3
    a6dc:	f04f 0102 	mov.w	r1, #2
    a6e0:	f04f 0204 	mov.w	r2, #4
    a6e4:	f04f 0300 	mov.w	r3, #0
    a6e8:	f7fb fb54 	bl	5d94 <HW_set_8bit_reg_field>
                        /* Clear slave mode flag as well otherwise in mixed
                         * master/slave applications, the AA bit will get set by
                         * subsequent master operations. */
                        this_i2c->is_slave_enabled = 0u;
    a6ec:	687b      	ldr	r3, [r7, #4]
    a6ee:	f04f 0200 	mov.w	r2, #0
    a6f2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    a6f6:	e012      	b.n	a71e <I2C_isr+0x876>
    a6f8:	687b      	ldr	r3, [r7, #4]
    a6fa:	681b      	ldr	r3, [r3, #0]
    a6fc:	4618      	mov	r0, r3
    a6fe:	f04f 0102 	mov.w	r1, #2
    a702:	f04f 0204 	mov.w	r2, #4
    a706:	f04f 0301 	mov.w	r3, #1
    a70a:	f7fb fb43 	bl	5d94 <HW_set_8bit_reg_field>
    a70e:	e006      	b.n	a71e <I2C_isr+0x876>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    a710:	687b      	ldr	r3, [r7, #4]
    a712:	f04f 0200 	mov.w	r2, #0
    a716:	645a      	str	r2, [r3, #68]	; 0x44
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    a718:	6878      	ldr	r0, [r7, #4]
    a71a:	f7ff fbad 	bl	9e78 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = I2C_SUCCESS;
    a71e:	687b      	ldr	r3, [r7, #4]
    a720:	f04f 0200 	mov.w	r2, #0
    a724:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    a728:	687b      	ldr	r3, [r7, #4]
    a72a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    a72e:	2b00      	cmp	r3, #0
    a730:	d00a      	beq.n	a748 <I2C_isr+0x8a0>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a732:	687b      	ldr	r3, [r7, #4]
    a734:	681b      	ldr	r3, [r3, #0]
    a736:	4618      	mov	r0, r3
    a738:	f04f 0105 	mov.w	r1, #5
    a73c:	f04f 0220 	mov.w	r2, #32
    a740:	f04f 0301 	mov.w	r3, #1
    a744:	f7fb fb26 	bl	5d94 <HW_set_8bit_reg_field>

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a748:	687b      	ldr	r3, [r7, #4]
    a74a:	f04f 0200 	mov.w	r2, #0
    a74e:	731a      	strb	r2, [r3, #12]

            break;
    a750:	e0d9      	b.n	a906 <I2C_isr+0xa5e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    a752:	687b      	ldr	r3, [r7, #4]
    a754:	f04f 0200 	mov.w	r2, #0
    a758:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    a75a:	687b      	ldr	r3, [r7, #4]
    a75c:	f04f 0200 	mov.w	r2, #0
    a760:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    a762:	687b      	ldr	r3, [r7, #4]
    a764:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    a768:	b2db      	uxtb	r3, r3
    a76a:	2b01      	cmp	r3, #1
    a76c:	d104      	bne.n	a778 <I2C_isr+0x8d0>
            {
                this_i2c->slave_status = I2C_FAILED;
    a76e:	687b      	ldr	r3, [r7, #4]
    a770:	f04f 0202 	mov.w	r2, #2
    a774:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    a778:	6878      	ldr	r0, [r7, #4]
    a77a:	f7ff fb7d 	bl	9e78 <enable_slave_if_required>

            break;
    a77e:	e0c2      	b.n	a906 <I2C_isr+0xa5e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:       /* Arbitration lost, and: */
        case ST_RACK:           /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    a780:	7afb      	ldrb	r3, [r7, #11]
    a782:	b2db      	uxtb	r3, r3
    a784:	2ba8      	cmp	r3, #168	; 0xa8
    a786:	d128      	bne.n	a7da <I2C_isr+0x932>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    a788:	687b      	ldr	r3, [r7, #4]
    a78a:	f04f 0205 	mov.w	r2, #5
    a78e:	731a      	strb	r2, [r3, #12]
                this_i2c->random_read_addr = 0u;
    a790:	687b      	ldr	r3, [r7, #4]
    a792:	f04f 0200 	mov.w	r2, #0
    a796:	611a      	str	r2, [r3, #16]
                this_i2c->slave_status = I2C_IN_PROGRESS;
    a798:	687b      	ldr	r3, [r7, #4]
    a79a:	f04f 0201 	mov.w	r2, #1
    a79e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
                /* If Start Bit is set clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    a7a2:	687b      	ldr	r3, [r7, #4]
    a7a4:	681b      	ldr	r3, [r3, #0]
    a7a6:	4618      	mov	r0, r3
    a7a8:	f04f 0105 	mov.w	r1, #5
    a7ac:	f04f 0220 	mov.w	r2, #32
    a7b0:	f7fb fafe 	bl	5db0 <HW_get_8bit_reg_field>
    a7b4:	4603      	mov	r3, r0
    a7b6:	2b00      	cmp	r3, #0
    a7b8:	d00f      	beq.n	a7da <I2C_isr+0x932>
                {
                    HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    a7ba:	687b      	ldr	r3, [r7, #4]
    a7bc:	681b      	ldr	r3, [r3, #0]
    a7be:	4618      	mov	r0, r3
    a7c0:	f04f 0105 	mov.w	r1, #5
    a7c4:	f04f 0220 	mov.w	r2, #32
    a7c8:	f04f 0300 	mov.w	r3, #0
    a7cc:	f7fb fae2 	bl	5d94 <HW_set_8bit_reg_field>
                    this_i2c->is_transaction_pending = 1u;
    a7d0:	687b      	ldr	r3, [r7, #4]
    a7d2:	f04f 0201 	mov.w	r2, #1
    a7d6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                 }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    a7da:	687b      	ldr	r3, [r7, #4]
    a7dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    a7de:	687b      	ldr	r3, [r7, #4]
    a7e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a7e2:	429a      	cmp	r2, r3
    a7e4:	d309      	bcc.n	a7fa <I2C_isr+0x952>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, 0xFFu);
    a7e6:	687b      	ldr	r3, [r7, #4]
    a7e8:	681b      	ldr	r3, [r3, #0]
    a7ea:	f103 0308 	add.w	r3, r3, #8
    a7ee:	4618      	mov	r0, r3
    a7f0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    a7f4:	f7fb faca 	bl	5d8c <HW_set_8bit_reg>
    a7f8:	e011      	b.n	a81e <I2C_isr+0x976>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++]);
    a7fa:	687b      	ldr	r3, [r7, #4]
    a7fc:	681b      	ldr	r3, [r3, #0]
    a7fe:	f103 0108 	add.w	r1, r3, #8
    a802:	687b      	ldr	r3, [r7, #4]
    a804:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    a806:	687b      	ldr	r3, [r7, #4]
    a808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    a80a:	441a      	add	r2, r3
    a80c:	7812      	ldrb	r2, [r2, #0]
    a80e:	f103 0001 	add.w	r0, r3, #1
    a812:	687b      	ldr	r3, [r7, #4]
    a814:	6458      	str	r0, [r3, #68]	; 0x44
    a816:	4608      	mov	r0, r1
    a818:	4611      	mov	r1, r2
    a81a:	f7fb fab7 	bl	5d8c <HW_set_8bit_reg>
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    a81e:	687b      	ldr	r3, [r7, #4]
    a820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    a822:	687b      	ldr	r3, [r7, #4]
    a824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a826:	429a      	cmp	r2, r3
    a828:	d36c      	bcc.n	a904 <I2C_isr+0xa5c>
            {
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    a82a:	687b      	ldr	r3, [r7, #4]
    a82c:	681b      	ldr	r3, [r3, #0]
    a82e:	4618      	mov	r0, r3
    a830:	f04f 0102 	mov.w	r1, #2
    a834:	f04f 0204 	mov.w	r2, #4
    a838:	f04f 0300 	mov.w	r3, #0
    a83c:	f7fb faaa 	bl	5d94 <HW_set_8bit_reg_field>
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    a840:	687b      	ldr	r3, [r7, #4]
    a842:	f04f 0200 	mov.w	r2, #0
    a846:	645a      	str	r2, [r3, #68]	; 0x44
            }
            break;
    a848:	e05d      	b.n	a906 <I2C_isr+0xa5e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    a84a:	687b      	ldr	r3, [r7, #4]
    a84c:	f04f 0200 	mov.w	r2, #0
    a850:	645a      	str	r2, [r3, #68]	; 0x44
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u); 
    a852:	687b      	ldr	r3, [r7, #4]
    a854:	681b      	ldr	r3, [r3, #0]
    a856:	4618      	mov	r0, r3
    a858:	f04f 0102 	mov.w	r1, #2
    a85c:	f04f 0204 	mov.w	r2, #4
    a860:	f04f 0301 	mov.w	r3, #1
    a864:	f7fb fa96 	bl	5d94 <HW_set_8bit_reg_field>

            /*  Mark previous state as complete */
            this_i2c->slave_status = I2C_SUCCESS;
    a868:	687b      	ldr	r3, [r7, #4]
    a86a:	f04f 0200 	mov.w	r2, #0
    a86e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    a872:	687b      	ldr	r3, [r7, #4]
    a874:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    a878:	2b00      	cmp	r3, #0
    a87a:	d00a      	beq.n	a892 <I2C_isr+0x9ea>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a87c:	687b      	ldr	r3, [r7, #4]
    a87e:	681b      	ldr	r3, [r3, #0]
    a880:	4618      	mov	r0, r3
    a882:	f04f 0105 	mov.w	r1, #5
    a886:	f04f 0220 	mov.w	r2, #32
    a88a:	f04f 0301 	mov.w	r3, #1
    a88e:	f7fb fa81 	bl	5d94 <HW_set_8bit_reg_field>
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a892:	687b      	ldr	r3, [r7, #4]
    a894:	f04f 0200 	mov.w	r2, #0
    a898:	731a      	strb	r2, [r3, #12]

            break;
    a89a:	e034      	b.n	a906 <I2C_isr+0xa5e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    a89c:	687b      	ldr	r3, [r7, #4]
    a89e:	681b      	ldr	r3, [r3, #0]
    a8a0:	4618      	mov	r0, r3
    a8a2:	f04f 0105 	mov.w	r1, #5
    a8a6:	f04f 0220 	mov.w	r2, #32
    a8aa:	f04f 0300 	mov.w	r3, #0
    a8ae:	f7fb fa71 	bl	5d94 <HW_set_8bit_reg_field>
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    a8b2:	687b      	ldr	r3, [r7, #4]
    a8b4:	f04f 0200 	mov.w	r2, #0
    a8b8:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    a8ba:	687b      	ldr	r3, [r7, #4]
    a8bc:	f04f 0200 	mov.w	r2, #0
    a8c0:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->master_status)
    a8c2:	687b      	ldr	r3, [r7, #4]
    a8c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    a8c8:	b2db      	uxtb	r3, r3
    a8ca:	2b01      	cmp	r3, #1
    a8cc:	d104      	bne.n	a8d8 <I2C_isr+0xa30>
            {
                this_i2c->master_status = I2C_FAILED;
    a8ce:	687b      	ldr	r3, [r7, #4]
    a8d0:	f04f 0202 	mov.w	r2, #2
    a8d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }

            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    a8d8:	687b      	ldr	r3, [r7, #4]
    a8da:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    a8de:	b2db      	uxtb	r3, r3
    a8e0:	2b01      	cmp	r3, #1
    a8e2:	d110      	bne.n	a906 <I2C_isr+0xa5e>
            {
                this_i2c->slave_status = I2C_FAILED;
    a8e4:	687b      	ldr	r3, [r7, #4]
    a8e6:	f04f 0202 	mov.w	r2, #2
    a8ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    a8ee:	e00a      	b.n	a906 <I2C_isr+0xa5e>
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
              break;

        case ST_STOP_TRANSMIT:
             /* Stop has been transmitted. Do nothing */
              break;
    a8f0:	bf00      	nop
    a8f2:	e008      	b.n	a906 <I2C_isr+0xa5e>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    a8f4:	bf00      	nop
    a8f6:	e006      	b.n	a906 <I2C_isr+0xa5e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            break;
    a8f8:	bf00      	nop
    a8fa:	e004      	b.n	a906 <I2C_isr+0xa5e>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
            }
            break;
    a8fc:	bf00      	nop
    a8fe:	e002      	b.n	a906 <I2C_isr+0xa5e>
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
            }
            break;
    a900:	bf00      	nop
    a902:	e000      	b.n	a906 <I2C_isr+0xa5e>
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    a904:	bf00      	nop
            }

            break;
    }
    
    if ( clear_irq )
    a906:	7bbb      	ldrb	r3, [r7, #14]
    a908:	2b00      	cmp	r3, #0
    a90a:	d00a      	beq.n	a922 <I2C_isr+0xa7a>
    {
        /* clear interrupt. */
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    a90c:	687b      	ldr	r3, [r7, #4]
    a90e:	681b      	ldr	r3, [r3, #0]
    a910:	4618      	mov	r0, r3
    a912:	f04f 0103 	mov.w	r1, #3
    a916:	f04f 0208 	mov.w	r2, #8
    a91a:	f04f 0300 	mov.w	r3, #0
    a91e:	f7fb fa39 	bl	5d94 <HW_set_8bit_reg_field>
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    a922:	687b      	ldr	r3, [r7, #4]
    a924:	681b      	ldr	r3, [r3, #0]
    a926:	f103 0304 	add.w	r3, r3, #4
    a92a:	4618      	mov	r0, r3
    a92c:	f7fb fa30 	bl	5d90 <HW_get_8bit_reg>
    a930:	4603      	mov	r3, r0
    a932:	72fb      	strb	r3, [r7, #11]
}
    a934:	f107 0710 	add.w	r7, r7, #16
    a938:	46bd      	mov	sp, r7
    a93a:	bdb0      	pop	{r4, r5, r7, pc}

0000a93c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    a93c:	b480      	push	{r7}
    a93e:	b083      	sub	sp, #12
    a940:	af00      	add	r7, sp, #0
    a942:	4603      	mov	r3, r0
    a944:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    a946:	f24e 1300 	movw	r3, #57600	; 0xe100
    a94a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a94e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a952:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a956:	79f9      	ldrb	r1, [r7, #7]
    a958:	f001 011f 	and.w	r1, r1, #31
    a95c:	f04f 0001 	mov.w	r0, #1
    a960:	fa00 f101 	lsl.w	r1, r0, r1
    a964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a968:	f107 070c 	add.w	r7, r7, #12
    a96c:	46bd      	mov	sp, r7
    a96e:	bc80      	pop	{r7}
    a970:	4770      	bx	lr
    a972:	bf00      	nop

0000a974 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    a974:	b480      	push	{r7}
    a976:	b083      	sub	sp, #12
    a978:	af00      	add	r7, sp, #0
    a97a:	4603      	mov	r3, r0
    a97c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    a97e:	f24e 1300 	movw	r3, #57600	; 0xe100
    a982:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a986:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a98a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a98e:	79f9      	ldrb	r1, [r7, #7]
    a990:	f001 011f 	and.w	r1, r1, #31
    a994:	f04f 0001 	mov.w	r0, #1
    a998:	fa00 f101 	lsl.w	r1, r0, r1
    a99c:	f102 0220 	add.w	r2, r2, #32
    a9a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a9a4:	f107 070c 	add.w	r7, r7, #12
    a9a8:	46bd      	mov	sp, r7
    a9aa:	bc80      	pop	{r7}
    a9ac:	4770      	bx	lr
    a9ae:	bf00      	nop

0000a9b0 <I2C_enable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to enable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_enable_irq( i2c_instance_t * this_i2c )
{
    a9b0:	b580      	push	{r7, lr}
    a9b2:	b082      	sub	sp, #8
    a9b4:	af00      	add	r7, sp, #0
    a9b6:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    a9b8:	687a      	ldr	r2, [r7, #4]
    a9ba:	f240 4334 	movw	r3, #1076	; 0x434
    a9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9c2:	429a      	cmp	r2, r3
    a9c4:	d103      	bne.n	a9ce <I2C_enable_irq+0x1e>
	{
		NVIC_EnableIRQ( FabricIrq0_IRQn );
    a9c6:	f04f 0022 	mov.w	r0, #34	; 0x22
    a9ca:	f7ff ffb7 	bl	a93c <NVIC_EnableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    a9ce:	687a      	ldr	r2, [r7, #4]
    a9d0:	f240 43a0 	movw	r3, #1184	; 0x4a0
    a9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9d8:	429a      	cmp	r2, r3
    a9da:	d103      	bne.n	a9e4 <I2C_enable_irq+0x34>
	{
		NVIC_EnableIRQ( FabricIrq1_IRQn );
    a9dc:	f04f 0023 	mov.w	r0, #35	; 0x23
    a9e0:	f7ff ffac 	bl	a93c <NVIC_EnableIRQ>
	}
	if(this_i2c == &counter_i2c)
    a9e4:	687a      	ldr	r2, [r7, #4]
    a9e6:	f241 0348 	movw	r3, #4168	; 0x1048
    a9ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9ee:	429a      	cmp	r2, r3
    a9f0:	d103      	bne.n	a9fa <I2C_enable_irq+0x4a>
	{
		NVIC_EnableIRQ( FabricIrq2_IRQn );
    a9f2:	f04f 0024 	mov.w	r0, #36	; 0x24
    a9f6:	f7ff ffa1 	bl	a93c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c3)
    a9fa:	687a      	ldr	r2, [r7, #4]
    a9fc:	f240 53c4 	movw	r3, #1476	; 0x5c4
    aa00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa04:	429a      	cmp	r2, r3
    aa06:	d103      	bne.n	aa10 <I2C_enable_irq+0x60>
	{
		NVIC_EnableIRQ( FabricIrq3_IRQn );
    aa08:	f04f 0025 	mov.w	r0, #37	; 0x25
    aa0c:	f7ff ff96 	bl	a93c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c4)
    aa10:	687a      	ldr	r2, [r7, #4]
    aa12:	f241 03c4 	movw	r3, #4292	; 0x10c4
    aa16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa1a:	429a      	cmp	r2, r3
    aa1c:	d103      	bne.n	aa26 <I2C_enable_irq+0x76>
	{
		NVIC_EnableIRQ( FabricIrq4_IRQn );
    aa1e:	f04f 0026 	mov.w	r0, #38	; 0x26
    aa22:	f7ff ff8b 	bl	a93c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c5)
    aa26:	687a      	ldr	r2, [r7, #4]
    aa28:	f240 5358 	movw	r3, #1368	; 0x558
    aa2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa30:	429a      	cmp	r2, r3
    aa32:	d103      	bne.n	aa3c <I2C_enable_irq+0x8c>
	{
		NVIC_EnableIRQ( FabricIrq5_IRQn );
    aa34:	f04f 0027 	mov.w	r0, #39	; 0x27
    aa38:	f7ff ff80 	bl	a93c <NVIC_EnableIRQ>
	}
}
    aa3c:	f107 0708 	add.w	r7, r7, #8
    aa40:	46bd      	mov	sp, r7
    aa42:	bd80      	pop	{r7, pc}

0000aa44 <I2C_disable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to disable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_disable_irq( i2c_instance_t * this_i2c )
{
    aa44:	b580      	push	{r7, lr}
    aa46:	b082      	sub	sp, #8
    aa48:	af00      	add	r7, sp, #0
    aa4a:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    aa4c:	687a      	ldr	r2, [r7, #4]
    aa4e:	f240 4334 	movw	r3, #1076	; 0x434
    aa52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa56:	429a      	cmp	r2, r3
    aa58:	d103      	bne.n	aa62 <I2C_disable_irq+0x1e>
	{
		NVIC_DisableIRQ( FabricIrq0_IRQn );
    aa5a:	f04f 0022 	mov.w	r0, #34	; 0x22
    aa5e:	f7ff ff89 	bl	a974 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    aa62:	687a      	ldr	r2, [r7, #4]
    aa64:	f240 43a0 	movw	r3, #1184	; 0x4a0
    aa68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa6c:	429a      	cmp	r2, r3
    aa6e:	d103      	bne.n	aa78 <I2C_disable_irq+0x34>
	{
		NVIC_DisableIRQ( FabricIrq1_IRQn );
    aa70:	f04f 0023 	mov.w	r0, #35	; 0x23
    aa74:	f7ff ff7e 	bl	a974 <NVIC_DisableIRQ>
	}

	if(this_i2c == &counter_i2c)
    aa78:	687a      	ldr	r2, [r7, #4]
    aa7a:	f241 0348 	movw	r3, #4168	; 0x1048
    aa7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa82:	429a      	cmp	r2, r3
    aa84:	d103      	bne.n	aa8e <I2C_disable_irq+0x4a>
	{
		NVIC_DisableIRQ( FabricIrq2_IRQn );
    aa86:	f04f 0024 	mov.w	r0, #36	; 0x24
    aa8a:	f7ff ff73 	bl	a974 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c3)
    aa8e:	687a      	ldr	r2, [r7, #4]
    aa90:	f240 53c4 	movw	r3, #1476	; 0x5c4
    aa94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa98:	429a      	cmp	r2, r3
    aa9a:	d103      	bne.n	aaa4 <I2C_disable_irq+0x60>
	{
		NVIC_DisableIRQ( FabricIrq3_IRQn );
    aa9c:	f04f 0025 	mov.w	r0, #37	; 0x25
    aaa0:	f7ff ff68 	bl	a974 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c4)
    aaa4:	687a      	ldr	r2, [r7, #4]
    aaa6:	f241 03c4 	movw	r3, #4292	; 0x10c4
    aaaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aaae:	429a      	cmp	r2, r3
    aab0:	d103      	bne.n	aaba <I2C_disable_irq+0x76>
	{
		NVIC_DisableIRQ( FabricIrq4_IRQn );
    aab2:	f04f 0026 	mov.w	r0, #38	; 0x26
    aab6:	f7ff ff5d 	bl	a974 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c5)
    aaba:	687a      	ldr	r2, [r7, #4]
    aabc:	f240 5358 	movw	r3, #1368	; 0x558
    aac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aac4:	429a      	cmp	r2, r3
    aac6:	d103      	bne.n	aad0 <I2C_disable_irq+0x8c>
	{
		NVIC_DisableIRQ( FabricIrq5_IRQn );
    aac8:	f04f 0027 	mov.w	r0, #39	; 0x27
    aacc:	f7ff ff52 	bl	a974 <NVIC_DisableIRQ>
	}
}
    aad0:	f107 0708 	add.w	r7, r7, #8
    aad4:	46bd      	mov	sp, r7
    aad6:	bd80      	pop	{r7, pc}

0000aad8 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
    aad8:	b580      	push	{r7, lr}
    aada:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
    aadc:	f000 f936 	bl	ad4c <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    aae0:	f64e 5300 	movw	r3, #60672	; 0xed00
    aae4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    aae8:	f64e 5200 	movw	r2, #60672	; 0xed00
    aaec:	f2ce 0200 	movt	r2, #57344	; 0xe000
    aaf0:	6952      	ldr	r2, [r2, #20]
    aaf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    aaf6:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
    aaf8:	f7f5 fc9c 	bl	434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
    aafc:	bd80      	pop	{r7, pc}
    aafe:	bf00      	nop

0000ab00 <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
    ab00:	b580      	push	{r7, lr}
    ab02:	b088      	sub	sp, #32
    ab04:	af00      	add	r7, sp, #0
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
    ab06:	f248 0300 	movw	r3, #32768	; 0x8000
    ab0a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ab0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ab12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    ab16:	60fb      	str	r3, [r7, #12]

    if(0u == controller_pll_init)
    ab18:	68fb      	ldr	r3, [r7, #12]
    ab1a:	2b00      	cmp	r3, #0
    ab1c:	f040 808b 	bne.w	ac36 <SystemCoreClockUpdate+0x136>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    ab20:	f248 0300 	movw	r3, #32768	; 0x8000
    ab24:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ab28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ab2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    ab30:	617b      	str	r3, [r7, #20]
        if(0u == global_mux_sel)
    ab32:	697b      	ldr	r3, [r7, #20]
    ab34:	2b00      	cmp	r3, #0
    ab36:	d13f      	bne.n	abb8 <SystemCoreClockUpdate+0xb8>
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
    ab38:	f240 3334 	movw	r3, #820	; 0x334
    ab3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab40:	f24f 0280 	movw	r2, #61568	; 0xf080
    ab44:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    ab48:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
    ab4a:	f240 3338 	movw	r3, #824	; 0x338
    ab4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab52:	f24f 0280 	movw	r2, #61568	; 0xf080
    ab56:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    ab5a:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
    ab5c:	f240 333c 	movw	r3, #828	; 0x33c
    ab60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab64:	f24f 0280 	movw	r2, #61568	; 0xf080
    ab68:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    ab6c:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    ab6e:	f240 3340 	movw	r3, #832	; 0x340
    ab72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab76:	f247 02e0 	movw	r2, #28896	; 0x70e0
    ab7a:	f2c0 0272 	movt	r2, #114	; 0x72
    ab7e:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
    ab80:	f240 3344 	movw	r3, #836	; 0x344
    ab84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab88:	f24f 0280 	movw	r2, #61568	; 0xf080
    ab8c:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    ab90:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
    ab92:	f240 3348 	movw	r3, #840	; 0x348
    ab96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab9a:	f24f 0280 	movw	r2, #61568	; 0xf080
    ab9e:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    aba2:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
    aba4:	f240 334c 	movw	r3, #844	; 0x34c
    aba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abac:	f24f 0280 	movw	r2, #61568	; 0xf080
    abb0:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    abb4:	601a      	str	r2, [r3, #0]
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    abb6:	e045      	b.n	ac44 <SystemCoreClockUpdate+0x144>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
    abb8:	f64b 3324 	movw	r3, #47908	; 0xbb24
    abbc:	f2c0 0300 	movt	r3, #0
    abc0:	f107 0204 	add.w	r2, r7, #4
    abc4:	e893 0003 	ldmia.w	r3, {r0, r1}
    abc8:	e882 0003 	stmia.w	r2, {r0, r1}

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
    abcc:	f248 0300 	movw	r3, #32768	; 0x8000
    abd0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    abd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    abd8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    abdc:	f003 0307 	and.w	r3, r3, #7
    abe0:	61bb      	str	r3, [r7, #24]
            clock_source = standby_clock_lut[standby_sel];
    abe2:	69bb      	ldr	r3, [r7, #24]
    abe4:	f107 0220 	add.w	r2, r7, #32
    abe8:	4413      	add	r3, r2
    abea:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
    abee:	77fb      	strb	r3, [r7, #31]
            switch(clock_source)
    abf0:	7ffb      	ldrb	r3, [r7, #31]
    abf2:	2b01      	cmp	r3, #1
    abf4:	d00b      	beq.n	ac0e <SystemCoreClockUpdate+0x10e>
    abf6:	2b02      	cmp	r3, #2
    abf8:	d00e      	beq.n	ac18 <SystemCoreClockUpdate+0x118>
    abfa:	2b00      	cmp	r3, #0
    abfc:	d114      	bne.n	ac28 <SystemCoreClockUpdate+0x128>
            {
                case RCOSC_25_50MHZ_CLK_SRC:
                    clk_src = get_rcosc_25_50mhz_frequency();
    abfe:	f000 f825 	bl	ac4c <get_rcosc_25_50mhz_frequency>
    ac02:	4603      	mov	r3, r0
    ac04:	613b      	str	r3, [r7, #16]
                    set_clock_frequency_globals(clk_src);
    ac06:	6938      	ldr	r0, [r7, #16]
    ac08:	f000 f842 	bl	ac90 <set_clock_frequency_globals>
                break;
    ac0c:	e01a      	b.n	ac44 <SystemCoreClockUpdate+0x144>

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
    ac0e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    ac12:	f000 f83d 	bl	ac90 <set_clock_frequency_globals>
                break;
    ac16:	e015      	b.n	ac44 <SystemCoreClockUpdate+0x144>

                case RCOSC_1_MHZ_CLK_SRC:
                    set_clock_frequency_globals(FREQ_1MHZ);
    ac18:	f244 2040 	movw	r0, #16960	; 0x4240
    ac1c:	f2c0 000f 	movt	r0, #15
    ac20:	f000 f836 	bl	ac90 <set_clock_frequency_globals>
                break;
    ac24:	bf00      	nop
    ac26:	e00d      	b.n	ac44 <SystemCoreClockUpdate+0x144>

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    ac28:	f244 2040 	movw	r0, #16960	; 0x4240
    ac2c:	f2c0 000f 	movt	r0, #15
    ac30:	f000 f82e 	bl	ac90 <set_clock_frequency_globals>
    ac34:	e006      	b.n	ac44 <SystemCoreClockUpdate+0x144>
        }
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
    ac36:	f000 f809 	bl	ac4c <get_rcosc_25_50mhz_frequency>
    ac3a:	4603      	mov	r3, r0
    ac3c:	613b      	str	r3, [r7, #16]
        set_clock_frequency_globals(clk_src);
    ac3e:	6938      	ldr	r0, [r7, #16]
    ac40:	f000 f826 	bl	ac90 <set_clock_frequency_globals>
    }
}
    ac44:	f107 0720 	add.w	r7, r7, #32
    ac48:	46bd      	mov	sp, r7
    ac4a:	bd80      	pop	{r7, pc}

0000ac4c <get_rcosc_25_50mhz_frequency>:

/***************************************************************************//**
 * Find out frequency generated by the 25_50mhz RC osciallator.
 */
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    ac4c:	b480      	push	{r7}
    ac4e:	b083      	sub	sp, #12
    ac50:	af00      	add	r7, sp, #0
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    ac52:	f248 0300 	movw	r3, #32768	; 0x8000
    ac56:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ac5a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
    ac5e:	f003 0304 	and.w	r3, r3, #4
    ac62:	603b      	str	r3, [r7, #0]
    if(0u == rcosc_div2)
    ac64:	683b      	ldr	r3, [r7, #0]
    ac66:	2b00      	cmp	r3, #0
    ac68:	d105      	bne.n	ac76 <get_rcosc_25_50mhz_frequency+0x2a>
    {
        /* 25_50mhz oscillator is configured for 25 MHz operations. */
        rcosc_frequency = FREQ_25MHZ;
    ac6a:	f647 0340 	movw	r3, #30784	; 0x7840
    ac6e:	f2c0 137d 	movt	r3, #381	; 0x17d
    ac72:	607b      	str	r3, [r7, #4]
    ac74:	e004      	b.n	ac80 <get_rcosc_25_50mhz_frequency+0x34>
    }
    else
    {
        /* 25_50mhz oscillator is configured for 50 MHz operations. */
        rcosc_frequency = FREQ_50MHZ;
    ac76:	f24f 0380 	movw	r3, #61568	; 0xf080
    ac7a:	f2c0 23fa 	movt	r3, #762	; 0x2fa
    ac7e:	607b      	str	r3, [r7, #4]
    }

    return rcosc_frequency;
    ac80:	687b      	ldr	r3, [r7, #4]
}
    ac82:	4618      	mov	r0, r3
    ac84:	f107 070c 	add.w	r7, r7, #12
    ac88:	46bd      	mov	sp, r7
    ac8a:	bc80      	pop	{r7}
    ac8c:	4770      	bx	lr
    ac8e:	bf00      	nop

0000ac90 <set_clock_frequency_globals>:
        - g_FrequencyFIC0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    ac90:	b480      	push	{r7}
    ac92:	b083      	sub	sp, #12
    ac94:	af00      	add	r7, sp, #0
    ac96:	6078      	str	r0, [r7, #4]
    SystemCoreClock = standby_clk;
    ac98:	f240 3334 	movw	r3, #820	; 0x334
    ac9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aca0:	687a      	ldr	r2, [r7, #4]
    aca2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
    aca4:	f240 3338 	movw	r3, #824	; 0x338
    aca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acac:	687a      	ldr	r2, [r7, #4]
    acae:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = standby_clk;
    acb0:	f240 333c 	movw	r3, #828	; 0x33c
    acb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acb8:	687a      	ldr	r2, [r7, #4]
    acba:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    acbc:	f240 3340 	movw	r3, #832	; 0x340
    acc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acc4:	f247 02e0 	movw	r2, #28896	; 0x70e0
    acc8:	f2c0 0272 	movt	r2, #114	; 0x72
    accc:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC0 = standby_clk;
    acce:	f240 3344 	movw	r3, #836	; 0x344
    acd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acd6:	687a      	ldr	r2, [r7, #4]
    acd8:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC1 = standby_clk;
    acda:	f240 3348 	movw	r3, #840	; 0x348
    acde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ace2:	687a      	ldr	r2, [r7, #4]
    ace4:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC64 = standby_clk;
    ace6:	f240 334c 	movw	r3, #844	; 0x34c
    acea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acee:	687a      	ldr	r2, [r7, #4]
    acf0:	601a      	str	r2, [r3, #0]
}
    acf2:	f107 070c 	add.w	r7, r7, #12
    acf6:	46bd      	mov	sp, r7
    acf8:	bc80      	pop	{r7}
    acfa:	4770      	bx	lr

0000acfc <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
    acfc:	b480      	push	{r7}
    acfe:	b083      	sub	sp, #12
    ad00:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    ad02:	f248 0300 	movw	r3, #32768	; 0x8000
    ad06:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ad0a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    ad0e:	607b      	str	r3, [r7, #4]
    switch(device_version)
    ad10:	687a      	ldr	r2, [r7, #4]
    ad12:	f64f 0302 	movw	r3, #63490	; 0xf802
    ad16:	429a      	cmp	r2, r3
    ad18:	d006      	beq.n	ad28 <get_silicon_revision+0x2c>
    ad1a:	f64f 0302 	movw	r3, #63490	; 0xf802
    ad1e:	f2c0 0301 	movt	r3, #1
    ad22:	429a      	cmp	r2, r3
    ad24:	d004      	beq.n	ad30 <get_silicon_revision+0x34>
    ad26:	e007      	b.n	ad38 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
    ad28:	f04f 0301 	mov.w	r3, #1
    ad2c:	603b      	str	r3, [r7, #0]
            break;
    ad2e:	e006      	b.n	ad3e <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
    ad30:	f04f 0302 	mov.w	r3, #2
    ad34:	603b      	str	r3, [r7, #0]
            break;
    ad36:	e002      	b.n	ad3e <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
    ad38:	f04f 0300 	mov.w	r3, #0
    ad3c:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
    ad3e:	683b      	ldr	r3, [r7, #0]
}
    ad40:	4618      	mov	r0, r3
    ad42:	f107 070c 	add.w	r7, r7, #12
    ad46:	46bd      	mov	sp, r7
    ad48:	bc80      	pop	{r7}
    ad4a:	4770      	bx	lr

0000ad4c <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
    ad4c:	b580      	push	{r7, lr}
    ad4e:	b082      	sub	sp, #8
    ad50:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
    ad52:	f7ff ffd3 	bl	acfc <get_silicon_revision>
    ad56:	4603      	mov	r3, r0
    ad58:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
    ad5a:	687b      	ldr	r3, [r7, #4]
    ad5c:	2b01      	cmp	r3, #1
    ad5e:	d101      	bne.n	ad64 <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
    ad60:	f000 f804 	bl	ad6c <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
    ad64:	f107 0708 	add.w	r7, r7, #8
    ad68:	46bd      	mov	sp, r7
    ad6a:	bd80      	pop	{r7, pc}

0000ad6c <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
    ad6c:	b480      	push	{r7}
    ad6e:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
    ad70:	f248 0300 	movw	r3, #32768	; 0x8000
    ad74:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ad78:	f248 0200 	movw	r2, #32768	; 0x8000
    ad7c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    ad80:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    ad84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    ad88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
    ad8c:	f248 0300 	movw	r3, #32768	; 0x8000
    ad90:	f2c4 0303 	movt	r3, #16387	; 0x4003
    ad94:	f248 0200 	movw	r2, #32768	; 0x8000
    ad98:	f2c4 0203 	movt	r2, #16387	; 0x4003
    ad9c:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    ada0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
    ada4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    ada8:	46bd      	mov	sp, r7
    adaa:	bc80      	pop	{r7}
    adac:	4770      	bx	lr
    adae:	bf00      	nop

0000adb0 <HAL_disable_interrupts>:
    adb0:	f3ef 8010 	mrs	r0, PRIMASK
    adb4:	b672      	cpsid	i
    adb6:	4770      	bx	lr

0000adb8 <HAL_restore_interrupts>:
    adb8:	f380 8810 	msr	PRIMASK, r0
    adbc:	4770      	bx	lr
	...

0000adc0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    adc0:	b480      	push	{r7}
    adc2:	b083      	sub	sp, #12
    adc4:	af00      	add	r7, sp, #0
    adc6:	4603      	mov	r3, r0
    adc8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    adca:	f24e 1300 	movw	r3, #57600	; 0xe100
    adce:	f2ce 0300 	movt	r3, #57344	; 0xe000
    add2:	f997 2007 	ldrsb.w	r2, [r7, #7]
    add6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    adda:	79f9      	ldrb	r1, [r7, #7]
    addc:	f001 011f 	and.w	r1, r1, #31
    ade0:	f04f 0001 	mov.w	r0, #1
    ade4:	fa00 f101 	lsl.w	r1, r0, r1
    ade8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    adec:	f107 070c 	add.w	r7, r7, #12
    adf0:	46bd      	mov	sp, r7
    adf2:	bc80      	pop	{r7}
    adf4:	4770      	bx	lr
    adf6:	bf00      	nop

0000adf8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    adf8:	b480      	push	{r7}
    adfa:	b083      	sub	sp, #12
    adfc:	af00      	add	r7, sp, #0
    adfe:	4603      	mov	r3, r0
    ae00:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    ae02:	f24e 1300 	movw	r3, #57600	; 0xe100
    ae06:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ae0a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    ae0e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    ae12:	79f9      	ldrb	r1, [r7, #7]
    ae14:	f001 011f 	and.w	r1, r1, #31
    ae18:	f04f 0001 	mov.w	r0, #1
    ae1c:	fa00 f101 	lsl.w	r1, r0, r1
    ae20:	f102 0220 	add.w	r2, r2, #32
    ae24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    ae28:	f107 070c 	add.w	r7, r7, #12
    ae2c:	46bd      	mov	sp, r7
    ae2e:	bc80      	pop	{r7}
    ae30:	4770      	bx	lr
    ae32:	bf00      	nop

0000ae34 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    ae34:	b480      	push	{r7}
    ae36:	b083      	sub	sp, #12
    ae38:	af00      	add	r7, sp, #0
    ae3a:	4603      	mov	r3, r0
    ae3c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    ae3e:	f24e 1300 	movw	r3, #57600	; 0xe100
    ae42:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ae46:	f997 2007 	ldrsb.w	r2, [r7, #7]
    ae4a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    ae4e:	79f9      	ldrb	r1, [r7, #7]
    ae50:	f001 011f 	and.w	r1, r1, #31
    ae54:	f04f 0001 	mov.w	r0, #1
    ae58:	fa00 f101 	lsl.w	r1, r0, r1
    ae5c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    ae60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    ae64:	f107 070c 	add.w	r7, r7, #12
    ae68:	46bd      	mov	sp, r7
    ae6a:	bc80      	pop	{r7}
    ae6c:	4770      	bx	lr
    ae6e:	bf00      	nop

0000ae70 <MSS_COMBLK_init>:
void MSS_COMBLK_init
(
    comblk_async_event_handler_t async_event_handler,
    uint8_t* p_response
)
{
    ae70:	b580      	push	{r7, lr}
    ae72:	b082      	sub	sp, #8
    ae74:	af00      	add	r7, sp, #0
    ae76:	6078      	str	r0, [r7, #4]
    ae78:	6039      	str	r1, [r7, #0]
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    ae7a:	f04f 0013 	mov.w	r0, #19
    ae7e:	f7ff ffbb 	bl	adf8 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
    ae82:	f246 0300 	movw	r3, #24576	; 0x6000
    ae86:	f2c4 0301 	movt	r3, #16385	; 0x4001
    ae8a:	f04f 0200 	mov.w	r2, #0
    ae8e:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    ae90:	f04f 0013 	mov.w	r0, #19
    ae94:	f7ff ffce 	bl	ae34 <NVIC_ClearPendingIRQ>
    
    g_async_event_handler = async_event_handler;
    ae98:	f240 33c4 	movw	r3, #964	; 0x3c4
    ae9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aea0:	687a      	ldr	r2, [r7, #4]
    aea2:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    aea4:	f240 33c0 	movw	r3, #960	; 0x3c0
    aea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeac:	f04f 0200 	mov.w	r2, #0
    aeb0:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = 0u;
    aeb2:	f240 339c 	movw	r3, #924	; 0x39c
    aeb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeba:	f04f 0200 	mov.w	r2, #0
    aebe:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = 0u;
    aec0:	f240 33a0 	movw	r3, #928	; 0x3a0
    aec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aec8:	f04f 0200 	mov.w	r2, #0
    aecc:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = 0u;
    aece:	f240 33a4 	movw	r3, #932	; 0x3a4
    aed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aed6:	f04f 0200 	mov.w	r2, #0
    aeda:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = 0u;
    aedc:	f240 33a8 	movw	r3, #936	; 0x3a8
    aee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aee4:	f04f 0200 	mov.w	r2, #0
    aee8:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = 0u;
    aeea:	f240 33ac 	movw	r3, #940	; 0x3ac
    aeee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aef2:	f04f 0200 	mov.w	r2, #0
    aef6:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
    aef8:	f240 33b0 	movw	r3, #944	; 0x3b0
    aefc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af00:	683a      	ldr	r2, [r7, #0]
    af02:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = 0u;
    af04:	f240 33b4 	movw	r3, #948	; 0x3b4
    af08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af0c:	f04f 0200 	mov.w	r2, #0
    af10:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
    af12:	f240 33b6 	movw	r3, #950	; 0x3b6
    af16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af1a:	f04f 0200 	mov.w	r2, #0
    af1e:	801a      	strh	r2, [r3, #0]
    g_comblk_completion_handler = 0;
    af20:	f240 33b8 	movw	r3, #952	; 0x3b8
    af24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af28:	f04f 0200 	mov.w	r2, #0
    af2c:	601a      	str	r2, [r3, #0]
    
    g_comblk_state = COMBLK_IDLE;
    af2e:	f240 33c1 	movw	r3, #961	; 0x3c1
    af32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af36:	f04f 0200 	mov.w	r2, #0
    af3a:	701a      	strb	r2, [r3, #0]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controller’s COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
    af3c:	f246 0300 	movw	r3, #24576	; 0x6000
    af40:	f2c4 0301 	movt	r3, #16385	; 0x4001
    af44:	f246 0200 	movw	r2, #24576	; 0x6000
    af48:	f2c4 0201 	movt	r2, #16385	; 0x4001
    af4c:	6812      	ldr	r2, [r2, #0]
    af4e:	f022 0220 	bic.w	r2, r2, #32
    af52:	601a      	str	r2, [r3, #0]
    COMBLK->CONTROL |= CR_ENABLE_MASK;
    af54:	f246 0300 	movw	r3, #24576	; 0x6000
    af58:	f2c4 0301 	movt	r3, #16385	; 0x4001
    af5c:	f246 0200 	movw	r2, #24576	; 0x6000
    af60:	f2c4 0201 	movt	r2, #16385	; 0x4001
    af64:	6812      	ldr	r2, [r2, #0]
    af66:	f042 0210 	orr.w	r2, r2, #16
    af6a:	601a      	str	r2, [r3, #0]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    af6c:	f246 0300 	movw	r3, #24576	; 0x6000
    af70:	f2c4 0301 	movt	r3, #16385	; 0x4001
    af74:	f246 0200 	movw	r2, #24576	; 0x6000
    af78:	f2c4 0201 	movt	r2, #16385	; 0x4001
    af7c:	6892      	ldr	r2, [r2, #8]
    af7e:	f022 0201 	bic.w	r2, r2, #1
    af82:	609a      	str	r2, [r3, #8]
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    af84:	f246 0300 	movw	r3, #24576	; 0x6000
    af88:	f2c4 0301 	movt	r3, #16385	; 0x4001
    af8c:	f246 0200 	movw	r2, #24576	; 0x6000
    af90:	f2c4 0201 	movt	r2, #16385	; 0x4001
    af94:	6892      	ldr	r2, [r2, #8]
    af96:	f042 0202 	orr.w	r2, r2, #2
    af9a:	609a      	str	r2, [r3, #8]
    NVIC_EnableIRQ(ComBlk_IRQn);
    af9c:	f04f 0013 	mov.w	r0, #19
    afa0:	f7ff ff0e 	bl	adc0 <NVIC_EnableIRQ>
}
    afa4:	f107 0708 	add.w	r7, r7, #8
    afa8:	46bd      	mov	sp, r7
    afaa:	bd80      	pop	{r7, pc}

0000afac <MSS_COMBLK_send_cmd>:
    uint32_t data_size,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
    afac:	b580      	push	{r7, lr}
    afae:	b086      	sub	sp, #24
    afb0:	af00      	add	r7, sp, #0
    afb2:	60f8      	str	r0, [r7, #12]
    afb4:	607a      	str	r2, [r7, #4]
    afb6:	603b      	str	r3, [r7, #0]
    afb8:	460b      	mov	r3, r1
    afba:	817b      	strh	r3, [r7, #10]
    uint32_t size_sent;
    
    ASSERT(cmd_size > 0);
    afbc:	897b      	ldrh	r3, [r7, #10]
    afbe:	2b00      	cmp	r3, #0
    afc0:	d100      	bne.n	afc4 <MSS_COMBLK_send_cmd+0x18>
    afc2:	be00      	bkpt	0x0000
    
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    afc4:	f04f 0013 	mov.w	r0, #19
    afc8:	f7ff ff16 	bl	adf8 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
    afcc:	f246 0300 	movw	r3, #24576	; 0x6000
    afd0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    afd4:	f04f 0200 	mov.w	r2, #0
    afd8:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    afda:	f04f 0013 	mov.w	r0, #19
    afde:	f7ff ff29 	bl	ae34 <NVIC_ClearPendingIRQ>
    
    /*
     * Abort current command if any.
     */
    abort_current_cmd();
    afe2:	f000 fbed 	bl	b7c0 <abort_current_cmd>
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    afe6:	f240 33c0 	movw	r3, #960	; 0x3c0
    afea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afee:	f04f 0201 	mov.w	r2, #1
    aff2:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = p_cmd[0];
    aff4:	68fb      	ldr	r3, [r7, #12]
    aff6:	781a      	ldrb	r2, [r3, #0]
    aff8:	f240 339c 	movw	r3, #924	; 0x39c
    affc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b000:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = p_cmd;
    b002:	f240 33a0 	movw	r3, #928	; 0x3a0
    b006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b00a:	68fa      	ldr	r2, [r7, #12]
    b00c:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = cmd_size;
    b00e:	f240 33a4 	movw	r3, #932	; 0x3a4
    b012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b016:	897a      	ldrh	r2, [r7, #10]
    b018:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = p_data;
    b01a:	f240 33a8 	movw	r3, #936	; 0x3a8
    b01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b022:	687a      	ldr	r2, [r7, #4]
    b024:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = data_size;
    b026:	f240 33ac 	movw	r3, #940	; 0x3ac
    b02a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b02e:	683a      	ldr	r2, [r7, #0]
    b030:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
    b032:	f240 33b0 	movw	r3, #944	; 0x3b0
    b036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b03a:	6a3a      	ldr	r2, [r7, #32]
    b03c:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = response_size;
    b03e:	f240 33b4 	movw	r3, #948	; 0x3b4
    b042:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b046:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    b048:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
    b04a:	f240 33b6 	movw	r3, #950	; 0x3b6
    b04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b052:	f04f 0200 	mov.w	r2, #0
    b056:	801a      	strh	r2, [r3, #0]
    g_comblk_page_handler = 0u;
    b058:	f240 33bc 	movw	r3, #956	; 0x3bc
    b05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b060:	f04f 0200 	mov.w	r2, #0
    b064:	601a      	str	r2, [r3, #0]
    g_comblk_completion_handler = completion_handler;
    b066:	f240 33b8 	movw	r3, #952	; 0x3b8
    b06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b06e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    b070:	601a      	str	r2, [r3, #0]
    
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    b072:	f246 0300 	movw	r3, #24576	; 0x6000
    b076:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b07a:	f246 0200 	movw	r2, #24576	; 0x6000
    b07e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b082:	6892      	ldr	r2, [r2, #8]
    b084:	f042 0202 	orr.w	r2, r2, #2
    b088:	609a      	str	r2, [r3, #8]

    /*
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
    b08a:	f240 339c 	movw	r3, #924	; 0x39c
    b08e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b092:	781b      	ldrb	r3, [r3, #0]
    b094:	b2db      	uxtb	r3, r3
    b096:	4618      	mov	r0, r3
    b098:	f000 fbc2 	bl	b820 <send_cmd_opcode>
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    b09c:	68fb      	ldr	r3, [r7, #12]
    b09e:	f103 0201 	add.w	r2, r3, #1
    b0a2:	897b      	ldrh	r3, [r7, #10]
    b0a4:	f103 33ff 	add.w	r3, r3, #4294967295
    b0a8:	4610      	mov	r0, r2
    b0aa:	4619      	mov	r1, r3
    b0ac:	f000 fbe0 	bl	b870 <fill_tx_fifo>
    b0b0:	4603      	mov	r3, r0
    b0b2:	617b      	str	r3, [r7, #20]
    ++size_sent;    /* Adjust for opcode byte sent. */
    b0b4:	697b      	ldr	r3, [r7, #20]
    b0b6:	f103 0301 	add.w	r3, r3, #1
    b0ba:	617b      	str	r3, [r7, #20]
    if(size_sent < cmd_size)
    b0bc:	897a      	ldrh	r2, [r7, #10]
    b0be:	697b      	ldr	r3, [r7, #20]
    b0c0:	429a      	cmp	r2, r3
    b0c2:	d923      	bls.n	b10c <MSS_COMBLK_send_cmd+0x160>
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    b0c4:	f240 33a4 	movw	r3, #932	; 0x3a4
    b0c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0cc:	881b      	ldrh	r3, [r3, #0]
    b0ce:	b29a      	uxth	r2, r3
    b0d0:	697b      	ldr	r3, [r7, #20]
    b0d2:	b29b      	uxth	r3, r3
    b0d4:	ebc3 0302 	rsb	r3, r3, r2
    b0d8:	b29a      	uxth	r2, r3
    b0da:	f240 33a4 	movw	r3, #932	; 0x3a4
    b0de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0e2:	801a      	strh	r2, [r3, #0]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    b0e4:	f240 33a0 	movw	r3, #928	; 0x3a0
    b0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0ec:	681a      	ldr	r2, [r3, #0]
    b0ee:	697b      	ldr	r3, [r7, #20]
    b0f0:	441a      	add	r2, r3
    b0f2:	f240 33a0 	movw	r3, #928	; 0x3a0
    b0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0fa:	601a      	str	r2, [r3, #0]
        
        g_comblk_state = COMBLK_TX_CMD;
    b0fc:	f240 33c1 	movw	r3, #961	; 0x3c1
    b100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b104:	f04f 0201 	mov.w	r2, #1
    b108:	701a      	strb	r2, [r3, #0]
    b10a:	e01c      	b.n	b146 <MSS_COMBLK_send_cmd+0x19a>
    }
    else
    {
        g_comblk_cmd_size = 0u;
    b10c:	f240 33a4 	movw	r3, #932	; 0x3a4
    b110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b114:	f04f 0200 	mov.w	r2, #0
    b118:	801a      	strh	r2, [r3, #0]
        if(g_comblk_data_size > 0u)
    b11a:	f240 33ac 	movw	r3, #940	; 0x3ac
    b11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b122:	681b      	ldr	r3, [r3, #0]
    b124:	2b00      	cmp	r3, #0
    b126:	d007      	beq.n	b138 <MSS_COMBLK_send_cmd+0x18c>
        {
            g_comblk_state = COMBLK_TX_DATA;
    b128:	f240 33c1 	movw	r3, #961	; 0x3c1
    b12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b130:	f04f 0202 	mov.w	r2, #2
    b134:	701a      	strb	r2, [r3, #0]
    b136:	e006      	b.n	b146 <MSS_COMBLK_send_cmd+0x19a>
        }
        else
        {
            g_comblk_state = COMBLK_WAIT_RESPONSE;
    b138:	f240 33c1 	movw	r3, #961	; 0x3c1
    b13c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b140:	f04f 0203 	mov.w	r2, #3
    b144:	701a      	strb	r2, [r3, #0]
    }

    /*
     * Enable interrupt.
     */
    NVIC_EnableIRQ(ComBlk_IRQn);
    b146:	f04f 0013 	mov.w	r0, #19
    b14a:	f7ff fe39 	bl	adc0 <NVIC_EnableIRQ>
}
    b14e:	f107 0718 	add.w	r7, r7, #24
    b152:	46bd      	mov	sp, r7
    b154:	bd80      	pop	{r7, pc}
    b156:	bf00      	nop

0000b158 <ComBlk_IRQHandler>:

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
    b158:	b580      	push	{r7, lr}
    b15a:	b082      	sub	sp, #8
    b15c:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
    b15e:	f246 0300 	movw	r3, #24576	; 0x6000
    b162:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b166:	685b      	ldr	r3, [r3, #4]
    b168:	717b      	strb	r3, [r7, #5]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    b16a:	f246 0300 	movw	r3, #24576	; 0x6000
    b16e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b172:	689b      	ldr	r3, [r3, #8]
    b174:	b2da      	uxtb	r2, r3
    b176:	797b      	ldrb	r3, [r7, #5]
    b178:	ea02 0303 	and.w	r3, r2, r3
    b17c:	717b      	strb	r3, [r7, #5]
    
    rcv_okay = status & RCVOKAY_MASK;
    b17e:	797b      	ldrb	r3, [r7, #5]
    b180:	f003 0302 	and.w	r3, r3, #2
    b184:	71fb      	strb	r3, [r7, #7]
    
    if(rcv_okay)
    b186:	79fb      	ldrb	r3, [r7, #7]
    b188:	2b00      	cmp	r3, #0
    b18a:	d001      	beq.n	b190 <ComBlk_IRQHandler+0x38>
    {
        handle_rx_okay_irq();
    b18c:	f000 f970 	bl	b470 <handle_rx_okay_irq>
    }
        
    tx_okay = status & TXTOKAY_MASK;
    b190:	797b      	ldrb	r3, [r7, #5]
    b192:	f003 0301 	and.w	r3, r3, #1
    b196:	71bb      	strb	r3, [r7, #6]
    if(tx_okay)
    b198:	79bb      	ldrb	r3, [r7, #6]
    b19a:	2b00      	cmp	r3, #0
    b19c:	d001      	beq.n	b1a2 <ComBlk_IRQHandler+0x4a>
    {
        handle_tx_okay_irq();
    b19e:	f000 f805 	bl	b1ac <handle_tx_okay_irq>
    }
}
    b1a2:	f107 0708 	add.w	r7, r7, #8
    b1a6:	46bd      	mov	sp, r7
    b1a8:	bd80      	pop	{r7, pc}
    b1aa:	bf00      	nop

0000b1ac <handle_tx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
    b1ac:	b580      	push	{r7, lr}
    b1ae:	b084      	sub	sp, #16
    b1b0:	af00      	add	r7, sp, #0
    switch(g_comblk_state)
    b1b2:	f240 33c1 	movw	r3, #961	; 0x3c1
    b1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ba:	781b      	ldrb	r3, [r3, #0]
    b1bc:	2b02      	cmp	r3, #2
    b1be:	d067      	beq.n	b290 <handle_tx_okay_irq+0xe4>
    b1c0:	2b05      	cmp	r3, #5
    b1c2:	f000 80b6 	beq.w	b332 <handle_tx_okay_irq+0x186>
    b1c6:	2b01      	cmp	r3, #1
    b1c8:	f040 8136 	bne.w	b438 <handle_tx_okay_irq+0x28c>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
    b1cc:	f240 33a4 	movw	r3, #932	; 0x3a4
    b1d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d4:	881b      	ldrh	r3, [r3, #0]
    b1d6:	b29b      	uxth	r3, r3
    b1d8:	2b00      	cmp	r3, #0
    b1da:	d055      	beq.n	b288 <handle_tx_okay_irq+0xdc>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
    b1dc:	f240 33a0 	movw	r3, #928	; 0x3a0
    b1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1e4:	681a      	ldr	r2, [r3, #0]
    b1e6:	f240 33a4 	movw	r3, #932	; 0x3a4
    b1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ee:	881b      	ldrh	r3, [r3, #0]
    b1f0:	b29b      	uxth	r3, r3
    b1f2:	4610      	mov	r0, r2
    b1f4:	4619      	mov	r1, r3
    b1f6:	f000 fb3b 	bl	b870 <fill_tx_fifo>
    b1fa:	4603      	mov	r3, r0
    b1fc:	607b      	str	r3, [r7, #4]
                if(size_sent < g_comblk_cmd_size)
    b1fe:	f240 33a4 	movw	r3, #932	; 0x3a4
    b202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b206:	881b      	ldrh	r3, [r3, #0]
    b208:	b29b      	uxth	r3, r3
    b20a:	461a      	mov	r2, r3
    b20c:	687b      	ldr	r3, [r7, #4]
    b20e:	429a      	cmp	r2, r3
    b210:	d91c      	bls.n	b24c <handle_tx_okay_irq+0xa0>
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    b212:	f240 33a4 	movw	r3, #932	; 0x3a4
    b216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b21a:	881b      	ldrh	r3, [r3, #0]
    b21c:	b29a      	uxth	r2, r3
    b21e:	687b      	ldr	r3, [r7, #4]
    b220:	b29b      	uxth	r3, r3
    b222:	ebc3 0302 	rsb	r3, r3, r2
    b226:	b29a      	uxth	r2, r3
    b228:	f240 33a4 	movw	r3, #932	; 0x3a4
    b22c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b230:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    b232:	f240 33a0 	movw	r3, #928	; 0x3a0
    b236:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b23a:	681a      	ldr	r2, [r3, #0]
    b23c:	687b      	ldr	r3, [r7, #4]
    b23e:	441a      	add	r2, r3
    b240:	f240 33a0 	movw	r3, #928	; 0x3a0
    b244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b248:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    b24a:	e10c      	b.n	b466 <handle_tx_okay_irq+0x2ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
    b24c:	f240 33a4 	movw	r3, #932	; 0x3a4
    b250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b254:	f04f 0200 	mov.w	r2, #0
    b258:	801a      	strh	r2, [r3, #0]
                    if(g_comblk_data_size > 0u)
    b25a:	f240 33ac 	movw	r3, #940	; 0x3ac
    b25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b262:	681b      	ldr	r3, [r3, #0]
    b264:	2b00      	cmp	r3, #0
    b266:	d007      	beq.n	b278 <handle_tx_okay_irq+0xcc>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
    b268:	f240 33c1 	movw	r3, #961	; 0x3c1
    b26c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b270:	f04f 0202 	mov.w	r2, #2
    b274:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    b276:	e0f6      	b.n	b466 <handle_tx_okay_irq+0x2ba>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
                    }
                    else
                    {
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    b278:	f240 33c1 	movw	r3, #961	; 0x3c1
    b27c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b280:	f04f 0203 	mov.w	r2, #3
    b284:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    b286:	e0ee      	b.n	b466 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    b288:	be00      	bkpt	0x0000
                abort_current_cmd();
    b28a:	f000 fa99 	bl	b7c0 <abort_current_cmd>
            }
        break;
    b28e:	e0ea      	b.n	b466 <handle_tx_okay_irq+0x2ba>
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
    b290:	f240 33ac 	movw	r3, #940	; 0x3ac
    b294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b298:	681b      	ldr	r3, [r3, #0]
    b29a:	2b00      	cmp	r3, #0
    b29c:	d045      	beq.n	b32a <handle_tx_okay_irq+0x17e>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    b29e:	f240 33a8 	movw	r3, #936	; 0x3a8
    b2a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a6:	681a      	ldr	r2, [r3, #0]
    b2a8:	f240 33ac 	movw	r3, #940	; 0x3ac
    b2ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2b0:	681b      	ldr	r3, [r3, #0]
    b2b2:	4610      	mov	r0, r2
    b2b4:	4619      	mov	r1, r3
    b2b6:	f000 fadb 	bl	b870 <fill_tx_fifo>
    b2ba:	4603      	mov	r3, r0
    b2bc:	60bb      	str	r3, [r7, #8]
                if(size_sent < g_comblk_data_size)
    b2be:	f240 33ac 	movw	r3, #940	; 0x3ac
    b2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2c6:	681b      	ldr	r3, [r3, #0]
    b2c8:	68ba      	ldr	r2, [r7, #8]
    b2ca:	429a      	cmp	r2, r3
    b2cc:	d219      	bcs.n	b302 <handle_tx_okay_irq+0x156>
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
    b2ce:	f240 33ac 	movw	r3, #940	; 0x3ac
    b2d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2d6:	681a      	ldr	r2, [r3, #0]
    b2d8:	68bb      	ldr	r3, [r7, #8]
    b2da:	ebc3 0202 	rsb	r2, r3, r2
    b2de:	f240 33ac 	movw	r3, #940	; 0x3ac
    b2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2e6:	601a      	str	r2, [r3, #0]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
    b2e8:	f240 33a8 	movw	r3, #936	; 0x3a8
    b2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2f0:	681a      	ldr	r2, [r3, #0]
    b2f2:	68bb      	ldr	r3, [r7, #8]
    b2f4:	441a      	add	r2, r3
    b2f6:	f240 33a8 	movw	r3, #936	; 0x3a8
    b2fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2fe:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    b300:	e0b1      	b.n	b466 <handle_tx_okay_irq+0x2ba>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    b302:	f246 0300 	movw	r3, #24576	; 0x6000
    b306:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b30a:	f246 0200 	movw	r2, #24576	; 0x6000
    b30e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b312:	6892      	ldr	r2, [r2, #8]
    b314:	f022 0201 	bic.w	r2, r2, #1
    b318:	609a      	str	r2, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
    b31a:	f240 33c1 	movw	r3, #961	; 0x3c1
    b31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b322:	f04f 0203 	mov.w	r2, #3
    b326:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    b328:	e09d      	b.n	b466 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    b32a:	be00      	bkpt	0x0000
                abort_current_cmd();
    b32c:	f000 fa48 	bl	b7c0 <abort_current_cmd>
            }
        break;
    b330:	e099      	b.n	b466 <handle_tx_okay_irq+0x2ba>
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
    b332:	f240 33ac 	movw	r3, #940	; 0x3ac
    b336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b33a:	681b      	ldr	r3, [r3, #0]
    b33c:	2b00      	cmp	r3, #0
    b33e:	d136      	bne.n	b3ae <handle_tx_okay_irq+0x202>
            {
                if(g_comblk_page_handler != 0)
    b340:	f240 33bc 	movw	r3, #956	; 0x3bc
    b344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b348:	681b      	ldr	r3, [r3, #0]
    b34a:	2b00      	cmp	r3, #0
    b34c:	d02a      	beq.n	b3a4 <handle_tx_okay_irq+0x1f8>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
    b34e:	f240 33bc 	movw	r3, #956	; 0x3bc
    b352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b356:	681b      	ldr	r3, [r3, #0]
    b358:	f240 30a8 	movw	r0, #936	; 0x3a8
    b35c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    b360:	4798      	blx	r3
    b362:	4602      	mov	r2, r0
    b364:	f240 33ac 	movw	r3, #940	; 0x3ac
    b368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b36c:	601a      	str	r2, [r3, #0]
                    if(0u == g_comblk_data_size)
    b36e:	f240 33ac 	movw	r3, #940	; 0x3ac
    b372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b376:	681b      	ldr	r3, [r3, #0]
    b378:	2b00      	cmp	r3, #0
    b37a:	d117      	bne.n	b3ac <handle_tx_okay_irq+0x200>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    b37c:	f246 0300 	movw	r3, #24576	; 0x6000
    b380:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b384:	f246 0200 	movw	r2, #24576	; 0x6000
    b388:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b38c:	6892      	ldr	r2, [r2, #8]
    b38e:	f022 0201 	bic.w	r2, r2, #1
    b392:	609a      	str	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    b394:	f240 33c1 	movw	r3, #961	; 0x3c1
    b398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b39c:	f04f 0203 	mov.w	r2, #3
    b3a0:	701a      	strb	r2, [r3, #0]
    b3a2:	e004      	b.n	b3ae <handle_tx_okay_irq+0x202>
                    }
                }
                else
                {
                    ASSERT(0);
    b3a4:	be00      	bkpt	0x0000
                    abort_current_cmd();
    b3a6:	f000 fa0b 	bl	b7c0 <abort_current_cmd>
    b3aa:	e000      	b.n	b3ae <handle_tx_okay_irq+0x202>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    b3ac:	bf00      	nop
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
    b3ae:	f240 33ac 	movw	r3, #940	; 0x3ac
    b3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3b6:	681b      	ldr	r3, [r3, #0]
    b3b8:	2b00      	cmp	r3, #0
    b3ba:	d113      	bne.n	b3e4 <handle_tx_okay_irq+0x238>
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    b3bc:	f246 0300 	movw	r3, #24576	; 0x6000
    b3c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b3c4:	f246 0200 	movw	r2, #24576	; 0x6000
    b3c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b3cc:	6892      	ldr	r2, [r2, #8]
    b3ce:	f022 0201 	bic.w	r2, r2, #1
    b3d2:	609a      	str	r2, [r3, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
    b3d4:	f240 33c1 	movw	r3, #961	; 0x3c1
    b3d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3dc:	f04f 0203 	mov.w	r2, #3
    b3e0:	701a      	strb	r2, [r3, #0]
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
                g_comblk_p_data = &g_comblk_p_data[size_sent];
            }
        break;
    b3e2:	e040      	b.n	b466 <handle_tx_okay_irq+0x2ba>
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    b3e4:	f240 33a8 	movw	r3, #936	; 0x3a8
    b3e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ec:	681a      	ldr	r2, [r3, #0]
    b3ee:	f240 33ac 	movw	r3, #940	; 0x3ac
    b3f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3f6:	681b      	ldr	r3, [r3, #0]
    b3f8:	4610      	mov	r0, r2
    b3fa:	4619      	mov	r1, r3
    b3fc:	f000 fa38 	bl	b870 <fill_tx_fifo>
    b400:	4603      	mov	r3, r0
    b402:	60fb      	str	r3, [r7, #12]
                g_comblk_data_size = g_comblk_data_size - size_sent;
    b404:	f240 33ac 	movw	r3, #940	; 0x3ac
    b408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b40c:	681a      	ldr	r2, [r3, #0]
    b40e:	68fb      	ldr	r3, [r7, #12]
    b410:	ebc3 0202 	rsb	r2, r3, r2
    b414:	f240 33ac 	movw	r3, #940	; 0x3ac
    b418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b41c:	601a      	str	r2, [r3, #0]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
    b41e:	f240 33a8 	movw	r3, #936	; 0x3a8
    b422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b426:	681a      	ldr	r2, [r3, #0]
    b428:	68fb      	ldr	r3, [r7, #12]
    b42a:	441a      	add	r2, r3
    b42c:	f240 33a8 	movw	r3, #936	; 0x3a8
    b430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b434:	601a      	str	r2, [r3, #0]
            }
        break;
    b436:	e016      	b.n	b466 <handle_tx_okay_irq+0x2ba>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    b438:	f246 0300 	movw	r3, #24576	; 0x6000
    b43c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b440:	f246 0200 	movw	r2, #24576	; 0x6000
    b444:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b448:	6892      	ldr	r2, [r2, #8]
    b44a:	f022 0201 	bic.w	r2, r2, #1
    b44e:	609a      	str	r2, [r3, #8]
            complete_request(0u);
    b450:	f04f 0000 	mov.w	r0, #0
    b454:	f000 f988 	bl	b768 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    b458:	f240 33c1 	movw	r3, #961	; 0x3c1
    b45c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b460:	f04f 0200 	mov.w	r2, #0
    b464:	701a      	strb	r2, [r3, #0]
        break;
    }
}
    b466:	f107 0710 	add.w	r7, r7, #16
    b46a:	46bd      	mov	sp, r7
    b46c:	bd80      	pop	{r7, pc}
    b46e:	bf00      	nop

0000b470 <handle_rx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_rx_okay_irq(void)
{
    b470:	b580      	push	{r7, lr}
    b472:	b084      	sub	sp, #16
    b474:	af00      	add	r7, sp, #0
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
    b476:	f246 0300 	movw	r3, #24576	; 0x6000
    b47a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b47e:	691b      	ldr	r3, [r3, #16]
    b480:	80bb      	strh	r3, [r7, #4]
    is_command = data16 & DATA8_COMMAND_MASK;
    b482:	88bb      	ldrh	r3, [r7, #4]
    b484:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
    b488:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    b48c:	80fb      	strh	r3, [r7, #6]
    data8 = (uint8_t)data16;
    b48e:	88bb      	ldrh	r3, [r7, #4]
    b490:	727b      	strb	r3, [r7, #9]
            
    switch(g_comblk_state)
    b492:	f240 33c1 	movw	r3, #961	; 0x3c1
    b496:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b49a:	781b      	ldrb	r3, [r3, #0]
    b49c:	2b05      	cmp	r3, #5
    b49e:	f200 814b 	bhi.w	b738 <handle_rx_okay_irq+0x2c8>
    b4a2:	a201      	add	r2, pc, #4	; (adr r2, b4a8 <handle_rx_okay_irq+0x38>)
    b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b4a8:	0000b4c1 	.word	0x0000b4c1
    b4ac:	0000b725 	.word	0x0000b725
    b4b0:	0000b725 	.word	0x0000b725
    b4b4:	0000b551 	.word	0x0000b551
    b4b8:	0000b5cf 	.word	0x0000b5cf
    b4bc:	0000b6e7 	.word	0x0000b6e7
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
    b4c0:	88fb      	ldrh	r3, [r7, #6]
    b4c2:	2b00      	cmp	r3, #0
    b4c4:	f000 8144 	beq.w	b750 <handle_rx_okay_irq+0x2e0>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
    b4c8:	7a7b      	ldrb	r3, [r7, #9]
    b4ca:	2bf1      	cmp	r3, #241	; 0xf1
    b4cc:	d006      	beq.n	b4dc <handle_rx_okay_irq+0x6c>
                {
                    uint8_t rxed_opcode;
                    rxed_opcode = data8;
    b4ce:	7a7b      	ldrb	r3, [r7, #9]
    b4d0:	72bb      	strb	r3, [r7, #10]
                    process_sys_ctrl_command(rxed_opcode);
    b4d2:	7abb      	ldrb	r3, [r7, #10]
    b4d4:	4618      	mov	r0, r3
    b4d6:	f000 fa0b 	bl	b8f0 <process_sys_ctrl_command>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    b4da:	e140      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
    b4dc:	f240 33b6 	movw	r3, #950	; 0x3b6
    b4e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4e4:	f04f 0200 	mov.w	r2, #0
    b4e8:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    b4ea:	f240 33b0 	movw	r3, #944	; 0x3b0
    b4ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f2:	681a      	ldr	r2, [r3, #0]
    b4f4:	f240 33b6 	movw	r3, #950	; 0x3b6
    b4f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4fc:	881b      	ldrh	r3, [r3, #0]
    b4fe:	b29b      	uxth	r3, r3
    b500:	4413      	add	r3, r2
    b502:	7a7a      	ldrb	r2, [r7, #9]
    b504:	701a      	strb	r2, [r3, #0]
                    g_comblk_response_idx++;
    b506:	f240 33b6 	movw	r3, #950	; 0x3b6
    b50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b50e:	881b      	ldrh	r3, [r3, #0]
    b510:	b29b      	uxth	r3, r3
    b512:	f103 0301 	add.w	r3, r3, #1
    b516:	b29a      	uxth	r2, r3
    b518:	f240 33b6 	movw	r3, #950	; 0x3b6
    b51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b520:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
    b522:	f240 33b0 	movw	r3, #944	; 0x3b0
    b526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b52a:	681a      	ldr	r2, [r3, #0]
    b52c:	f240 33b6 	movw	r3, #950	; 0x3b6
    b530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b534:	881b      	ldrh	r3, [r3, #0]
    b536:	b29b      	uxth	r3, r3
    b538:	4413      	add	r3, r2
    b53a:	f04f 0200 	mov.w	r2, #0
    b53e:	701a      	strb	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    b540:	f240 33c1 	movw	r3, #961	; 0x3c1
    b544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b548:	f04f 0204 	mov.w	r2, #4
    b54c:	701a      	strb	r2, [r3, #0]
                }
            }
        break;
    b54e:	e106      	b.n	b75e <handle_rx_okay_irq+0x2ee>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
    b550:	88fb      	ldrh	r3, [r7, #6]
    b552:	2b00      	cmp	r3, #0
    b554:	f000 80fe 	beq.w	b754 <handle_rx_okay_irq+0x2e4>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    b558:	7a7b      	ldrb	r3, [r7, #9]
    b55a:	72fb      	strb	r3, [r7, #11]
                if(rxed_opcode == g_comblk_cmd_opcode)
    b55c:	f240 339c 	movw	r3, #924	; 0x39c
    b560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b564:	781b      	ldrb	r3, [r3, #0]
    b566:	b2db      	uxtb	r3, r3
    b568:	7afa      	ldrb	r2, [r7, #11]
    b56a:	429a      	cmp	r2, r3
    b56c:	d12a      	bne.n	b5c4 <handle_rx_okay_irq+0x154>
                {
                    g_comblk_response_idx = 0u;
    b56e:	f240 33b6 	movw	r3, #950	; 0x3b6
    b572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b576:	f04f 0200 	mov.w	r2, #0
    b57a:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
    b57c:	f240 33b0 	movw	r3, #944	; 0x3b0
    b580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b584:	681a      	ldr	r2, [r3, #0]
    b586:	f240 33b6 	movw	r3, #950	; 0x3b6
    b58a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b58e:	881b      	ldrh	r3, [r3, #0]
    b590:	b29b      	uxth	r3, r3
    b592:	4413      	add	r3, r2
    b594:	7afa      	ldrb	r2, [r7, #11]
    b596:	701a      	strb	r2, [r3, #0]
                    ++g_comblk_response_idx;
    b598:	f240 33b6 	movw	r3, #950	; 0x3b6
    b59c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5a0:	881b      	ldrh	r3, [r3, #0]
    b5a2:	b29b      	uxth	r3, r3
    b5a4:	f103 0301 	add.w	r3, r3, #1
    b5a8:	b29a      	uxth	r2, r3
    b5aa:	f240 33b6 	movw	r3, #950	; 0x3b6
    b5ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5b2:	801a      	strh	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    b5b4:	f240 33c1 	movw	r3, #961	; 0x3c1
    b5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5bc:	f04f 0204 	mov.w	r2, #4
    b5c0:	701a      	strb	r2, [r3, #0]
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    b5c2:	e0cc      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                    ++g_comblk_response_idx;
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
    b5c4:	7afb      	ldrb	r3, [r7, #11]
    b5c6:	4618      	mov	r0, r3
    b5c8:	f000 f992 	bl	b8f0 <process_sys_ctrl_command>
                }
            }
        break;
    b5cc:	e0c7      	b.n	b75e <handle_rx_okay_irq+0x2ee>
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
    b5ce:	88fb      	ldrh	r3, [r7, #6]
    b5d0:	2b00      	cmp	r3, #0
    b5d2:	d006      	beq.n	b5e2 <handle_rx_okay_irq+0x172>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    b5d4:	7a7b      	ldrb	r3, [r7, #9]
    b5d6:	733b      	strb	r3, [r7, #12]
                process_sys_ctrl_command(rxed_opcode);
    b5d8:	7b3b      	ldrb	r3, [r7, #12]
    b5da:	4618      	mov	r0, r3
    b5dc:	f000 f988 	bl	b8f0 <process_sys_ctrl_command>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    b5e0:	e0bd      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
    b5e2:	f240 33b0 	movw	r3, #944	; 0x3b0
    b5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ea:	681a      	ldr	r2, [r3, #0]
    b5ec:	f240 33b6 	movw	r3, #950	; 0x3b6
    b5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5f4:	881b      	ldrh	r3, [r3, #0]
    b5f6:	b29b      	uxth	r3, r3
    b5f8:	f103 33ff 	add.w	r3, r3, #4294967295
    b5fc:	4413      	add	r3, r2
    b5fe:	781b      	ldrb	r3, [r3, #0]
    b600:	2bf1      	cmp	r3, #241	; 0xf1
    b602:	d127      	bne.n	b654 <handle_rx_okay_irq+0x1e4>
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    b604:	f240 33b0 	movw	r3, #944	; 0x3b0
    b608:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b60c:	681a      	ldr	r2, [r3, #0]
    b60e:	f240 33b6 	movw	r3, #950	; 0x3b6
    b612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b616:	881b      	ldrh	r3, [r3, #0]
    b618:	b29b      	uxth	r3, r3
    b61a:	4413      	add	r3, r2
    b61c:	7a7a      	ldrb	r2, [r7, #9]
    b61e:	701a      	strb	r2, [r3, #0]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
    b620:	f240 33b0 	movw	r3, #944	; 0x3b0
    b624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b628:	681a      	ldr	r2, [r3, #0]
    b62a:	f240 33b6 	movw	r3, #950	; 0x3b6
    b62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b632:	881b      	ldrh	r3, [r3, #0]
    b634:	b29b      	uxth	r3, r3
    b636:	f103 33ff 	add.w	r3, r3, #4294967295
    b63a:	4413      	add	r3, r2
    b63c:	781b      	ldrb	r3, [r3, #0]
    b63e:	4618      	mov	r0, r3
    b640:	f000 f956 	bl	b8f0 <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
    b644:	f240 33c1 	movw	r3, #961	; 0x3c1
    b648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b64c:	f04f 0200 	mov.w	r2, #0
    b650:	701a      	strb	r2, [r3, #0]
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    b652:	e084      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
    b654:	f240 33b6 	movw	r3, #950	; 0x3b6
    b658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b65c:	881b      	ldrh	r3, [r3, #0]
    b65e:	b29a      	uxth	r2, r3
    b660:	f240 33b4 	movw	r3, #948	; 0x3b4
    b664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b668:	881b      	ldrh	r3, [r3, #0]
    b66a:	429a      	cmp	r2, r3
    b66c:	d21d      	bcs.n	b6aa <handle_rx_okay_irq+0x23a>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
    b66e:	7a7b      	ldrb	r3, [r7, #9]
    b670:	737b      	strb	r3, [r7, #13]
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
    b672:	f240 33b0 	movw	r3, #944	; 0x3b0
    b676:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b67a:	681a      	ldr	r2, [r3, #0]
    b67c:	f240 33b6 	movw	r3, #950	; 0x3b6
    b680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b684:	881b      	ldrh	r3, [r3, #0]
    b686:	b29b      	uxth	r3, r3
    b688:	4413      	add	r3, r2
    b68a:	7b7a      	ldrb	r2, [r7, #13]
    b68c:	701a      	strb	r2, [r3, #0]
                        ++g_comblk_response_idx;
    b68e:	f240 33b6 	movw	r3, #950	; 0x3b6
    b692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b696:	881b      	ldrh	r3, [r3, #0]
    b698:	b29b      	uxth	r3, r3
    b69a:	f103 0301 	add.w	r3, r3, #1
    b69e:	b29a      	uxth	r2, r3
    b6a0:	f240 33b6 	movw	r3, #950	; 0x3b6
    b6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6a8:	801a      	strh	r2, [r3, #0]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
    b6aa:	f240 33b6 	movw	r3, #950	; 0x3b6
    b6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6b2:	881b      	ldrh	r3, [r3, #0]
    b6b4:	b29a      	uxth	r2, r3
    b6b6:	f240 33b4 	movw	r3, #948	; 0x3b4
    b6ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6be:	881b      	ldrh	r3, [r3, #0]
    b6c0:	429a      	cmp	r2, r3
    b6c2:	d149      	bne.n	b758 <handle_rx_okay_irq+0x2e8>
                    {
                        complete_request(g_comblk_response_idx);
    b6c4:	f240 33b6 	movw	r3, #950	; 0x3b6
    b6c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6cc:	881b      	ldrh	r3, [r3, #0]
    b6ce:	b29b      	uxth	r3, r3
    b6d0:	4618      	mov	r0, r3
    b6d2:	f000 f849 	bl	b768 <complete_request>
                        g_comblk_state = COMBLK_IDLE;
    b6d6:	f240 33c1 	movw	r3, #961	; 0x3c1
    b6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6de:	f04f 0200 	mov.w	r2, #0
    b6e2:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        break;
    b6e4:	e03b      	b.n	b75e <handle_rx_okay_irq+0x2ee>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
    b6e6:	88fb      	ldrh	r3, [r7, #6]
    b6e8:	2b00      	cmp	r3, #0
    b6ea:	d114      	bne.n	b716 <handle_rx_okay_irq+0x2a6>
            {
                g_comblk_p_response[1] = data8;
    b6ec:	f240 33b0 	movw	r3, #944	; 0x3b0
    b6f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6f4:	681b      	ldr	r3, [r3, #0]
    b6f6:	f103 0301 	add.w	r3, r3, #1
    b6fa:	7a7a      	ldrb	r2, [r7, #9]
    b6fc:	701a      	strb	r2, [r3, #0]
                complete_request(2u);
    b6fe:	f04f 0002 	mov.w	r0, #2
    b702:	f000 f831 	bl	b768 <complete_request>
                g_comblk_state = COMBLK_IDLE;
    b706:	f240 33c1 	movw	r3, #961	; 0x3c1
    b70a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b70e:	f04f 0200 	mov.w	r2, #0
    b712:	701a      	strb	r2, [r3, #0]
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    b714:	e023      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                g_comblk_state = COMBLK_IDLE;
            }
            else
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    b716:	7a7b      	ldrb	r3, [r7, #9]
    b718:	73bb      	strb	r3, [r7, #14]
                process_sys_ctrl_command(rxed_opcode);
    b71a:	7bbb      	ldrb	r3, [r7, #14]
    b71c:	4618      	mov	r0, r3
    b71e:	f000 f8e7 	bl	b8f0 <process_sys_ctrl_command>
            }
        break;
    b722:	e01c      	b.n	b75e <handle_rx_okay_irq+0x2ee>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
    b724:	88fb      	ldrh	r3, [r7, #6]
    b726:	2b00      	cmp	r3, #0
    b728:	d018      	beq.n	b75c <handle_rx_okay_irq+0x2ec>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    b72a:	7a7b      	ldrb	r3, [r7, #9]
    b72c:	73fb      	strb	r3, [r7, #15]
                process_sys_ctrl_command(rxed_opcode);
    b72e:	7bfb      	ldrb	r3, [r7, #15]
    b730:	4618      	mov	r0, r3
    b732:	f000 f8dd 	bl	b8f0 <process_sys_ctrl_command>
            }
        break;
    b736:	e012      	b.n	b75e <handle_rx_okay_irq+0x2ee>
        
        default:
            complete_request(0u);
    b738:	f04f 0000 	mov.w	r0, #0
    b73c:	f000 f814 	bl	b768 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    b740:	f240 33c1 	movw	r3, #961	; 0x3c1
    b744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b748:	f04f 0200 	mov.w	r2, #0
    b74c:	701a      	strb	r2, [r3, #0]
    b74e:	e006      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    b750:	bf00      	nop
    b752:	e004      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    b754:	bf00      	nop
    b756:	e002      	b.n	b75e <handle_rx_okay_irq+0x2ee>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    b758:	bf00      	nop
    b75a:	e000      	b.n	b75e <handle_rx_okay_irq+0x2ee>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    b75c:	bf00      	nop
        default:
            complete_request(0u);
            g_comblk_state = COMBLK_IDLE;
        break;
    }
}
    b75e:	f107 0710 	add.w	r7, r7, #16
    b762:	46bd      	mov	sp, r7
    b764:	bd80      	pop	{r7, pc}
    b766:	bf00      	nop

0000b768 <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
    b768:	b580      	push	{r7, lr}
    b76a:	b082      	sub	sp, #8
    b76c:	af00      	add	r7, sp, #0
    b76e:	4603      	mov	r3, r0
    b770:	80fb      	strh	r3, [r7, #6]
    if(g_comblk_completion_handler != 0)
    b772:	f240 33b8 	movw	r3, #952	; 0x3b8
    b776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b77a:	681b      	ldr	r3, [r3, #0]
    b77c:	2b00      	cmp	r3, #0
    b77e:	d01b      	beq.n	b7b8 <complete_request+0x50>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
    b780:	f240 33b8 	movw	r3, #952	; 0x3b8
    b784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b788:	681a      	ldr	r2, [r3, #0]
    b78a:	f240 33b0 	movw	r3, #944	; 0x3b0
    b78e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b792:	6819      	ldr	r1, [r3, #0]
    b794:	88fb      	ldrh	r3, [r7, #6]
    b796:	4608      	mov	r0, r1
    b798:	4619      	mov	r1, r3
    b79a:	4790      	blx	r2
        g_comblk_completion_handler = 0;
    b79c:	f240 33b8 	movw	r3, #952	; 0x3b8
    b7a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7a4:	f04f 0200 	mov.w	r2, #0
    b7a8:	601a      	str	r2, [r3, #0]
        g_request_in_progress = 0u;
    b7aa:	f240 33c0 	movw	r3, #960	; 0x3c0
    b7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b2:	f04f 0200 	mov.w	r2, #0
    b7b6:	701a      	strb	r2, [r3, #0]
    }
}
    b7b8:	f107 0708 	add.w	r7, r7, #8
    b7bc:	46bd      	mov	sp, r7
    b7be:	bd80      	pop	{r7, pc}

0000b7c0 <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
    b7c0:	b580      	push	{r7, lr}
    b7c2:	b082      	sub	sp, #8
    b7c4:	af00      	add	r7, sp, #0
    if(g_request_in_progress)
    b7c6:	f240 33c0 	movw	r3, #960	; 0x3c0
    b7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ce:	781b      	ldrb	r3, [r3, #0]
    b7d0:	b2db      	uxtb	r3, r3
    b7d2:	2b00      	cmp	r3, #0
    b7d4:	d01f      	beq.n	b816 <abort_current_cmd+0x56>
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
    b7d6:	f240 33b6 	movw	r3, #950	; 0x3b6
    b7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7de:	881b      	ldrh	r3, [r3, #0]
    b7e0:	b29b      	uxth	r3, r3
    b7e2:	4618      	mov	r0, r3
    b7e4:	f7ff ffc0 	bl	b768 <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
    b7e8:	f246 0300 	movw	r3, #24576	; 0x6000
    b7ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b7f0:	f246 0200 	movw	r2, #24576	; 0x6000
    b7f4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b7f8:	6812      	ldr	r2, [r2, #0]
    b7fa:	f042 0201 	orr.w	r2, r2, #1
    b7fe:	601a      	str	r2, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
    b800:	f246 0300 	movw	r3, #24576	; 0x6000
    b804:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b808:	681b      	ldr	r3, [r3, #0]
    b80a:	f003 0301 	and.w	r3, r3, #1
    b80e:	607b      	str	r3, [r7, #4]
        } while(flush_in_progress);
    b810:	687b      	ldr	r3, [r7, #4]
    b812:	2b00      	cmp	r3, #0
    b814:	d1f4      	bne.n	b800 <abort_current_cmd+0x40>
    }
}
    b816:	f107 0708 	add.w	r7, r7, #8
    b81a:	46bd      	mov	sp, r7
    b81c:	bd80      	pop	{r7, pc}
    b81e:	bf00      	nop

0000b820 <send_cmd_opcode>:
 */
static void send_cmd_opcode
(
    uint8_t opcode
)
{
    b820:	b480      	push	{r7}
    b822:	b085      	sub	sp, #20
    b824:	af00      	add	r7, sp, #0
    b826:	4603      	mov	r3, r0
    b828:	71fb      	strb	r3, [r7, #7]
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    b82a:	f246 0300 	movw	r3, #24576	; 0x6000
    b82e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b832:	f246 0200 	movw	r2, #24576	; 0x6000
    b836:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b83a:	6812      	ldr	r2, [r2, #0]
    b83c:	f022 0204 	bic.w	r2, r2, #4
    b840:	601a      	str	r2, [r3, #0]
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    b842:	f246 0300 	movw	r3, #24576	; 0x6000
    b846:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b84a:	685b      	ldr	r3, [r3, #4]
    b84c:	f003 0301 	and.w	r3, r3, #1
    b850:	60fb      	str	r3, [r7, #12]
    } while(0u == tx_okay);
    b852:	68fb      	ldr	r3, [r7, #12]
    b854:	2b00      	cmp	r3, #0
    b856:	d0f4      	beq.n	b842 <send_cmd_opcode+0x22>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
    b858:	f246 0300 	movw	r3, #24576	; 0x6000
    b85c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b860:	79fa      	ldrb	r2, [r7, #7]
    b862:	619a      	str	r2, [r3, #24]
}
    b864:	f107 0714 	add.w	r7, r7, #20
    b868:	46bd      	mov	sp, r7
    b86a:	bc80      	pop	{r7}
    b86c:	4770      	bx	lr
    b86e:	bf00      	nop

0000b870 <fill_tx_fifo>:
static uint32_t fill_tx_fifo
(
    const uint8_t * p_cmd,
    uint32_t cmd_size
)
{
    b870:	b480      	push	{r7}
    b872:	b085      	sub	sp, #20
    b874:	af00      	add	r7, sp, #0
    b876:	6078      	str	r0, [r7, #4]
    b878:	6039      	str	r1, [r7, #0]
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    b87a:	f246 0300 	movw	r3, #24576	; 0x6000
    b87e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b882:	f246 0200 	movw	r2, #24576	; 0x6000
    b886:	f2c4 0201 	movt	r2, #16385	; 0x4001
    b88a:	6812      	ldr	r2, [r2, #0]
    b88c:	f022 0204 	bic.w	r2, r2, #4
    b890:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    b892:	f04f 0300 	mov.w	r3, #0
    b896:	60fb      	str	r3, [r7, #12]
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    b898:	f246 0300 	movw	r3, #24576	; 0x6000
    b89c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b8a0:	685b      	ldr	r3, [r3, #4]
    b8a2:	f003 0301 	and.w	r3, r3, #1
    b8a6:	60bb      	str	r3, [r7, #8]
    while((tx_okay != 0u) && (size_sent < cmd_size))
    b8a8:	e014      	b.n	b8d4 <fill_tx_fifo+0x64>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
    b8aa:	f246 0300 	movw	r3, #24576	; 0x6000
    b8ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b8b2:	6879      	ldr	r1, [r7, #4]
    b8b4:	68fa      	ldr	r2, [r7, #12]
    b8b6:	440a      	add	r2, r1
    b8b8:	7812      	ldrb	r2, [r2, #0]
    b8ba:	611a      	str	r2, [r3, #16]
        ++size_sent;
    b8bc:	68fb      	ldr	r3, [r7, #12]
    b8be:	f103 0301 	add.w	r3, r3, #1
    b8c2:	60fb      	str	r3, [r7, #12]
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    b8c4:	f246 0300 	movw	r3, #24576	; 0x6000
    b8c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    b8cc:	685b      	ldr	r3, [r3, #4]
    b8ce:	f003 0301 	and.w	r3, r3, #1
    b8d2:	60bb      	str	r3, [r7, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    b8d4:	68bb      	ldr	r3, [r7, #8]
    b8d6:	2b00      	cmp	r3, #0
    b8d8:	d003      	beq.n	b8e2 <fill_tx_fifo+0x72>
    b8da:	68fa      	ldr	r2, [r7, #12]
    b8dc:	683b      	ldr	r3, [r7, #0]
    b8de:	429a      	cmp	r2, r3
    b8e0:	d3e3      	bcc.n	b8aa <fill_tx_fifo+0x3a>
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
    return size_sent;
    b8e2:	68fb      	ldr	r3, [r7, #12]
}
    b8e4:	4618      	mov	r0, r3
    b8e6:	f107 0714 	add.w	r7, r7, #20
    b8ea:	46bd      	mov	sp, r7
    b8ec:	bc80      	pop	{r7}
    b8ee:	4770      	bx	lr

0000b8f0 <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
    b8f0:	b580      	push	{r7, lr}
    b8f2:	b082      	sub	sp, #8
    b8f4:	af00      	add	r7, sp, #0
    b8f6:	4603      	mov	r3, r0
    b8f8:	71fb      	strb	r3, [r7, #7]
    if(g_async_event_handler != 0)
    b8fa:	f240 33c4 	movw	r3, #964	; 0x3c4
    b8fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b902:	681b      	ldr	r3, [r3, #0]
    b904:	2b00      	cmp	r3, #0
    b906:	d007      	beq.n	b918 <process_sys_ctrl_command+0x28>
    {
        g_async_event_handler(cmd_opcode);
    b908:	f240 33c4 	movw	r3, #964	; 0x3c4
    b90c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b910:	681b      	ldr	r3, [r3, #0]
    b912:	79fa      	ldrb	r2, [r7, #7]
    b914:	4610      	mov	r0, r2
    b916:	4798      	blx	r3
    }
}
    b918:	f107 0708 	add.w	r7, r7, #8
    b91c:	46bd      	mov	sp, r7
    b91e:	bd80      	pop	{r7, pc}

0000b920 <__libc_init_array>:
    b920:	b570      	push	{r4, r5, r6, lr}
    b922:	f64b 3644 	movw	r6, #47940	; 0xbb44
    b926:	f64b 3544 	movw	r5, #47940	; 0xbb44
    b92a:	f2c0 0600 	movt	r6, #0
    b92e:	f2c0 0500 	movt	r5, #0
    b932:	1b76      	subs	r6, r6, r5
    b934:	10b6      	asrs	r6, r6, #2
    b936:	d006      	beq.n	b946 <__libc_init_array+0x26>
    b938:	2400      	movs	r4, #0
    b93a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    b93e:	3401      	adds	r4, #1
    b940:	4798      	blx	r3
    b942:	42a6      	cmp	r6, r4
    b944:	d8f9      	bhi.n	b93a <__libc_init_array+0x1a>
    b946:	f64b 3544 	movw	r5, #47940	; 0xbb44
    b94a:	f64b 3648 	movw	r6, #47944	; 0xbb48
    b94e:	f2c0 0500 	movt	r5, #0
    b952:	f2c0 0600 	movt	r6, #0
    b956:	1b76      	subs	r6, r6, r5
    b958:	f000 f8e8 	bl	bb2c <_init>
    b95c:	10b6      	asrs	r6, r6, #2
    b95e:	d006      	beq.n	b96e <__libc_init_array+0x4e>
    b960:	2400      	movs	r4, #0
    b962:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    b966:	3401      	adds	r4, #1
    b968:	4798      	blx	r3
    b96a:	42a6      	cmp	r6, r4
    b96c:	d8f9      	bhi.n	b962 <__libc_init_array+0x42>
    b96e:	bd70      	pop	{r4, r5, r6, pc}

0000b970 <memset>:
    b970:	2a03      	cmp	r2, #3
    b972:	b2c9      	uxtb	r1, r1
    b974:	b430      	push	{r4, r5}
    b976:	d807      	bhi.n	b988 <memset+0x18>
    b978:	b122      	cbz	r2, b984 <memset+0x14>
    b97a:	2300      	movs	r3, #0
    b97c:	54c1      	strb	r1, [r0, r3]
    b97e:	3301      	adds	r3, #1
    b980:	4293      	cmp	r3, r2
    b982:	d1fb      	bne.n	b97c <memset+0xc>
    b984:	bc30      	pop	{r4, r5}
    b986:	4770      	bx	lr
    b988:	eb00 0c02 	add.w	ip, r0, r2
    b98c:	4603      	mov	r3, r0
    b98e:	e001      	b.n	b994 <memset+0x24>
    b990:	f803 1c01 	strb.w	r1, [r3, #-1]
    b994:	f003 0403 	and.w	r4, r3, #3
    b998:	461a      	mov	r2, r3
    b99a:	3301      	adds	r3, #1
    b99c:	2c00      	cmp	r4, #0
    b99e:	d1f7      	bne.n	b990 <memset+0x20>
    b9a0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    b9a4:	ebc2 040c 	rsb	r4, r2, ip
    b9a8:	fb03 f301 	mul.w	r3, r3, r1
    b9ac:	e01f      	b.n	b9ee <memset+0x7e>
    b9ae:	f842 3c40 	str.w	r3, [r2, #-64]
    b9b2:	f842 3c3c 	str.w	r3, [r2, #-60]
    b9b6:	f842 3c38 	str.w	r3, [r2, #-56]
    b9ba:	f842 3c34 	str.w	r3, [r2, #-52]
    b9be:	f842 3c30 	str.w	r3, [r2, #-48]
    b9c2:	f842 3c2c 	str.w	r3, [r2, #-44]
    b9c6:	f842 3c28 	str.w	r3, [r2, #-40]
    b9ca:	f842 3c24 	str.w	r3, [r2, #-36]
    b9ce:	f842 3c20 	str.w	r3, [r2, #-32]
    b9d2:	f842 3c1c 	str.w	r3, [r2, #-28]
    b9d6:	f842 3c18 	str.w	r3, [r2, #-24]
    b9da:	f842 3c14 	str.w	r3, [r2, #-20]
    b9de:	f842 3c10 	str.w	r3, [r2, #-16]
    b9e2:	f842 3c0c 	str.w	r3, [r2, #-12]
    b9e6:	f842 3c08 	str.w	r3, [r2, #-8]
    b9ea:	f842 3c04 	str.w	r3, [r2, #-4]
    b9ee:	4615      	mov	r5, r2
    b9f0:	3240      	adds	r2, #64	; 0x40
    b9f2:	2c3f      	cmp	r4, #63	; 0x3f
    b9f4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    b9f8:	dcd9      	bgt.n	b9ae <memset+0x3e>
    b9fa:	462a      	mov	r2, r5
    b9fc:	ebc5 040c 	rsb	r4, r5, ip
    ba00:	e007      	b.n	ba12 <memset+0xa2>
    ba02:	f842 3c10 	str.w	r3, [r2, #-16]
    ba06:	f842 3c0c 	str.w	r3, [r2, #-12]
    ba0a:	f842 3c08 	str.w	r3, [r2, #-8]
    ba0e:	f842 3c04 	str.w	r3, [r2, #-4]
    ba12:	4615      	mov	r5, r2
    ba14:	3210      	adds	r2, #16
    ba16:	2c0f      	cmp	r4, #15
    ba18:	f1a4 0410 	sub.w	r4, r4, #16
    ba1c:	dcf1      	bgt.n	ba02 <memset+0x92>
    ba1e:	462a      	mov	r2, r5
    ba20:	ebc5 050c 	rsb	r5, r5, ip
    ba24:	e001      	b.n	ba2a <memset+0xba>
    ba26:	f842 3c04 	str.w	r3, [r2, #-4]
    ba2a:	4614      	mov	r4, r2
    ba2c:	3204      	adds	r2, #4
    ba2e:	2d03      	cmp	r5, #3
    ba30:	f1a5 0504 	sub.w	r5, r5, #4
    ba34:	dcf7      	bgt.n	ba26 <memset+0xb6>
    ba36:	e001      	b.n	ba3c <memset+0xcc>
    ba38:	f804 1b01 	strb.w	r1, [r4], #1
    ba3c:	4564      	cmp	r4, ip
    ba3e:	d3fb      	bcc.n	ba38 <memset+0xc8>
    ba40:	e7a0      	b.n	b984 <memset+0x14>
    ba42:	bf00      	nop
    ba44:	6f470d0a 	.word	0x6f470d0a
    ba48:	4b482074 	.word	0x4b482074
    ba4c:	61655220 	.word	0x61655220
    ba50:	676e6964 	.word	0x676e6964
    ba54:	00000073 	.word	0x00000073

0000ba58 <C.0.1475>:
    ba58:	00fc0f05                                ....

0000ba5c <C.8.2448>:
    ba5c:	00006a10                                .j..

0000ba60 <C.0.2383>:
    ba60:	00006020                                 `..

0000ba64 <C.57.5235>:
    ba64:	71290020                                 .)q

0000ba68 <C.58.5236>:
    ba68:	20002971                                q). 

0000ba6c <C.59.5237>:
    ba6c:	212a0020                                 .*!

0000ba70 <C.60.5238>:
    ba70:	20002a21                                !*. 

0000ba74 <g_nvm>:
    ba74:	60080000 600c0000                       ...`...`

0000ba7c <g_nvm32>:
    ba7c:	60080000 600c0000                       ...`...`

0000ba84 <g_config_reg_lut>:
    ba84:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    ba94:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    baa4:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    bab4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    bac4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    bad4:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    bae4:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    baf4:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000bb04 <g_gpio_irqn_lut>:
    bb04:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    bb14:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ

0000bb24 <C.18.3527>:
    bb24:	01000100 03030202                       ........

0000bb2c <_init>:
    bb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb2e:	bf00      	nop
    bb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bb32:	bc08      	pop	{r3}
    bb34:	469e      	mov	lr, r3
    bb36:	4770      	bx	lr

0000bb38 <_fini>:
    bb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb3a:	bf00      	nop
    bb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bb3e:	bc08      	pop	{r3}
    bb40:	469e      	mov	lr, r3
    bb42:	4770      	bx	lr

0000bb44 <__frame_dummy_init_array_entry>:
    bb44:	04d5 0000                                   ....

0000bb48 <__do_global_dtors_aux_fini_array_entry>:
    bb48:	04c1 0000 0000 0000                         ........
