\t (00:04:25) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:04:25)     Journal start - Sat Feb 25 11:18:39 2017
\t (00:04:25)         Host=DAXIONG-PC User=daxiong Pid=8960 CPUs=4
\t (00:04:25) 
\d (00:04:25) Database opened: E:/嵌入式/git/PCB_MOTOR/pcb/bbear_balance_car_motor.brd
\i (00:04:25) generaledit 
\i (00:04:28) open 
\i (00:04:36) fillin "E:\嵌入式\git\PCB_MCU\boardv4_020170213\BBear_balance_carv2_0.brd"
\i (00:04:36) cd "E:\嵌入式\git\PCB_MCU\boardv4_020170213"
\t (00:04:36) Opening existing design...
\i (00:04:36) trapsize 2063
\t (00:04:36)     Journal end - Sat Feb 25 11:18:50 2017
