##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HE_TIMER_CLK
		4.3::Critical Path Report for MOTOR_PWM_CLK
		4.4::Critical Path Report for STEERING_PWM_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
		5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
		5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK         | Frequency: 27.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: HE_TIMER_CLK      | Frequency: 29.85 MHz  | Target: 12.00 MHz  | 
Clock: MOTOR_PWM_CLK     | Frequency: 43.77 MHz  | Target: 1.00 MHz   | 
Clock: STEERING_PWM_CLK  | Frequency: 43.74 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          5316        N/A              N/A         N/A              N/A         N/A              N/A         
HE_TIMER_CLK      HE_TIMER_CLK      83333.3          49838       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_PWM_CLK     MOTOR_PWM_CLK     1e+006           977154      N/A              N/A         N/A              N/A         N/A              N/A         
STEERING_PWM_CLK  STEERING_PWM_CLK  333333           310473      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                    Clock to Out  Clock Name:Phase    
---------------------------  ------------  ------------------  
CAPTURE_OUT_PIN(0)_PAD       24027         CyBUS_CLK:R         
COUNTER_OUT_PIN(0)_PAD       26448         CyBUS_CLK:R         
PWM_OUT_PIN(0)_PAD           25153         MOTOR_PWM_CLK:R     
STEERING_PWM_OUT_PIN(0)_PAD  25163         STEERING_PWM_CLK:R  
TIMER_OUT_PIN(0)_PAD         36958         CyBUS_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 27.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 5316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31261
-------------------------------------   ----- 
End-of-path arrival time (ps)           31261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  31261   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  31261   5316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HE_TIMER_CLK
******************************************
Clock: HE_TIMER_CLK
Frequency: 29.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MOTOR_PWM_CLK
*******************************************
Clock: MOTOR_PWM_CLK
Frequency: 43.77 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for STEERING_PWM_CLK
**********************************************
Clock: STEERING_PWM_CLK
Frequency: 43.74 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1


5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 5316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31261
-------------------------------------   ----- 
End-of-path arrival time (ps)           31261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  31261   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  31261   5316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 5316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31261
-------------------------------------   ----- 
End-of-path arrival time (ps)           31261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  31261   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  31261   5316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 7119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29448
-------------------------------------   ----- 
End-of-path arrival time (ps)           29448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2787  13118   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  22828   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  22828   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  26138   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  26138   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  29448   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  29448   7119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 8626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27951
-------------------------------------   ----- 
End-of-path arrival time (ps)           27951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  27951   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  27951   8626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 10429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26138
-------------------------------------   ----- 
End-of-path arrival time (ps)           26138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2787  13118   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  22828   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  22828   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  26138   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  26138  10429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 11936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24641
-------------------------------------   ----- 
End-of-path arrival time (ps)           24641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  24641   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  24641  11936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 13739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22828
-------------------------------------   ----- 
End-of-path arrival time (ps)           22828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2787  13118   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  22828   7119  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  22828  13739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 14133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell14   5683  16014  14133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 14136p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16010
-------------------------------------   ----- 
End-of-path arrival time (ps)           16010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell13   5679  16010  14136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 15216p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14931
-------------------------------------   ----- 
End-of-path arrival time (ps)           14931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4600  14931  15216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 15224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell9          1675   1675   5316  RISE       1
Net_8187/main_0                                           macrocell6       5306   6981   5316  RISE       1
Net_8187/q                                                macrocell6       3350  10331   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell12   4592  14923  15224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 16122p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   3684  14015  16122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   3674  14006  16131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16556p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13581
-------------------------------------   ----- 
End-of-path arrival time (ps)           13581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      4661   6355   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350   9705   7716  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3876  13581  16556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 16557p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      4661   6355   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350   9705   7716  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   3875  13580  16557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 17019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13118
-------------------------------------   ----- 
End-of-path arrival time (ps)           13118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2787  13118  17019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 17033p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13104
-------------------------------------   ----- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9         1675   1675   5316  RISE       1
Net_8187/main_0                                        macrocell6      5306   6981   5316  RISE       1
Net_8187/q                                             macrocell6      3350  10331   5316  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   2773  13104  17033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 17616p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      4661   6355   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350   9705   7716  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2816  12520  17616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 17621p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12515
-------------------------------------   ----- 
End-of-path arrival time (ps)           12515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      4661   6355   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350   9705   7716  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2811  12515  17621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell12   3692  11832  18315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18318p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   3689  11829  18318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19226p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell13   2780  10920  19226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell14   2778  10918  19228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 21087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19010
-------------------------------------   ----- 
End-of-path arrival time (ps)           19010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell11   2320   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell12      0   2320   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell12   1430   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell13      0   3750   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell13   1430   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell14      0   5180   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell14   2960   8140   8418  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/main_1         macrocell19      4603  12743  21087  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/q              macrocell19      3350  16093  21087  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2917  19010  21087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1           datapathcell5   3510   3510  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i          datapathcell6      0   3510  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1           datapathcell6   1430   4940  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i          datapathcell7      0   4940  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1           datapathcell7   1430   6370  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i          datapathcell8      0   6370  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb      datapathcell8   2950   9320  22327  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/main_0                 macrocell11     2777  12097  22327  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/q                      macrocell11     3350  15447  22327  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2323  17770  22327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17352
-------------------------------------   ----- 
End-of-path arrival time (ps)           17352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0           datapathcell5   3540   3540  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i          datapathcell6      0   3540  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0           datapathcell6   1440   4980  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i          datapathcell7      0   4980  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0           datapathcell7   1440   6420  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i          datapathcell8      0   6420  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb      datapathcell8   2960   9380  22744  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/main_0                 macrocell12     2302  11682  22744  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/q                      macrocell12     3350  15032  22744  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2320  17352  22744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell13   5300   6550  23596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23762p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell14   5135   6385  23762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 24263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell11   4634   5884  24263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15168
-------------------------------------   ----- 
End-of-path arrival time (ps)           15168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2          1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6492   8106  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  11456  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell12   3712  15168  24569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 24570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15166
-------------------------------------   ----- 
End-of-path arrival time (ps)           15166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2          1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6492   8106  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  11456  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell11   3710  15166  24570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25491p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell12   3406   4656  25491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 25659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14078
-------------------------------------   ----- 
End-of-path arrival time (ps)           14078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2          1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6492   8106  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  11456  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell13   2622  14078  25659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 25660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2          1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6492   8106  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  11456  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell14   2620  14076  25660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : Net_7738/main_0
Capture Clock  : Net_7738/clock_0
Path slack     : 26048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12109
-------------------------------------   ----- 
End-of-path arrival time (ps)           12109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   3510   3510  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   3510  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1430   4940  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   4940  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1430   6370  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   6370  22327  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2950   9320  22327  RISE       1
Net_7738/main_0                                       macrocell5      2789  12109  26048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 26400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13696
-------------------------------------   ----- 
End-of-path arrival time (ps)           13696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0            datapathcell5   2320   2320  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0i           datapathcell6      0   2320  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0            datapathcell6   1430   3750  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0i           datapathcell7      0   3750  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0            datapathcell7   1430   5180  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0i           datapathcell8      0   5180  26400  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0_comb       datapathcell8   2960   8140  26400  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    5556  13696  26400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 26475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   3540   3540  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   3540  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1440   4980  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   4980  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1440   6420  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   6420  22744  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2960   9380  22744  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0       macrocell10     2302  11682  26475  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0            macrocell10         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 28421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell9       1675   1675   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1  macrocell17   8060   9735  28421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 28421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell9       1675   1675   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1  macrocell18   8060   9735  28421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 28831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                              iocell9       1675   1675   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1  macrocell15   7650   9325  28831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                iocell2       1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0  macrocell16   6496   8110  30046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : Net_7123/main_0
Capture Clock  : Net_7123/clock_0
Path slack     : 30064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb  iocell2       1614   1614  24569  RISE       1
Net_7123/main_0       macrocell4    6479   8093  30064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 30442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11224
-------------------------------------   ----- 
End-of-path arrival time (ps)           11224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell9        1675   1675   5316  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2   9549  11224  30442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2       1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0  macrocell17   5251   6865  31292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell2       1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0  macrocell18   5251   6865  31292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                 iocell2       1614   1614  24569  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0  macrocell15   5238   6852  31305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 31370p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell9             0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                             iocell9        1675   1675   5316  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   8622  10297  31370  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : Net_7123/main_1
Capture Clock  : Net_7123/clock_0
Path slack     : 31598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7738/q       macrocell5    1250   1250  14363  RISE       1
Net_7123/main_1  macrocell4    5309   6559  31598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_7738/q                                           macrocell5    1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2  macrocell15   5193   6443  31714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 31802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                           iocell3       1694   1694   7716  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell9    4661   6355  31802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/clock_0            macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell16   1250   1250  28826  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell17   4973   6223  31933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell16   1250   1250  28826  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell18   4973   6223  31933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q        macrocell16   1250   1250  28826  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell15   4416   5666  32490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_7738/q                                              macrocell5    1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell17   4223   5473  32684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_7738/q                                              macrocell5    1250   1250  14363  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell18   4223   5473  32684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell18   1250   1250  34121  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell17   2786   4036  34121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell18   1250   1250  34121  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell18   2786   4036  34121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell17   1250   1250  34128  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell17   2778   4028  34128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell17   1250   1250  34128  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell18   2778   4028  34128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q    macrocell18   1250   1250  34121  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell15   2770   4020  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q    macrocell17   1250   1250  34128  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell15   2768   4018  34139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : Net_7123/main_2
Capture Clock  : Net_7123/clock_0
Path slack     : 34299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q  macrocell16   1250   1250  28826  RISE       1
Net_7123/main_2                                macrocell4    2608   3858  34299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q         macrocell15    1250   1250  36533  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  36533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 53148p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  53148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 56458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  56458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 59734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3939  12079  59734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 59738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  59738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2879  11019  60794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2876  11016  60797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65067p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:status_tc\/main_1         macrocell7      2892  11032  65067  RISE       1
\HE_TIMER:TimerUDB:status_tc\/q              macrocell7      3350  14382  65067  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  16697  65067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 65460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56784  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   3773   6353  65460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 65462p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56784  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   3771   6351  65462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56784  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   2551   5131  66682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56784  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2550   5130  66684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  313753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   2763   8043  313770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317973p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell20      1250   1250  314697  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   2590   3840  317973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell20      1250   1250  314697  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   2586   3836  317977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5259/main_1
Capture Clock  : Net_5259/clock_0
Path slack     : 320328p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9495
-------------------------------------   ---- 
End-of-path arrival time (ps)           9495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  320328  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  320328  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  320328  RISE       1
Net_5259/main_1                               macrocell3       2315   9495  320328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \STEERING_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \STEERING_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 324424p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324424  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2820   5400  324424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_5259/main_0
Capture Clock  : Net_5259/clock_0
Path slack     : 324433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324424  RISE       1
Net_5259/main_0                                  macrocell3     2811   5391  324433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  980434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2759   8039  980441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  981134  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2816   4066  984414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984419p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell13      1250   1250  981134  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   2811   4061  984419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1611/main_1
Capture Clock  : Net_1611/clock_0
Path slack     : 987007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  987007  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  987007  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  987007  RISE       1
Net_1611/main_1                            macrocell1       2303   9483  987007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1611/main_0
Capture Clock  : Net_1611/clock_0
Path slack     : 991597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991597  RISE       1
Net_1611/main_0                               macrocell1     2313   4893  991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MOTOR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MOTOR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 991597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991597  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2313   4893  991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

