//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s641(blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6,
     G8, G9, G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20,
     G21, G22, G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33,
     G34, G35, G36, G91, G94, G107, G83, G84, G85, G100BF, G98BF,
     G96BF, G92, G87BF, G89BF, G101BF, G106BF, G97BF, G104BF, G88BF,
     G99BF, G105BF, G86BF, G95BF, G103BF, G90);
  input blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6, G8, G9,
       G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20, G21, G22,
       G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33, G34, G35,
       G36;
  output G91, G94, G107, G83, G84, G85, G100BF, G98BF, G96BF, G92,
       G87BF, G89BF, G101BF, G106BF, G97BF, G104BF, G88BF, G99BF,
       G105BF, G86BF, G95BF, G103BF, G90;
  wire blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6, G8, G9,
       G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20, G21, G22,
       G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33, G34, G35,
       G36;
  wire G91, G94, G107, G83, G84, G85, G100BF, G98BF, G96BF, G92, G87BF,
       G89BF, G101BF, G106BF, G97BF, G104BF, G88BF, G99BF, G105BF,
       G86BF, G95BF, G103BF, G90;
  wire G64, G65, G66, G68, G69, G70, G71, G72;
  wire G73, G74, G75, G76, G77, G78, G79, G80;
  wire G81, G82, n_0, n_1, n_2, n_6, n_9, n_11;
  wire n_13, n_16, n_18, n_20, n_22, n_29, n_33, n_35;
  wire n_37, n_42, n_43, n_44, n_46, n_49, n_50, n_52;
  wire n_56, n_57, n_59, n_60, n_67, n_71, n_72, n_77;
  wire n_78, n_80, n_81, n_83, n_85, n_86, n_88, n_92;
  wire n_93, n_94, n_96, n_102, n_103, n_104, n_107, n_108;
  wire n_109, n_112, n_113, n_114, n_115, n_116, n_117, n_119;
  wire n_120, n_123, n_124, n_130, n_131, n_132, n_135, n_143;
  wire n_144, n_155, n_156, n_157, n_158, n_160, n_166, n_167;
  wire n_168, n_169, n_171, n_172, n_173, n_174, n_175, n_177;
  wire n_179, n_187, n_196, n_201, n_202, n_203, n_205, n_206;
  wire n_207, n_208, n_209, n_210, n_223, n_238, n_250, n_261;
  wire n_262, n_263, n_266, n_274, n_276, n_278, n_285, n_286;
  wire n_292, n_296, n_297, n_298, n_299, n_300, n_302, n_320;
  wire n_321, n_324, n_325, n_326, n_327, n_328, n_332, n_333;
  wire n_334, n_344, n_345, n_346, n_347, n_349, n_362, n_365;
  wire n_366, n_367, n_370, n_374, n_375, n_378, n_379, n_380;
  wire n_381, n_383, n_384, n_385, n_386, n_387, n_399, n_400;
  wire n_409, n_412, n_413, n_414, n_415, n_416, n_417, n_418;
  wire n_419, n_420, n_421, n_422;
  assign G94 = G29;
  assign G91 = G27;
  NOR2X1 g802(.A (n_92), .B (n_179), .Y (G90));
  NAND4X1 g803(.A (G26), .B (n_168), .C (G12), .D (n_172), .Y (n_179));
  DFFSRX1 G78_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_327), .Q (G78), .QN ());
  NOR2X1 g812(.A (n_49), .B (G79), .Y (G107));
  DFFSRX1 G77_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_173), .Q (G77), .QN ());
  DFFSRX1 G75_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_175), .Q (), .QN (G75));
  DFFSRX1 G76_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_174), .Q (G76), .QN ());
  DFFSRX1 G79_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_171), .Q (), .QN (G79));
  NAND2X2 g814(.A (n_167), .B (n_300), .Y (n_175));
  NAND2X1 g809(.A (n_346), .B (n_347), .Y (n_174));
  NAND2X1 g810(.A (n_344), .B (n_345), .Y (n_173));
  NAND4X1 g811(.A (n_56), .B (n_94), .C (n_80), .D (n_156), .Y (n_172));
  DFFSRX1 G64_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_169), .Q (G64), .QN ());
  INVX2 g824(.A (n_166), .Y (n_171));
  NAND2X1 g822(.A (n_169), .B (G14), .Y (G103BF));
  AOI21X1 g818(.A0 (n_157), .A1 (n_67), .B0 (n_124), .Y (n_168));
  NAND2X1 g823(.A (n_42), .B (n_158), .Y (n_167));
  DFFSRX1 G73_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_387), .Q (), .QN (G73));
  DFFSRX1 G74_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_155), .Q (), .QN (G74));
  NAND3X1 g825(.A (n_160), .B (n_96), .C (n_349), .Y (n_166));
  NAND3X1 g815(.A (n_132), .B (n_381), .C (G5), .Y (n_346));
  NAND3X1 g816(.A (n_135), .B (n_381), .C (n_103), .Y (n_344));
  NAND2X1 g827(.A (n_384), .B (G30), .Y (G95BF));
  CLKBUFX2 g828(.A (n_160), .Y (n_169));
  INVX1 g829(.A (n_381), .Y (n_160));
  INVX1 g830(.A (n_381), .Y (n_158));
  NOR2X1 g832(.A (n_385), .B (G9), .Y (n_157));
  NOR2X1 g833(.A (n_117), .B (n_385), .Y (n_156));
  NAND2X1 g834(.A (n_385), .B (n_297), .Y (n_155));
  AND2X1 g842(.A (n_144), .B (G19), .Y (G83));
  AND2X1 g847(.A (n_143), .B (G20), .Y (G84));
  NOR2X1 g844(.A (G80), .B (G4), .Y (n_144));
  DFFSRX1 G80_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_278), .Q (), .QN (G80));
  NOR2X1 g849(.A (G81), .B (G4), .Y (n_143));
  DFFSRX1 G65_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_278), .Q (G65), .QN ());
  DFFSRX1 G81_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_131), .Q (), .QN (G81));
  DFFSRX1 G66_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_196), .Q (G66), .QN ());
  NAND2X1 g861(.A (n_196), .B (G16), .Y (G105BF));
  INVX1 g854(.A (n_238), .Y (n_349));
  DFFSRX1 G70_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_123), .Q (G70), .QN ());
  INVX1 g852(.A (n_130), .Y (n_135));
  NOR2X1 g857(.A (n_77), .B (n_320), .Y (n_132));
  NOR2X1 g863(.A (n_104), .B (n_223), .Y (n_131));
  DFFSRX1 G69_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_115), .Q (G69), .QN ());
  NAND3X1 g853(.A (n_274), .B (G6), .C (n_116), .Y (n_130));
  OAI21X1 g866(.A0 (G6), .A1 (n_102), .B0 (n_196), .Y (n_345));
  AND2X1 g880(.A (n_113), .B (G21), .Y (G85));
  INVX1 g864(.A (n_120), .Y (n_124));
  NAND2X1 g871(.A (n_114), .B (n_108), .Y (n_123));
  NAND2X1 g867(.A (n_119), .B (G34), .Y (G99BF));
  NAND4X1 g865(.A (n_119), .B (G9), .C (n_18), .D (n_60), .Y (n_120));
  INVX1 g868(.A (n_116), .Y (n_117));
  OR2X1 g870(.A (n_109), .B (n_119), .Y (n_115));
  AND2X1 g869(.A (n_112), .B (n_108), .Y (n_116));
  INVX1 g876(.A (n_119), .Y (n_114));
  NOR2X1 g882(.A (G82), .B (G4), .Y (n_113));
  CLKBUFX1 g877(.A (n_112), .Y (n_119));
  DFFSRX1 G67_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_107), .Q (n_187), .QN ());
  NOR2X1 g878(.A (G88BF), .B (n_6), .Y (n_112));
  AND2X1 g881(.A (G88BF), .B (n_108), .Y (n_109));
  DFFSRX1 G82_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_107), .Q (), .QN (G82));
  NAND2X1 g892(.A (n_93), .B (G17), .Y (G106BF));
  NAND2X1 g889(.A (n_88), .B (G15), .Y (G104BF));
  NAND2X1 g891(.A (n_103), .B (n_102), .Y (n_104));
  INVX1 g894(.A (n_285), .Y (n_107));
  OAI21X1 g900(.A0 (G5), .A1 (n_102), .B0 (n_88), .Y (n_347));
  INVX1 g906(.A (n_93), .Y (n_103));
  DFFSRX1 G71_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_78), .Q (G71), .QN ());
  DFFSRX1 G72_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_81), .Q (G72), .QN ());
  NAND2X1 g886(.A (n_85), .B (n_86), .Y (n_92));
  INVX1 g912(.A (n_88), .Y (n_96));
  INVX1 g907(.A (n_415), .Y (n_93));
  INVX1 g913(.A (n_274), .Y (n_88));
  NAND4X1 g899(.A (n_83), .B (n_29), .C (n_16), .D (n_59), .Y (n_86));
  NAND3X1 g901(.A (n_44), .B (n_94), .C (n_16), .Y (n_85));
  NAND2X1 g903(.A (n_83), .B (G32), .Y (G97BF));
  OR2X1 g916(.A (n_83), .B (n_57), .Y (n_81));
  AND2X1 g910(.A (n_83), .B (n_297), .Y (n_80));
  OR2X1 g917(.A (n_72), .B (n_83), .Y (n_78));
  NAND2X1 g918(.A (n_83), .B (n_71), .Y (n_77));
  NAND2X1 g904(.A (n_94), .B (G36), .Y (G101BF));
  DFFSRX1 G68_reg(.RN (n_177), .SN (1'b1), .CK (blif_clk_net), .D
       (n_94), .Q (G68), .QN ());
  NOR2X1 g920(.A (G87BF), .B (n_1), .Y (n_83));
  AND2X1 g922(.A (G87BF), .B (n_71), .Y (n_72));
  NOR2X1 g921(.A (G89BF), .B (n_0), .Y (n_94));
  NAND2X1 g934(.A (n_71), .B (G33), .Y (G98BF));
  AND2X1 g925(.A (n_52), .B (n_18), .Y (n_67));
  NAND2X1 g933(.A (n_108), .B (G35), .Y (G100BF));
  NAND2X1 g937(.A (n_297), .B (G31), .Y (G96BF));
  NOR2X1 g930(.A (n_33), .B (n_46), .Y (n_60));
  NOR2X1 g931(.A (n_33), .B (n_57), .Y (n_59));
  NOR2X1 g932(.A (G11), .B (n_57), .Y (n_56));
  INVX1 g939(.A (n_50), .Y (G92));
  NOR2X1 g929(.A (n_33), .B (n_302), .Y (n_52));
  NAND4X1 g940(.A (n_33), .B (G28), .C (G12), .D (G11), .Y (n_50));
  NAND2X1 g942(.A (G18), .B (n_22), .Y (n_49));
  INVX1 g952(.A (n_43), .Y (n_44));
  OR2X1 g956(.A (G8), .B (n_102), .Y (n_42));
  NOR2X1 g941(.A (n_412), .B (n_18), .Y (n_37));
  INVX1 g945(.A (n_71), .Y (n_57));
  INVX1 g950(.A (n_108), .Y (n_46));
  NAND2X1 g953(.A (G9), .B (n_13), .Y (n_43));
  NOR2X1 g960(.A (G9), .B (n_33), .Y (n_35));
  INVX1 g980(.A (G9), .Y (n_29));
  AND2X1 g951(.A (G69), .B (n_22), .Y (n_108));
  NAND2X1 g965(.A (n_413), .B (n_18), .Y (n_20));
  INVX1 g967(.A (G2), .Y (n_102));
  AND2X1 g946(.A (G71), .B (n_22), .Y (n_71));
  INVX1 g995(.A (n_18), .Y (n_16));
  INVX2 g971(.A (n_13), .Y (n_33));
  INVX1 g1001(.A (G73), .Y (n_11));
  INVX1 g999(.A (G1), .Y (n_9));
  INVX1 g975(.A (G4), .Y (n_22));
  INVX1 g996(.A (G10), .Y (n_18));
  INVX1 g972(.A (G13), .Y (n_13));
  INVX1 g966(.A (G70), .Y (n_6));
  INVX1 g984(.A (blif_reset_net), .Y (n_177));
  INVX1 g998(.A (G66), .Y (n_2));
  INVX1 g976(.A (G72), .Y (n_1));
  INVX1 g978(.A (G68), .Y (n_0));
  CLKBUFX1 g1021(.A (n_210), .Y (G88BF));
  INVX4 g1025(.A (n_223), .Y (n_196));
  NAND3X1 g25(.A (n_203), .B (n_206), .C (n_209), .Y (n_210));
  NAND2X1 g26(.A (n_201), .B (n_202), .Y (n_203));
  NAND2X1 g28_dup(.A (n_409), .B (G78), .Y (n_201));
  NOR2X1 g27(.A (G2), .B (n_2), .Y (n_202));
  NAND2X1 g30(.A (n_44), .B (n_205), .Y (n_206));
  INVX1 g33(.A (n_20), .Y (n_205));
  NOR2X1 g29(.A (n_207), .B (n_208), .Y (n_209));
  INVX1 g32(.A (G24), .Y (n_207));
  INVX1 g31(.A (n_420), .Y (n_208));
  CLKBUFX3 g46(.A (n_321), .Y (n_223));
  OR2X1 g21(.A (G2), .B (n_320), .Y (n_238));
  NAND3X1 g60(.A (n_415), .B (G64), .C (n_102), .Y (n_250));
  INVX1 g52(.A (n_412), .Y (n_261));
  NOR2X1 g1042(.A (G9), .B (n_262), .Y (n_263));
  OR2X1 g1043(.A (n_33), .B (n_16), .Y (n_262));
  NAND2X1 g1044(.A (n_420), .B (G22), .Y (n_266));
  INVX1 g1048(.A (n_375), .Y (n_274));
  AND2X1 g1049(.A (n_276), .B (n_375), .Y (n_278));
  NOR2X1 g1050(.A (G2), .B (n_320), .Y (n_276));
  NAND2X1 g1057(.A (n_93), .B (n_102), .Y (n_285));
  OR2X1 g1058(.A (n_9), .B (n_415), .Y (n_286));
  AND2X1 g1064(.A (n_261), .B (n_263), .Y (n_292));
  NAND3X1 g1065(.A (n_384), .B (n_299), .C (G8), .Y (n_300));
  NOR2X1 g1066(.A (n_296), .B (n_298), .Y (n_299));
  NAND2X1 g35_dup(.A (n_415), .B (n_321), .Y (n_296));
  NAND2X1 g1067(.A (n_274), .B (n_297), .Y (n_298));
  AND2X1 g1068(.A (n_11), .B (n_22), .Y (n_297));
  INVX1 g1069(.A (n_297), .Y (n_302));
  INVX1 g14(.A (n_365), .Y (n_320));
  CLKBUFX1 g1079(.A (n_366), .Y (n_321));
  OAI21X1 g1080(.A0 (n_324), .A1 (n_325), .B0 (n_326), .Y (n_327));
  AND2X1 g1081(.A (n_379), .B (n_380), .Y (n_324));
  NAND4X1 g1084(.A (n_223), .B (n_274), .C (n_94), .D (G1), .Y (n_325));
  AND2X1 g1085(.A (n_285), .B (n_286), .Y (n_326));
  NOR2X1 g1087(.A (G3), .B (G13), .Y (n_328));
  NAND2X2 g23(.A (n_366), .B (n_332), .Y (n_333));
  NOR2X1 g1090(.A (n_250), .B (n_375), .Y (n_332));
  NOR2X1 g24(.A (n_266), .B (n_292), .Y (n_334));
  AOI21X1 g13(.A0 (G77), .A1 (n_362), .B0 (n_93), .Y (n_365));
  NAND2X2 g1104(.A (n_413), .B (n_210), .Y (n_362));
  NAND2X2 g1106(.A (n_362), .B (G77), .Y (n_366));
  AOI21X1 g1107(.A0 (G87BF), .A1 (n_413), .B0 (n_374), .Y (n_375));
  NAND2X1 g1108(.A (n_422), .B (n_370), .Y (G87BF));
  INVX1 g1111(.A (G65), .Y (n_367));
  NAND2X1 g35(.A (n_37), .B (n_35), .Y (n_370));
  INVX1 g40(.A (G76), .Y (n_374));
  NAND2X2 g17(.A (n_379), .B (n_380), .Y (n_381));
  NAND2X2 g18(.A (G86BF), .B (n_378), .Y (n_379));
  NAND2X2 g19(.A (n_333), .B (n_334), .Y (G86BF));
  INVX1 g1112(.A (n_412), .Y (n_378));
  INVX1 g1114(.A (G75), .Y (n_380));
  NAND2X1 g1115(.A (n_385), .B (n_386), .Y (n_387));
  INVX2 g1116(.A (n_384), .Y (n_385));
  NOR2X1 g1117(.A (G74), .B (n_383), .Y (n_384));
  NAND2X1 g1118(.A (n_334), .B (n_333), .Y (n_383));
  NAND2X1 g1119(.A (n_383), .B (n_297), .Y (n_386));
  INVX1 g1131(.A (G25), .Y (n_399));
  NOR2X1 g1132(.A (G3), .B (G11), .Y (n_400));
  NAND2X1 g1133(.A (n_419), .B (n_413), .Y (n_409));
  NAND2X1 g1139(.A (n_414), .B (G78), .Y (n_415));
  NAND2X1 g1140(.A (G89BF), .B (n_413), .Y (n_414));
  NAND3X1 g1141(.A (n_416), .B (n_417), .C (n_418), .Y (G89BF));
  INVX2 g1142(.A (n_412), .Y (n_413));
  CLKBUFX1 g1143(.A (G3), .Y (n_412));
  NAND3X1 g1144(.A (n_416), .B (n_417), .C (n_418), .Y (n_419));
  INVX1 g1145(.A (n_187), .Y (n_416));
  NAND3X1 g1146(.A (n_328), .B (G9), .C (G10), .Y (n_417));
  NOR2X1 g1147(.A (n_399), .B (n_400), .Y (n_418));
  INVX1 g1148(.A (n_421), .Y (n_422));
  NAND3X1 g15(.A (n_367), .B (n_420), .C (G23), .Y (n_421));
  OR2X1 g1149(.A (G3), .B (G11), .Y (n_420));
endmodule

