===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3526 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2168 ( 12.1%)    0.2168 ( 16.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1786 ( 10.0%)    0.1786 ( 13.2%)    Parse modules
    0.0346 (  1.9%)    0.0346 (  2.6%)    Verify circuit
    1.2937 ( 72.2%)    0.8552 ( 63.2%)  'firrtl.circuit' Pipeline
    0.1208 (  6.7%)    0.0656 (  4.9%)    'firrtl.module' Pipeline
    0.1103 (  6.2%)    0.0598 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0105 (  0.6%)    0.0058 (  0.4%)      LowerCHIRRTLPass
    0.0115 (  0.6%)    0.0115 (  0.8%)    InferWidths
    0.0639 (  3.6%)    0.0639 (  4.7%)    InferResets
    0.0045 (  0.3%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  0.5%)    0.0089 (  0.7%)    WireDFT
    0.0090 (  0.5%)    0.0090 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1218 (  6.8%)    0.1218 (  9.0%)    LowerFIRRTLTypes
    0.7430 ( 41.5%)    0.3833 ( 28.3%)    'firrtl.module' Pipeline
    0.0725 (  4.0%)    0.0393 (  2.9%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.6231 ( 34.8%)    0.3363 ( 24.9%)      Canonicalizer
    0.0461 (  2.6%)    0.0329 (  2.4%)      InferReadWrite
    0.0192 (  1.1%)    0.0192 (  1.4%)    Inliner
    0.0238 (  1.3%)    0.0238 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1171 (  6.5%)    0.1171 (  8.7%)    'firrtl.module' Pipeline
    0.1171 (  6.5%)    0.1171 (  8.7%)      Canonicalizer
    0.0096 (  0.5%)    0.0096 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  0.5%)    0.0089 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1033 (  5.8%)    0.1033 (  7.6%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0861 (  4.8%)    0.0861 (  6.4%)  'hw.module' Pipeline
    0.0217 (  1.2%)    0.0217 (  1.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0558 (  3.1%)    0.0558 (  4.1%)    Canonicalizer
    0.0086 (  0.5%)    0.0086 (  0.6%)    HWCleanup
    0.0125 (  0.7%)    0.0125 (  0.9%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0117 (  0.7%)    0.0117 (  0.9%)    PrettifyVerilog
    0.0746 (  4.2%)    0.0746 (  5.5%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.7911 (100.0%)    1.3526 (100.0%)  Total

{
  totalTime: 1.36,
  maxMemory: 73535488
}
