#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 28 10:30:35 2018
# Process ID: 452
# Current directory: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11504 C:\Xilinx\Vivado\MyProjects\myIps\ip_repo\edit_atal_AES_v1_0.xpr
# Log file: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/vivado.log
# Journal file: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/top.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps/ip_repo/sevenSegment_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 772.063 ; gain = 52.859
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 28 10:32:24 2018] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.runs/synth_1/runme.log
ipx::open_ipxact_file C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/top.v'.
set_property supported_families {artix7 Pre-Production artix7 Beta} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0'
close_project
open_project C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/College/Thesis/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_ilmb_bram_if_cntlr_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 893.297 ; gain = 48.160
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:user:sevenSegment:1.0 - sevenSegment_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Successfully read diagram <design_1> from BD file <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 972.883 ; gain = 73.375
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:atal_AES:1.0 atal_AES_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:atal_AES:1.0 atal_AES_0'
INFO: [Common 17-17] undo 'startgroup'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 28 10:40:53 2018...
