
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend.
Imported 1 cell types from liberty file.

2. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v' to AST representation.
Generating RTLIL representation for module `\user_project_wrapper'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/hdp_rv151.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/hdp_rv151.v' to AST representation.
Generating RTLIL representation for module `\hdp_rv151'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v' to AST representation.
Generating RTLIL representation for module `\rv151_soc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v' to AST representation.
Generating RTLIL representation for module `\rv151_alu'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v' to AST representation.
Generating RTLIL representation for module `\rv151_bch'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v' to AST representation.
Generating RTLIL representation for module `\rv151_core'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v' to AST representation.
Generating RTLIL representation for module `\rv151_ctl'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v' to AST representation.
Generating RTLIL representation for module `\rv151_imm'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v' to AST representation.
Generating RTLIL representation for module `\rv151_rgf'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi.v' to AST representation.
Generating RTLIL representation for module `\bspi'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v' to AST representation.
Generating RTLIL representation for module `\bspi_aff'.
Warning: Replacing memory \rwg with list of registers. See /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:0
Warning: Replacing memory \wrg with list of registers. See /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:0
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v' to AST representation.
Generating RTLIL representation for module `\bspi_bif'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v' to AST representation.
Generating RTLIL representation for module `\bspi_oif'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v' to AST representation.
Generating RTLIL representation for module `\uart_receiver'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v
Parsing SystemVerilog input from `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v' to AST representation.
Generating RTLIL representation for module `\uart_transmitter'.
Successfully finished Verilog frontend.

20. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/hierarchy.dot'.
Dumping module user_project_wrapper to page 1.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             \rv151_core
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             \uart
Used module:                 \uart_receiver
Used module:                 \uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif
Parameter \PC_RST_VAL = 1073741824

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\rv151_core'.
Parameter \PC_RST_VAL = 1073741824
Generating RTLIL representation for module `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000'.
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600
Generating RTLIL representation for module `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart'.
Parameter \CLOCK_FREQ = 125000000
Parameter \MIN_BDRT = 9600

21.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_receiver'.
Parameter \CLOCK_FREQ = 125000000
Parameter \MIN_BDRT = 9600
Generating RTLIL representation for module `$paramod$e2708bea9f08545a4b54869140b86bb7c675174e\uart_receiver'.
Parameter \CLOCK_FREQ = 125000000
Parameter \MIN_BDRT = 9600

21.5. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_transmitter'.
Parameter \CLOCK_FREQ = 125000000
Parameter \MIN_BDRT = 9600
Generating RTLIL representation for module `$paramod$e2708bea9f08545a4b54869140b86bb7c675174e\uart_transmitter'.

21.6. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart
Used module:                 \uart_receiver
Used module:                 \uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600

21.7. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_receiver'.
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600
Generating RTLIL representation for module `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver'.
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600

21.8. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_transmitter'.
Parameter \CLOCK_FREQ = 200000000
Parameter \MIN_BDRT = 9600
Generating RTLIL representation for module `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter'.

21.9. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif

21.10. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif
Removing unused module `$paramod$e2708bea9f08545a4b54869140b86bb7c675174e\uart_transmitter'.
Removing unused module `$paramod$e2708bea9f08545a4b54869140b86bb7c675174e\uart_receiver'.
Removing unused module `\uart_transmitter'.
Removing unused module `\uart_receiver'.
Removing unused module `\uart'.
Removing unused module `\rv151_core'.
Removed 6 unused modules.

22. Executing TRIBUF pass.

23. Executing SYNTH pass.

23.1. Executing HIERARCHY pass (managing design hierarchy).

23.1.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif

23.1.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \hdp_rv151
Used module:         \rv151_soc
Used module:             $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000
Used module:                 \rv151_alu
Used module:                 \rv151_imm
Used module:                 \rv151_bch
Used module:                 \rv151_ctl
Used module:             $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver
Used module:                 $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter
Used module:             \rv151_rgf
Used module:             \bspi
Used module:                 \bspi_bif
Used module:                 \bspi_aff
Used module:                 \bspi_oif
Removed 0 unused modules.

23.2. Executing PROC pass (convert processes to netlists).

23.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

23.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:82$593 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:68$591 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:54$588 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:45$584 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:69$578 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:51$573 in module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:67$428 in module bspi_oif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:58$421 in module bspi_oif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:49$417 in module bspi_oif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:40$411 in module bspi_oif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:138$387 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:128$386 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:119$382 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:107$359 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:89$337 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:80$330 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:58$324 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:49$312 in module bspi_bif.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306 in module bspi_aff.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:81$301 in module bspi_aff.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289 in module bspi_aff.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:52$284 in module bspi_aff.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277 in module bspi_aff.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258 in module rv151_rgf.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v:14$250 in module rv151_imm.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:93$249 in module rv151_ctl.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:77$242 in module rv151_ctl.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:60$241 in module rv151_ctl.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:385$505 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Removed 4 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 5 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:327$497 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:317$496 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Removed 2 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:285$492 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:149$475 in module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:30$191 in module rv151_bch.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:37$184 in module rv151_alu.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:594$152 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:582$151 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:573$150 in module rv151_soc.
Removed 1 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:543$141 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:534$134 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:480$110 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:451$91 in module rv151_soc.
Removed 1 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87 in module rv151_soc.
Removed 1 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74 in module rv151_soc.
Removed 2 dead cases from process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63 in module rv151_soc.
Marked 2 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63 in module rv151_soc.
Marked 1 switch rules as full_case in process $proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:83$45 in module rv151_soc.
Removed a total of 11 dead cases.

23.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 50 redundant assignments.
Promoted 50 assignments to connections.

23.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:515$173'.
  Set init value: \tohost_csr = 0

23.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:67$428'.
Found async reset \rstn in `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:58$421'.
Found async reset \rstn in `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:49$417'.
Found async reset \rstn in `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:40$411'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:119$382'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:107$359'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:89$337'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:80$330'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328'.
Found async reset \rstn in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:58$324'.
Found async reset \rstn in `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
Found async reset \rstn in `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:81$301'.
Found async reset \rstn in `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
Found async reset \rstn in `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:52$284'.
Found async reset \rstn in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514'.
Found async reset \rstn in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:285$492'.
Found async reset \rstn in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
Found async reset \rstn in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
Found async reset \rstn in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:149$475'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:594$152'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:543$141'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:534$134'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:480$110'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:451$91'.
Found async reset \rst in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:83$45'.

23.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~47 debug messages>

23.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:82$593'.
     1/1: $0\rg_din_rdy[0:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:68$591'.
     1/1: $0\rg_tx_shfit[9:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:54$588'.
     1/1: $0\rg_bit_counter[3:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:45$584'.
     1/1: $0\rg_clock_counter[15:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:69$578'.
     1/1: $0\has_byte[0:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:63$576'.
     1/1: $0\rx_shift[9:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:51$573'.
     1/1: $0\bit_counter[3:0]
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:46$568'.
Creating decoders for process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v:25$520'.
Creating decoders for process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:67$428'.
     1/1: $0\rsot[0:0]
Creating decoders for process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:58$421'.
     1/1: $0\rsfr[7:0]
Creating decoders for process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:49$417'.
     1/1: $0\wsfr[7:0]
Creating decoders for process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:40$411'.
     1/1: $0\bct[2:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388'.
     1/2: $0\bwb[3:0]
     2/2: $0\bcb[0:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:138$387'.
     1/1: $1\brd[7:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:128$386'.
     1/1: $1\mwb[3:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:119$382'.
     1/1: $0\bwd[7:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:107$359'.
     1/1: $0\bad[10:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351'.
     1/1: { $0\opw[0:0] $0\opr[0:0] }
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:89$337'.
     1/1: $0\bof[1:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:80$330'.
     1/1: $0\baf[0:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328'.
     1/2: $0\scs[1:0]
     2/2: $0\bcf[1:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:58$324'.
     1/1: $0\st_cr[1:0]
Creating decoders for process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:49$312'.
     1/1: $1\st_nx[1:0]
Creating decoders for process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
     1/4: $0\rwg[1][1:0]
     2/4: $0\rwg[0][1:0]
     3/4: $1$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:95$268[3:0]$311
     4/4: $1$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:92$267[3:0]$310
Creating decoders for process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:81$301'.
     1/1: $0\rbc[1:0]
Creating decoders for process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
     1/4: $0\wrg[1][1:0]
     2/4: $0\wrg[0][1:0]
     3/4: $1$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:66$266[3:0]$294
     4/4: $1$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:63$265[3:0]$293
Creating decoders for process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:52$284'.
     1/1: $0\wbc[1:0]
Creating decoders for process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
     1/3: $1$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$283
     2/3: $1$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_DATA[7:0]$282
     3/3: $1$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_ADDR[0:0]$281
Creating decoders for process `\rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
     1/3: $1$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$264
     2/3: $1$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_DATA[31:0]$263
     3/3: $1$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_ADDR[4:0]$262
Creating decoders for process `\rv151_imm.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v:14$250'.
     1/1: $1\imm_out[31:0]
Creating decoders for process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:93$249'.
     1/1: $1\itp[2:0]
Creating decoders for process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:77$242'.
     1/1: $1\afn[3:0]
Creating decoders for process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:60$241'.
     1/1: $1\ctl[10:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514'.
     1/2: $0\dr_hpc[31:0]
     2/2: $0\dr_hlt[0:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:385$505'.
     1/1: $1\wb_rfd[31:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504'.
     1/5: $5\xw_rdt[31:0]
     2/5: $4\xw_rdt[31:0]
     3/5: $3\xw_rdt[31:0]
     4/5: $2\xw_rdt[31:0]
     5/5: $1\xw_rdt[31:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:327$497'.
     1/1: $1\exo_csd[31:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:317$496'.
     1/1: $1\exo_mwd[31:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495'.
     1/3: $3\exo_mwe[3:0]
     2/3: $2\exo_mwe[3:0]
     3/3: $1\exo_mwe[3:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:285$492'.
     1/1: $0\dr_irc[0:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
     1/8: $0\xw_mfn[2:0]
     2/8: $0\xw_mof[1:0]
     3/8: $0\xw_csr[31:0]
     4/8: $0\xw_pc4[31:0]
     5/8: $0\xw_dra[4:0]
     6/8: $0\xw_drs[1:0]
     7/8: $0\xw_aot[31:0]
     8/8: $0\xw_rfw[0:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
     1/3: $0\pf_pc4[31:0]
     2/3: $0\pf_pcr[31:0]
     3/3: $0\pf_ifv[0:0]
Creating decoders for process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:149$475'.
     1/1: $0\pc_cr[31:0]
Creating decoders for process `\rv151_bch.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:30$191'.
     1/1: $1\bch_taken[0:0]
Creating decoders for process `\rv151_alu.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:37$184'.
     1/1: $1\alu_out[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:515$173'.
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
     1/2: $0\md_sl[1:0]
     2/2: $0\mi_sl[0:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:594$152'.
     1/1: $0\io_dout[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:582$151'.
     1/1: $1\io_rm[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:573$150'.
     1/1: $1\md_rm[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149'.
     1/1: $1\mi_rm[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:543$141'.
     1/1: $0\ir_cntr[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:534$134'.
     1/1: $0\cc_cntr[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128'.
     1/1: $0\tohost_csr[31:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117'.
     1/2: $0\gpio_ob[7:0]
     2/2: $0\gpio_ot[7:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:480$110'.
     1/1: $0\uart_dor[0:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97'.
     1/2: $0\uart_div[0:0]
     2/2: $0\uart_din[7:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:451$91'.
     1/1: $0\uart_baud_edge[15:0]
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
     1/1: $1$mem2reg_rd$\imem_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:382$44_DATA[31:0]$90
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
     1/1: $1$mem2reg_rd$\dmem_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:279$43_DATA[31:0]$77
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
     1/2: $1$mem2reg_rd$\bios_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$42_DATA[31:0]$69
     2/2: $1$mem2reg_rd$\bios_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$41_DATA[31:0]$68
Creating decoders for process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:83$45'.
     1/1: $0\bcf_sr[1:0]

23.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bspi_bif.\brd' from process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:138$387'.
No latch inferred for signal `\bspi_bif.\mwb' from process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:128$386'.
No latch inferred for signal `\bspi_bif.\st_nx' from process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:49$312'.
No latch inferred for signal `\rv151_imm.\imm_out' from process `\rv151_imm.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v:14$250'.
No latch inferred for signal `\rv151_ctl.\itp' from process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:93$249'.
No latch inferred for signal `\rv151_ctl.\afn' from process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:77$242'.
No latch inferred for signal `\rv151_ctl.\ctl' from process `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:60$241'.
No latch inferred for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\wb_rfd' from process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:385$505'.
No latch inferred for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_rdt' from process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504'.
No latch inferred for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\exo_csd' from process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:327$497'.
No latch inferred for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\exo_mwd' from process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:317$496'.
No latch inferred for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\exo_mwe' from process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495'.
No latch inferred for signal `\rv151_bch.\bch_taken' from process `\rv151_bch.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:30$191'.
No latch inferred for signal `\rv151_alu.\alu_out' from process `\rv151_alu.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:37$184'.
No latch inferred for signal `\rv151_soc.\bios_dout0[0]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\bios_dout0[1]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\bios_dout1[0]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\bios_dout1[1]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\dmem_dout0[0]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\dmem_dout0[1]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\imem_dout1[0]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\imem_dout1[1]' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
No latch inferred for signal `\rv151_soc.\io_rm' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:582$151'.
No latch inferred for signal `\rv151_soc.\md_rm' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:573$150'.
No latch inferred for signal `\rv151_soc.\mi_rm' from process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149'.

23.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.\rg_din_rdy' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:82$593'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.\rg_tx_shfit' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:68$591'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.\rg_bit_counter' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:54$588'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.\rg_clock_counter' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:45$584'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.\has_byte' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:69$578'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.\rx_shift' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:63$576'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.\bit_counter' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:51$573'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.\clock_counter' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:46$568'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.\serial_in_reg' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v:25$520'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.\serial_out_reg' using process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v:25$520'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\bspi_oif.\rsot' using process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:67$428'.
  created $adff cell `$procdff$854' with negative edge clock and negative level reset.
Creating register for signal `\bspi_oif.\rsfr' using process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:58$421'.
  created $adff cell `$procdff$855' with positive edge clock and negative level reset.
Creating register for signal `\bspi_oif.\wsfr' using process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:49$417'.
  created $adff cell `$procdff$856' with positive edge clock and negative level reset.
Creating register for signal `\bspi_oif.\bct' using process `\bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:40$411'.
  created $adff cell `$procdff$857' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bwb' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388'.
  created $adff cell `$procdff$858' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bcb' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388'.
  created $adff cell `$procdff$859' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bwd' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:119$382'.
  created $adff cell `$procdff$860' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bad' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:107$359'.
  created $adff cell `$procdff$861' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\opw' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351'.
  created $adff cell `$procdff$862' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\opr' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351'.
  created $adff cell `$procdff$863' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bof' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:89$337'.
  created $adff cell `$procdff$864' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\baf' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:80$330'.
  created $adff cell `$procdff$865' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\bcf' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328'.
  created $adff cell `$procdff$866' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\scs' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328'.
  created $adff cell `$procdff$867' with positive edge clock and negative level reset.
Creating register for signal `\bspi_bif.\st_cr' using process `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:58$324'.
  created $adff cell `$procdff$868' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:92$267' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
  created $adff cell `$procdff$869' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:95$268' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
  created $adff cell `$procdff$870' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\rwg[0]' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
  created $adff cell `$procdff$871' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\rwg[1]' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
  created $adff cell `$procdff$872' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\rbc' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:81$301'.
  created $adff cell `$procdff$873' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:63$265' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
  created $adff cell `$procdff$874' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.$splitcmplxassign$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:66$266' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
  created $adff cell `$procdff$875' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\wrg[0]' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
  created $adff cell `$procdff$876' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\wrg[1]' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
  created $adff cell `$procdff$877' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.\wbc' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:52$284'.
  created $adff cell `$procdff$878' with positive edge clock and negative level reset.
Creating register for signal `\bspi_aff.$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_ADDR' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\bspi_aff.$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_DATA' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\bspi_aff.$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN' using process `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\rv151_rgf.$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_ADDR' using process `\rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\rv151_rgf.$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_DATA' using process `\rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\rv151_rgf.$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN' using process `\rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\dr_hlt' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514'.
  created $adff cell `$procdff$885' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\dr_hpc' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514'.
  created $adff cell `$procdff$886' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\dr_irc' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:285$492'.
  created $adff cell `$procdff$887' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_rfw' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$888' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_aot' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$889' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_drs' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$890' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_dra' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$891' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_pc4' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$892' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_csr' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$893' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_mof' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$894' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\xw_mfn' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
  created $adff cell `$procdff$895' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\pf_ifv' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
  created $adff cell `$procdff$896' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\pf_pcr' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
  created $adff cell `$procdff$897' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\pf_pc4' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
  created $adff cell `$procdff$898' with positive edge clock and negative level reset.
Creating register for signal `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.\pc_cr' using process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:149$475'.
  created $adff cell `$procdff$899' with positive edge clock and negative level reset.
Creating register for signal `\rv151_soc.\mi_sl' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
  created $adff cell `$procdff$900' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\md_sl' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
  created $adff cell `$procdff$901' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\io_dout' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:594$152'.
  created $adff cell `$procdff$902' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\ir_cntr' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:543$141'.
  created $adff cell `$procdff$903' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\cc_cntr' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:534$134'.
  created $adff cell `$procdff$904' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\tohost_csr' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128'.
  created $adff cell `$procdff$905' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\gpio_ot' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117'.
  created $adff cell `$procdff$906' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\gpio_ob' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117'.
  created $adff cell `$procdff$907' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\uart_dor' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:480$110'.
  created $adff cell `$procdff$908' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\uart_din' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97'.
  created $adff cell `$procdff$909' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\uart_div' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97'.
  created $adff cell `$procdff$910' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\uart_baud_edge' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:451$91'.
  created $adff cell `$procdff$911' with positive edge clock and positive level reset.
Creating register for signal `\rv151_soc.\imem_doutb' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\imem_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:382$44_ADDR' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\imem_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:382$44_DATA' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\rv151_soc.\dmem_dout' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\dmem_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:279$43_ADDR' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\dmem_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:279$43_DATA' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\rv151_soc.\bios_douta' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\rv151_soc.\bios_doutb' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\bios_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$41_ADDR' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\bios_dout0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$41_DATA' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\bios_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$42_ADDR' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\rv151_soc.$mem2reg_rd$\bios_dout1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:179$42_DATA' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\rv151_soc.\bcf_sr' using process `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:83$45'.
  created $adff cell `$procdff$924' with positive edge clock and positive level reset.

23.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

23.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:82$593'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:82$593'.
Found and cleaned up 3 empty switches in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:68$591'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:68$591'.
Found and cleaned up 3 empty switches in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:54$588'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:54$588'.
Found and cleaned up 1 empty switch in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:45$584'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:45$584'.
Found and cleaned up 3 empty switches in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:69$578'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:69$578'.
Found and cleaned up 1 empty switch in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:63$576'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:63$576'.
Found and cleaned up 3 empty switches in `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:51$573'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:51$573'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:46$568'.
Removing empty process `$paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart.v:25$520'.
Removing empty process `bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:67$428'.
Removing empty process `bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:58$421'.
Removing empty process `bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:49$417'.
Removing empty process `bspi_oif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:40$411'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:148$388'.
Found and cleaned up 1 empty switch in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:138$387'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:138$387'.
Found and cleaned up 1 empty switch in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:128$386'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:128$386'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:119$382'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:107$359'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:98$351'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:89$337'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:80$330'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:69$328'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:58$324'.
Found and cleaned up 1 empty switch in `\bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:49$312'.
Removing empty process `bspi_bif.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:49$312'.
Removing empty process `bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:90$306'.
Removing empty process `bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:81$301'.
Removing empty process `bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:61$289'.
Removing empty process `bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:52$284'.
Found and cleaned up 1 empty switch in `\bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
Removing empty process `bspi_aff.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:48$277'.
Found and cleaned up 1 empty switch in `\rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
Removing empty process `rv151_rgf.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:17$258'.
Found and cleaned up 1 empty switch in `\rv151_imm.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v:14$250'.
Removing empty process `rv151_imm.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_imm.v:14$250'.
Found and cleaned up 1 empty switch in `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:93$249'.
Removing empty process `rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:93$249'.
Found and cleaned up 1 empty switch in `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:77$242'.
Removing empty process `rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:77$242'.
Found and cleaned up 1 empty switch in `\rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:60$241'.
Removing empty process `rv151_ctl.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:60$241'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:405$514'.
Found and cleaned up 1 empty switch in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:385$505'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:385$505'.
Found and cleaned up 5 empty switches in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:343$504'.
Found and cleaned up 1 empty switch in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:327$497'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:327$497'.
Found and cleaned up 1 empty switch in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:317$496'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:317$496'.
Found and cleaned up 3 empty switches in `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:294$495'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:285$492'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:260$489'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:165$482'.
Removing empty process `$paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:149$475'.
Found and cleaned up 1 empty switch in `\rv151_bch.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:30$191'.
Removing empty process `rv151_bch.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:30$191'.
Found and cleaned up 1 empty switch in `\rv151_alu.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:37$184'.
Removing empty process `rv151_alu.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:37$184'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:515$173'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:0$172'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:603$156'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:594$152'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:582$151'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:582$151'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:573$150'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:573$150'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:565$149'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:543$141'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:534$134'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:517$128'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:499$117'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:480$110'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:464$97'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:451$91'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:381$87'.
Found and cleaned up 1 empty switch in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:278$74'.
Found and cleaned up 2 empty switches in `\rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:178$63'.
Removing empty process `rv151_soc.$proc$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:83$45'.
Cleaned up 47 empty switches.

23.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
<suppressed ~1 debug messages>
Optimizing module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.
<suppressed ~1 debug messages>
Optimizing module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.
Optimizing module bspi_oif.
<suppressed ~2 debug messages>
Optimizing module bspi_bif.
<suppressed ~10 debug messages>
Optimizing module bspi_aff.
<suppressed ~2 debug messages>
Optimizing module bspi.
Optimizing module rv151_rgf.
<suppressed ~2 debug messages>
Optimizing module rv151_imm.
Optimizing module rv151_ctl.
<suppressed ~1 debug messages>
Optimizing module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
<suppressed ~11 debug messages>
Optimizing module rv151_bch.
Optimizing module rv151_alu.
Optimizing module rv151_soc.
<suppressed ~6 debug messages>
Optimizing module hdp_rv151.
Optimizing module user_project_wrapper.

23.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_transmitter.
Deleting now unused module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart_receiver.
Deleting now unused module $paramod$0d3274c4c4f98725dbf31d8f85b1ccd48a2d5d3c\uart.
Deleting now unused module bspi_oif.
Deleting now unused module bspi_bif.
Deleting now unused module bspi_aff.
Deleting now unused module bspi.
Deleting now unused module rv151_rgf.
Deleting now unused module rv151_imm.
Deleting now unused module rv151_ctl.
Deleting now unused module $paramod\rv151_core\PC_RST_VAL=32'01000000000000000000000000000000.
Deleting now unused module rv151_bch.
Deleting now unused module rv151_alu.
Deleting now unused module rv151_soc.
Deleting now unused module hdp_rv151.
<suppressed ~16 debug messages>

23.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~75 debug messages>

23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 58 unused cells and 422 unused wires.
<suppressed ~75 debug messages>

23.6. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Warning: Wire user_project_wrapper.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_ack_o is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [2] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [1] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [0] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [127] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [126] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [125] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [124] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [123] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [122] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [121] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [120] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [119] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [118] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [117] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [116] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [115] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [114] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [113] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [112] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [111] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [110] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [109] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [108] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [107] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [106] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [105] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [104] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [103] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [102] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [101] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [100] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [99] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [98] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [97] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [96] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [95] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [94] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [93] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [92] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [91] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [90] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [89] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [88] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [87] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [86] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [85] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [84] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [83] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [82] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [81] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [80] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [79] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [78] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [77] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [76] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [75] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [74] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [73] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [72] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [71] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [70] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [69] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [68] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [67] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [66] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [65] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [64] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [63] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [62] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [61] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [60] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [59] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [58] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [57] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [56] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [55] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [54] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [53] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [52] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [51] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [50] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [49] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [48] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [47] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [46] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [45] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [44] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [43] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [42] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [41] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [40] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [39] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [38] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [0] is used but has no driver.
Found and reported 164 problems.

23.7. Executing OPT pass (performing simple optimizations).

23.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

23.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$718.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$727.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$736.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$748.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$773.
    dead port 2/2 on $mux $flatten\rv151.\soc.\core.$procmux$783.
Removed 6 multiplexer ports.
<suppressed ~70 debug messages>

23.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\bspi.\b2o.$procmux$656:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280
      New ports: A=1'0, B=1'1, Y=$flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0]
      New connections: $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [7:1] = { $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\b2o.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] }
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\bspi.\o2b.$procmux$656:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280
      New ports: A=1'0, B=1'1, Y=$flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0]
      New connections: $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [7:1] = { $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] $flatten\rv151.\soc.\bspi.\o2b.$0$memwr$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:49$269_EN[7:0]$280 [0] }
    New ctrl vector for $pmux cell $flatten\rv151.\soc.\core.\ctl.$procmux$683: { $auto$opt_reduce.cc:134:opt_pmux$930 $flatten\rv151.\soc.\core.\ctl.$procmux$689_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP $auto$opt_reduce.cc:134:opt_pmux$928 }
    New ctrl vector for $pmux cell $flatten\rv151.\soc.\core.\ctl.$procmux$699: { $flatten\rv151.\soc.\core.\ctl.$procmux$690_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$689_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$688_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$686_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP $auto$opt_reduce.cc:134:opt_pmux$932 $flatten\rv151.\soc.\core.\ctl.$procmux$695_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$700_CMP }
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\rf.$procmux$665:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261
      New ports: A=1'0, B=1'1, Y=$flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0]
      New connections: $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [31:1] = { $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] $flatten\rv151.\soc.\rf.$0$memwr$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:19$251_EN[31:0]$261 [0] }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 5 changes.

23.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.7.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 83 unused wires.
<suppressed ~6 debug messages>

23.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~2 debug messages>

23.7.9. Rerunning OPT passes. (Maybe there is more to do..)

23.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

23.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.7.13. Executing OPT_DFF pass (perform DFF optimizations).

23.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

23.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.7.16. Rerunning OPT passes. (Maybe there is more to do..)

23.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

23.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.7.20. Executing OPT_DFF pass (perform DFF optimizations).

23.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.7.23. Finished OPT passes. (There is nothing left to do.)

23.8. Executing FSM pass (extract and optimize FSM).

23.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_project_wrapper.rv151.soc.bspi.bif.bwb as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_project_wrapper.rv151.soc.bspi.bif.st_cr as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register user_project_wrapper.rv151.soc.core.xw_drs.
Found FSM state register user_project_wrapper.rv151.soc.md_sl.

23.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\rv151.soc.core.xw_drs' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\rv151.\soc.\core.$procdff$890
  root of input selection tree: \rv151.soc.core.ctl.ctl [2:1]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$700_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$695_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$932
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$686_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$688_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$689_CMP
  found ctrl input: $flatten\rv151.\soc.\core.\ctl.$procmux$690_CMP
  found state code: 2'11
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\rv151.\soc.\core.$procmux$713_CMP
  found ctrl output: $flatten\rv151.\soc.\core.$procmux$712_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$932 $flatten\rv151.\soc.\core.\ctl.$procmux$700_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$695_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$690_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$689_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$688_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$686_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP }
  ctrl outputs: { $flatten\rv151.\soc.\core.$procmux$712_CMP $flatten\rv151.\soc.\core.$procmux$713_CMP \rv151.soc.core.ctl.ctl [2:1] }
  transition:       2'00 9'000000000 ->       2'00 4'0000
  transition:       2'00 9'---1----- ->       2'00 4'0000
  transition:       2'00 9'----1---- ->       2'10 4'0010
  transition:       2'00 9'-----1--- ->       2'10 4'0010
  transition:       2'00 9'------1-- ->       2'00 4'0000
  transition:       2'00 9'-------1- ->       2'01 4'0001
  transition:       2'00 9'--------1 ->       2'00 4'0000
  transition:       2'00 9'1-------- ->       2'00 4'0000
  transition:       2'00 9'--1------ ->       2'00 4'0000
  transition:       2'00 9'-1------- ->       2'11 4'0011
  transition:       2'10 9'000000000 ->       2'00 4'1000
  transition:       2'10 9'---1----- ->       2'00 4'1000
  transition:       2'10 9'----1---- ->       2'10 4'1010
  transition:       2'10 9'-----1--- ->       2'10 4'1010
  transition:       2'10 9'------1-- ->       2'00 4'1000
  transition:       2'10 9'-------1- ->       2'01 4'1001
  transition:       2'10 9'--------1 ->       2'00 4'1000
  transition:       2'10 9'1-------- ->       2'00 4'1000
  transition:       2'10 9'--1------ ->       2'00 4'1000
  transition:       2'10 9'-1------- ->       2'11 4'1011
  transition:       2'01 9'000000000 ->       2'00 4'0100
  transition:       2'01 9'---1----- ->       2'00 4'0100
  transition:       2'01 9'----1---- ->       2'10 4'0110
  transition:       2'01 9'-----1--- ->       2'10 4'0110
  transition:       2'01 9'------1-- ->       2'00 4'0100
  transition:       2'01 9'-------1- ->       2'01 4'0101
  transition:       2'01 9'--------1 ->       2'00 4'0100
  transition:       2'01 9'1-------- ->       2'00 4'0100
  transition:       2'01 9'--1------ ->       2'00 4'0100
  transition:       2'01 9'-1------- ->       2'11 4'0111
  transition:       2'11 9'000000000 ->       2'00 4'0000
  transition:       2'11 9'---1----- ->       2'00 4'0000
  transition:       2'11 9'----1---- ->       2'10 4'0010
  transition:       2'11 9'-----1--- ->       2'10 4'0010
  transition:       2'11 9'------1-- ->       2'00 4'0000
  transition:       2'11 9'-------1- ->       2'01 4'0001
  transition:       2'11 9'--------1 ->       2'00 4'0000
  transition:       2'11 9'1-------- ->       2'00 4'0000
  transition:       2'11 9'--1------ ->       2'00 4'0000
  transition:       2'11 9'-1------- ->       2'11 4'0011
Extracting FSM `\rv151.soc.md_sl' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\rv151.\soc.$procdff$901
  root of input selection tree: $flatten\rv151.\soc.$0\md_sl[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\rv151.\soc.$procmux$812_CMP
  found ctrl input: $flatten\rv151.\soc.$procmux$813_CMP
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\rv151.\soc.$procmux$824_CMP
  found ctrl output: $flatten\rv151.\soc.$procmux$825_CMP
  found ctrl output: $flatten\rv151.\soc.$procmux$826_CMP
  ctrl inputs: { $flatten\rv151.\soc.$procmux$813_CMP $flatten\rv151.\soc.$procmux$812_CMP }
  ctrl outputs: { $flatten\rv151.\soc.$procmux$826_CMP $flatten\rv151.\soc.$procmux$825_CMP $flatten\rv151.\soc.$procmux$824_CMP $flatten\rv151.\soc.$0\md_sl[1:0] }
  transition:       2'00 2'00 ->       2'00 5'10000
  transition:       2'00 2'1- ->       2'01 5'10001
  transition:       2'00 2'-1 ->       2'10 5'10010
  transition:       2'10 2'00 ->       2'00 5'00100
  transition:       2'10 2'1- ->       2'01 5'00101
  transition:       2'10 2'-1 ->       2'10 5'00110
  transition:       2'01 2'00 ->       2'00 5'01000
  transition:       2'01 2'1- ->       2'01 5'01001
  transition:       2'01 2'-1 ->       2'10 5'01010

23.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\rv151.soc.md_sl$937' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\rv151.soc.core.xw_drs$933' from module `\user_project_wrapper'.

23.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

23.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\rv151.soc.core.xw_drs$933' from module `\user_project_wrapper'.
  Removing unused output signal \rv151.soc.core.ctl.ctl [1].
  Removing unused output signal \rv151.soc.core.ctl.ctl [2].
Optimizing FSM `$fsm$\rv151.soc.md_sl$937' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\rv151.\soc.$0\md_sl[1:0] [0].
  Removing unused output signal $flatten\rv151.\soc.$0\md_sl[1:0] [1].

23.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\rv151.soc.core.xw_drs$933' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\rv151.soc.md_sl$937' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

23.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\rv151.soc.core.xw_drs$933' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\rv151.soc.core.xw_drs$933 (\rv151.soc.core.xw_drs):

  Number of input signals:    9
  Number of output signals:   2
  Number of state bits:       4

  Input signals:
    0: $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP
    1: $flatten\rv151.\soc.\core.\ctl.$procmux$686_CMP
    2: $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP
    3: $flatten\rv151.\soc.\core.\ctl.$procmux$688_CMP
    4: $flatten\rv151.\soc.\core.\ctl.$procmux$689_CMP
    5: $flatten\rv151.\soc.\core.\ctl.$procmux$690_CMP
    6: $flatten\rv151.\soc.\core.\ctl.$procmux$695_CMP
    7: $flatten\rv151.\soc.\core.\ctl.$procmux$700_CMP
    8: $auto$opt_reduce.cc:134:opt_pmux$932

  Output signals:
    0: $flatten\rv151.\soc.\core.$procmux$713_CMP
    1: $flatten\rv151.\soc.\core.$procmux$712_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'000000000   ->     0 2'00
      1:     0 9'--------1   ->     0 2'00
      2:     0 9'------1--   ->     0 2'00
      3:     0 9'---1-----   ->     0 2'00
      4:     0 9'--1------   ->     0 2'00
      5:     0 9'1--------   ->     0 2'00
      6:     0 9'-----1---   ->     1 2'00
      7:     0 9'----1----   ->     1 2'00
      8:     0 9'-------1-   ->     2 2'00
      9:     0 9'-1-------   ->     3 2'00
     10:     1 9'000000000   ->     0 2'10
     11:     1 9'--------1   ->     0 2'10
     12:     1 9'------1--   ->     0 2'10
     13:     1 9'---1-----   ->     0 2'10
     14:     1 9'--1------   ->     0 2'10
     15:     1 9'1--------   ->     0 2'10
     16:     1 9'-----1---   ->     1 2'10
     17:     1 9'----1----   ->     1 2'10
     18:     1 9'-------1-   ->     2 2'10
     19:     1 9'-1-------   ->     3 2'10
     20:     2 9'000000000   ->     0 2'01
     21:     2 9'--------1   ->     0 2'01
     22:     2 9'------1--   ->     0 2'01
     23:     2 9'---1-----   ->     0 2'01
     24:     2 9'--1------   ->     0 2'01
     25:     2 9'1--------   ->     0 2'01
     26:     2 9'-----1---   ->     1 2'01
     27:     2 9'----1----   ->     1 2'01
     28:     2 9'-------1-   ->     2 2'01
     29:     2 9'-1-------   ->     3 2'01
     30:     3 9'000000000   ->     0 2'00
     31:     3 9'--------1   ->     0 2'00
     32:     3 9'------1--   ->     0 2'00
     33:     3 9'---1-----   ->     0 2'00
     34:     3 9'--1------   ->     0 2'00
     35:     3 9'1--------   ->     0 2'00
     36:     3 9'-----1---   ->     1 2'00
     37:     3 9'----1----   ->     1 2'00
     38:     3 9'-------1-   ->     2 2'00
     39:     3 9'-1-------   ->     3 2'00

-------------------------------------

FSM `$fsm$\rv151.soc.md_sl$937' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\rv151.soc.md_sl$937 (\rv151.soc.md_sl):

  Number of input signals:    2
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\rv151.\soc.$procmux$812_CMP
    1: $flatten\rv151.\soc.$procmux$813_CMP

  Output signals:
    0: $flatten\rv151.\soc.$procmux$824_CMP
    1: $flatten\rv151.\soc.$procmux$825_CMP
    2: $flatten\rv151.\soc.$procmux$826_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 3'100
      1:     0 2'-1   ->     1 3'100
      2:     0 2'1-   ->     2 3'100
      3:     1 2'00   ->     0 3'001
      4:     1 2'-1   ->     1 3'001
      5:     1 2'1-   ->     2 3'001
      6:     2 2'00   ->     0 3'010
      7:     2 2'-1   ->     1 3'010
      8:     2 2'1-   ->     2 3'010

-------------------------------------

23.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\rv151.soc.core.xw_drs$933' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\rv151.soc.md_sl$937' from module `\user_project_wrapper'.

23.9. Executing OPT pass (performing simple optimizations).

23.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~13 debug messages>

23.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

23.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$958: { $flatten\rv151.\soc.\core.\ctl.$procmux$695_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$691_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$690_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$687_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$685_CMP $flatten\rv151.\soc.\core.\ctl.$procmux$684_CMP $auto$fsm_map.cc:74:implement_pattern_cache$946 }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 1 changes.

23.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$847 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586_Y [15:0], Q = \rv151.soc.uart.uatransmit.rg_clock_counter, rval = 16'0000000000000000).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$846 ($dff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uatransmit.$procmux$612_Y [3] $flatten\rv151.\soc.\uart.\uatransmit.$procmux$612_Y [1] }, Q = { \rv151.soc.uart.uatransmit.rg_bit_counter [3] \rv151.soc.uart.uatransmit.rg_bit_counter [1] }, rval = 2'00).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$846 ($dff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uatransmit.$procmux$609_Y [2] $flatten\rv151.\soc.\uart.\uatransmit.$procmux$609_Y [0] }, Q = { \rv151.soc.uart.uatransmit.rg_bit_counter [2] \rv151.soc.uart.uatransmit.rg_bit_counter [0] }, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$982 ($sdff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590_Y [2] $flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590_Y [0] }, Q = { \rv151.soc.uart.uatransmit.rg_bit_counter [2] \rv151.soc.uart.uatransmit.rg_bit_counter [0] }).
Adding EN signal on $auto$ff.cc:266:slice$981 ($sdff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uatransmit.$procmux$612_Y [3] $flatten\rv151.\soc.\uart.\uatransmit.$procmux$612_Y [1] }, Q = { \rv151.soc.uart.uatransmit.rg_bit_counter [3] \rv151.soc.uart.uatransmit.rg_bit_counter [1] }).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$845 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uatransmit.$procmux$604_Y [8:0], Q = \rv151.soc.uart.uatransmit.rg_tx_shfit [8:0], rval = 9'111111111).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$845 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uatransmit.$procmux$601_Y [9], Q = \rv151.soc.uart.uatransmit.rg_tx_shfit [9], rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$990 ($sdff) from module user_project_wrapper (D = 1'1, Q = \rv151.soc.uart.uatransmit.rg_tx_shfit [9]).
Adding EN signal on $auto$ff.cc:266:slice$989 ($sdff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uatransmit.$procmux$604_Y [8:0], Q = \rv151.soc.uart.uatransmit.rg_tx_shfit [8:0]).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uatransmit.$procdff$844 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uatransmit.$procmux$596_Y, Q = \rv151.soc.uart.uatransmit.rg_din_rdy, rval = 1'1).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uareceive.$procdff$851 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571_Y [15:0], Q = \rv151.soc.uart.uareceive.clock_counter, rval = 16'0000000000000000).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uareceive.$procdff$850 ($dff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uareceive.$procmux$633_Y [3] $flatten\rv151.\soc.\uart.\uareceive.$procmux$633_Y [1] }, Q = { \rv151.soc.uart.uareceive.bit_counter [3] \rv151.soc.uart.uareceive.bit_counter [1] }, rval = 2'00).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uareceive.$procdff$850 ($dff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uareceive.$procmux$630_Y [2] $flatten\rv151.\soc.\uart.\uareceive.$procmux$630_Y [0] }, Q = { \rv151.soc.uart.uareceive.bit_counter [2] \rv151.soc.uart.uareceive.bit_counter [0] }, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1000 ($sdff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575_Y [2] $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575_Y [0] }, Q = { \rv151.soc.uart.uareceive.bit_counter [2] \rv151.soc.uart.uareceive.bit_counter [0] }).
Adding EN signal on $auto$ff.cc:266:slice$999 ($sdff) from module user_project_wrapper (D = { $flatten\rv151.\soc.\uart.\uareceive.$procmux$633_Y [3] $flatten\rv151.\soc.\uart.\uareceive.$procmux$633_Y [1] }, Q = { \rv151.soc.uart.uareceive.bit_counter [3] \rv151.soc.uart.uareceive.bit_counter [1] }).
Adding EN signal on $flatten\rv151.\soc.\uart.\uareceive.$procdff$849 ($dff) from module user_project_wrapper (D = { \rv151.soc.uart.serial_in_reg \rv151.soc.uart.uareceive.rx_shift [9:1] }, Q = \rv151.soc.uart.uareceive.rx_shift).
Adding SRST signal on $flatten\rv151.\soc.\uart.\uareceive.$procdff$848 ($dff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uareceive.$procmux$623_Y, Q = \rv151.soc.uart.uareceive.has_byte, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1008 ($sdff) from module user_project_wrapper (D = $flatten\rv151.\soc.\uart.\uareceive.$procmux$623_Y, Q = \rv151.soc.uart.uareceive.has_byte).
Adding SRST signal on $flatten\rv151.\soc.\uart.$procdff$853 ($dff) from module user_project_wrapper (D = \rv151.soc.uart.uatransmit.rg_tx_shfit [0], Q = \rv151.soc.uart.serial_out_reg, rval = 1'1).
Adding SRST signal on $flatten\rv151.\soc.\uart.$procdff$852 ($dff) from module user_project_wrapper (D = \io_in [23], Q = \rv151.soc.uart.serial_in_reg, rval = 1'1).
Adding EN signal on $flatten\rv151.\soc.\core.$procdff$899 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\core.$0\pc_cr[31:0], Q = \rv151.soc.core.pc_cr).
Adding EN signal on $flatten\rv151.\soc.\core.$procdff$885 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\core.$0\dr_hlt[0:0], Q = \rv151.soc.core.dr_hlt).
Adding EN signal on $flatten\rv151.\soc.\bspi.\oif.$procdff$857 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414_Y [2:0], Q = \rv151.soc.bspi.oif.bct).
Adding EN signal on $flatten\rv151.\soc.\bspi.\oif.$procdff$856 ($adff) from module user_project_wrapper (D = { \rv151.soc.bspi.oif.wsfr [6:0] \io_in [13] }, Q = \rv151.soc.bspi.oif.wsfr).
Adding EN signal on $flatten\rv151.\soc.\bspi.\o2b.$procdff$878 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.o2b.wbn, Q = \rv151.soc.bspi.o2b.wbc).
Adding EN signal on $flatten\rv151.\soc.\bspi.\o2b.$procdff$873 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.o2b.rbn, Q = \rv151.soc.bspi.o2b.rbc).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$868 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.bif.st_nx, Q = \rv151.soc.bspi.bif.st_cr).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$865 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\bif.$0\baf[0:0], Q = \rv151.soc.bspi.bif.baf).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$864 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\bif.$0\bof[1:0], Q = \rv151.soc.bspi.bif.bof).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$863 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\bif.$0\opr[0:0], Q = \rv151.soc.bspi.bif.opr).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$862 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\bif.$0\opw[0:0], Q = \rv151.soc.bspi.bif.opw).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$861 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.\bspi.\bif.$0\bad[10:0], Q = \rv151.soc.bspi.bif.bad).
Adding EN signal on $flatten\rv151.\soc.\bspi.\bif.$procdff$860 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.bif.rdt, Q = \rv151.soc.bspi.bif.bwd).
Adding EN signal on $flatten\rv151.\soc.\bspi.\b2o.$procdff$878 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.b2o.wbn, Q = \rv151.soc.bspi.b2o.wbc).
Adding EN signal on $flatten\rv151.\soc.\bspi.\b2o.$procdff$873 ($adff) from module user_project_wrapper (D = \rv151.soc.bspi.b2o.rbn, Q = \rv151.soc.bspi.b2o.rbc).
Adding EN signal on $flatten\rv151.\soc.$procdff$911 ($adff) from module user_project_wrapper (D = \rv151.soc.dmem_din [15:0], Q = \rv151.soc.uart_baud_edge).
Adding EN signal on $flatten\rv151.\soc.$procdff$910 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.$0\uart_div[0:0], Q = \rv151.soc.uart_div).
Adding EN signal on $flatten\rv151.\soc.$procdff$909 ($adff) from module user_project_wrapper (D = \rv151.soc.dmem_din [7:0], Q = \rv151.soc.uart_din).
Adding EN signal on $flatten\rv151.\soc.$procdff$908 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.$0\uart_dor[0:0], Q = \rv151.soc.uart_dor).
Adding EN signal on $flatten\rv151.\soc.$procdff$907 ($adff) from module user_project_wrapper (D = \rv151.soc.dmem_din [23:16], Q = \rv151.soc.gpio_ob).
Adding EN signal on $flatten\rv151.\soc.$procdff$906 ($adff) from module user_project_wrapper (D = \rv151.soc.dmem_din [7:0], Q = \rv151.soc.gpio_ot).
Adding EN signal on $flatten\rv151.\soc.$procdff$903 ($adff) from module user_project_wrapper (D = $flatten\rv151.\soc.$0\ir_cntr[31:0], Q = \rv151.soc.ir_cntr).
Adding EN signal on $flatten\rv151.\soc.$procdff$902 ($adff) from module user_project_wrapper (D = \rv151.soc.io_rm, Q = \rv151.soc.io_dout).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$993 ($sdffe) from module user_project_wrapper.

23.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 24 unused cells and 52 unused wires.
<suppressed ~25 debug messages>

23.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~9 debug messages>

23.9.9. Rerunning OPT passes. (Maybe there is more to do..)

23.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

23.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

23.9.13. Executing OPT_DFF pass (perform DFF optimizations).

23.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

23.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.9.16. Rerunning OPT passes. (Maybe there is more to do..)

23.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

23.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.9.20. Executing OPT_DFF pass (perform DFF optimizations).

23.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.9.23. Finished OPT passes. (There is nothing left to do.)

23.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from FF cell user_project_wrapper.$auto$fsm_map.cc:172:map_fsm$943 ($adff).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$1041 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$1038 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$1035 ($ne).
Removed top 1 bits (of 2) from port A of cell user_project_wrapper.$flatten\rv151.\soc.$shl$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:161$47 ($shl).
Removed top 1 bits (of 2) from port A of cell user_project_wrapper.$flatten\rv151.\soc.$shl$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:162$48 ($shl).
Removed top 1 bits (of 11) from mux cell user_project_wrapper.$flatten\rv151.\soc.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:170$57 ($mux).
Removed top 1 bits (of 2) from port A of cell user_project_wrapper.$flatten\rv151.\soc.$shl$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:369$79 ($shl).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:456$94 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:470$100 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:486$113 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:505$120 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$137 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$139 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:548$146 ($add).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:145$471 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346 ($add).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346 ($add).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$348 ($mux).
Removed top 30 bits (of 32) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$350 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:103$355 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372 ($add).
Removed top 20 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372 ($add).
Removed top 20 bits (of 32) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:114$379 ($mux).
Removed top 20 bits (of 32) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$380 ($mux).
Removed top 21 bits (of 32) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:112$381 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$xor$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:42$272 ($xor).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$xor$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:73$297 ($xor).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$xor$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:42$272 ($xor).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$xor$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:73$297 ($xor).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414 ($add).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414 ($add).
Removed top 1 bits (of 8) from FF cell user_project_wrapper.$auto$ff.cc:266:slice$1021 ($adffe).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
Removed top 1 bits (of 16) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:34$561 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575 ($sub).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:71$579 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586 ($add).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590 ($sub).
Removed top 1 bits (of 10) from mux cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$procmux$601 ($mux).
Removed top 1 bits (of 10) from mux cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$procmux$604 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:32$559 ($sub).
Removed top 15 bits (of 32) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:32$559 ($sub).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$801_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$802_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$804_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$805_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$806_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$807_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\alu.$procmux$808_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\imm.$procmux$677_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\imm.$procmux$678_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.\imm.$procmux$679_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell user_project_wrapper.$flatten\rv151.\soc.\core.\ctl.$procmux$699 ($pmux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.$procmux$781_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.$procmux$766_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.$procmux$737_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\rv151.\soc.\core.$procmux$725_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$348 ($mux).
Removed top 1 bits (of 12) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$380 ($mux).
Removed top 1 bits (of 3) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346 ($add).
Removed top 1 bits (of 12) from mux cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:114$379 ($mux).
Removed top 1 bits (of 12) from port Y of cell user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372 ($add).
Removed top 21 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372_Y.
Removed top 30 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346_Y.
Removed top 21 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$380_Y.
Removed top 21 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:114$379_Y.
Removed top 30 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$348_Y.
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586_Y.
Removed top 1 bits (of 10) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$procmux$601_Y.
Removed top 1 bits (of 10) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$procmux$604_Y.
Removed top 3 bits (of 4) from wire user_project_wrapper.$flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590_Y.

23.11. Executing PEEPOPT pass (run peephole optimizers).

23.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

23.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_project_wrapper:
  creating $macc model for $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$139 ($add).
  creating $macc model for $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:548$146 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295 ($add).
  creating $macc model for $flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414 ($add).
  creating $macc model for $flatten\rv151.\soc.\core.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:145$471 ($add).
  creating $macc model for $flatten\rv151.\soc.\core.\alu.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:24$174 ($add).
  creating $macc model for $flatten\rv151.\soc.\core.\alu.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:25$175 ($sub).
  creating $macc model for $flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571 ($add).
  creating $macc model for $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:32$559 ($sub).
  creating $macc model for $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575 ($sub).
  creating $macc model for $flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586 ($add).
  creating $macc model for $flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590 ($sub).
  creating $alu model for $macc $flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590.
  creating $alu model for $macc $flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586.
  creating $alu model for $macc $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575.
  creating $alu model for $macc $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:32$559.
  creating $alu model for $macc $flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571.
  creating $alu model for $macc $flatten\rv151.\soc.\core.\alu.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:25$175.
  creating $alu model for $macc $flatten\rv151.\soc.\core.\alu.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:24$174.
  creating $alu model for $macc $flatten\rv151.\soc.\core.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:145$471.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295.
  creating $alu model for $macc $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270.
  creating $alu model for $macc $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:548$146.
  creating $alu model for $macc $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$139.
  creating $alu model for $flatten\rv151.\soc.\core.\alu.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:27$177 ($lt): new $alu
  creating $alu model for $flatten\rv151.\soc.\core.\alu.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:28$178 ($lt): new $alu
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:24$188 ($ge): new $alu
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:26$190 ($ge): new $alu
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:23$187 ($lt): merged with $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:24$188.
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:25$189 ($lt): merged with $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:26$190.
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:21$185 ($eq): merged with $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:26$190.
  creating $alu model for $flatten\rv151.\soc.\core.\bch.$ne$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:22$186 ($ne): merged with $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:26$190.
  creating $alu cell for $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:26$190, $flatten\rv151.\soc.\core.\bch.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:25$189, $flatten\rv151.\soc.\core.\bch.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:21$185, $flatten\rv151.\soc.\core.\bch.$ne$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:22$186: $auto$alumacc.cc:485:replace_alu$1081
  creating $alu cell for $flatten\rv151.\soc.\core.\bch.$ge$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:24$188, $flatten\rv151.\soc.\core.\bch.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_brh.v:23$187: $auto$alumacc.cc:485:replace_alu$1096
  creating $alu cell for $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$139: $auto$alumacc.cc:485:replace_alu$1111
  creating $alu cell for $flatten\rv151.\soc.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:548$146: $auto$alumacc.cc:485:replace_alu$1114
  creating $alu cell for $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270: $auto$alumacc.cc:485:replace_alu$1117
  creating $alu cell for $flatten\rv151.\soc.\bspi.\b2o.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295: $auto$alumacc.cc:485:replace_alu$1120
  creating $alu cell for $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:113$372: $auto$alumacc.cc:485:replace_alu$1123
  creating $alu cell for $flatten\rv151.\soc.\bspi.\bif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:94$346: $auto$alumacc.cc:485:replace_alu$1126
  creating $alu cell for $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:41$270: $auto$alumacc.cc:485:replace_alu$1129
  creating $alu cell for $flatten\rv151.\soc.\bspi.\o2b.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:72$295: $auto$alumacc.cc:485:replace_alu$1132
  creating $alu cell for $flatten\rv151.\soc.\bspi.\oif.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:45$414: $auto$alumacc.cc:485:replace_alu$1135
  creating $alu cell for $flatten\rv151.\soc.\core.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:145$471: $auto$alumacc.cc:485:replace_alu$1138
  creating $alu cell for $flatten\rv151.\soc.\core.\alu.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:28$178: $auto$alumacc.cc:485:replace_alu$1141
  creating $alu cell for $flatten\rv151.\soc.\core.\alu.$lt$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:27$177: $auto$alumacc.cc:485:replace_alu$1152
  creating $alu cell for $flatten\rv151.\soc.\core.\alu.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:24$174: $auto$alumacc.cc:485:replace_alu$1165
  creating $alu cell for $flatten\rv151.\soc.\core.\alu.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:25$175: $auto$alumacc.cc:485:replace_alu$1168
  creating $alu cell for $flatten\rv151.\soc.\uart.\uareceive.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:47$571: $auto$alumacc.cc:485:replace_alu$1171
  creating $alu cell for $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:32$559: $auto$alumacc.cc:485:replace_alu$1174
  creating $alu cell for $flatten\rv151.\soc.\uart.\uareceive.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_receiver.v:57$575: $auto$alumacc.cc:485:replace_alu$1177
  creating $alu cell for $flatten\rv151.\soc.\uart.\uatransmit.$add$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:50$586: $auto$alumacc.cc:485:replace_alu$1180
  creating $alu cell for $flatten\rv151.\soc.\uart.\uatransmit.$sub$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/uart_transmitter.v:63$590: $auto$alumacc.cc:485:replace_alu$1183
  created 21 $alu and 0 $macc cells.

23.14. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module user_project_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256 ($memrd):
    Found 20 activation_patterns using ctrl signal { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.$procmux$766_CMP $flatten\rv151.\soc.\core.$procmux$767_CMP \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y }.
    Found 1 candidates: $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253
    Analyzing resource sharing with $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253 ($memrd):
      Found 16 activation_patterns using ctrl signal { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y }.
      Forbidden control signals for this pair of cells: { \rv151.soc.core.pc_jp \rv151.soc.core.exa_odt [11] \rv151.soc.core.exa_odt [1] $flatten\rv151.\soc.\core.$procmux$772_CMP $flatten\rv151.\soc.\core.$procmux$779_CMP $flatten\rv151.\soc.\core.$procmux$780_CMP $flatten\rv151.\soc.\core.$procmux$781_CMP $flatten\rv151.\soc.\core.$procmux$782_CMP $flatten\rv151.\soc.$procmux$837_CMP $flatten\rv151.\soc.$procmux$821_CMP $flatten\rv151.\soc.$procmux$820_CMP $flatten\rv151.\soc.$procmux$819_CMP $flatten\rv151.\soc.$procmux$818_CMP $flatten\rv151.\soc.$procmux$817_CMP $flatten\rv151.\soc.$procmux$816_CMP $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:539$138_Y $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:486$114_Y $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:470$101_Y }
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.$procmux$766_CMP $flatten\rv151.\soc.\core.$procmux$767_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0000
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.$procmux$766_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.$procmux$767_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 13'0000000000000
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y \rv151.soc.core.ctl.ctl [3] $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$256: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 13'0000000000000
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 4'0010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Activation pattern for cell $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y } = 3'010
      Size of SAT problem: 0 cells, 1045 variables, 3019 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:395$510_Y $flatten\rv151.\soc.\core.$procmux$766_CMP $flatten\rv151.\soc.\core.$procmux$767_CMP \rv151.soc.core.ctl.ctl [4:3] $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:15$255_Y } = 24'000100000000000000000000
  Analyzing resource sharing options for $flatten\rv151.\soc.\rf.$memrd$\mem$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$253 ($memrd):
    Found 16 activation_patterns using ctrl signal { $flatten\rv151.\soc.\core.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_core.v:394$507_Y \rv151.soc.core.ctl.ctl [4] $flatten\rv151.\soc.\core.\bch.$procmux$797_CMP $flatten\rv151.\soc.\core.\bch.$procmux$796_CMP $flatten\rv151.\soc.\core.\bch.$procmux$795_CMP $flatten\rv151.\soc.\core.\bch.$procmux$794_CMP $flatten\rv151.\soc.\core.\bch.$procmux$793_CMP $flatten\rv151.\soc.\core.\bch.$procmux$792_CMP $flatten\rv151.\soc.\core.\alu.$procmux$809_CMP $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP $flatten\rv151.\soc.\rf.$eq$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_rgf.v:14$252_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\rv151.\soc.\core.\alu.$sshr$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:31$181 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\rv151.\soc.\core.\alu.$shr$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:30$180 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\rv151.\soc.\core.\alu.$shl$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_alu.v:26$176 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\rv151.\soc.\bspi.\b2o.$memrd$\mbf$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_aff.v:79$300 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\rv151.\soc.\bspi.\oif.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_oif.v:63$426_Y.
    No candidates found.

23.15. Executing OPT pass (performing simple optimizations).

23.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

23.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.15.6. Executing OPT_DFF pass (perform DFF optimizations).

23.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

23.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.15.9. Rerunning OPT passes. (Maybe there is more to do..)

23.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

23.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.15.13. Executing OPT_DFF pass (perform DFF optimizations).

23.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.15.16. Finished OPT passes. (There is nothing left to do.)

23.16. Executing MEMORY pass.

23.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

23.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

23.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing user_project_wrapper.rv151.soc.bspi.b2o.mbf write port 0.
  Analyzing user_project_wrapper.rv151.soc.bspi.o2b.mbf write port 0.
  Analyzing user_project_wrapper.rv151.soc.rf.mem write port 0.

23.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

23.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\rv151.soc.bspi.b2o.mbf'[0] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\rv151.soc.bspi.o2b.mbf'[0] in module `\user_project_wrapper': no output FF found.
Checking read port `\rv151.soc.rf.mem'[0] in module `\user_project_wrapper': no output FF found.
Checking read port `\rv151.soc.rf.mem'[1] in module `\user_project_wrapper': no output FF found.
Checking read port address `\rv151.soc.bspi.b2o.mbf'[0] in module `\user_project_wrapper': address FF has async set and/or reset, not supported.
Checking read port address `\rv151.soc.bspi.o2b.mbf'[0] in module `\user_project_wrapper': address FF has async set and/or reset, not supported.
Checking read port address `\rv151.soc.rf.mem'[0] in module `\user_project_wrapper': no address FF found.
Checking read port address `\rv151.soc.rf.mem'[1] in module `\user_project_wrapper': no address FF found.

23.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory user_project_wrapper.rv151.soc.rf.mem by address:

23.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

23.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

23.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.18. Executing OPT pass (performing simple optimizations).

23.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~190 debug messages>

23.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1014 ($adffe) from module user_project_wrapper (D = $flatten\rv151.\soc.\core.$0\pc_cr[31:0] [1:0], Q = \rv151.soc.core.pc_cr [1:0]).

23.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 8 unused cells and 42 unused wires.
<suppressed ~9 debug messages>

23.18.5. Rerunning OPT passes. (Removed registers in this run.)

23.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~4 debug messages>

23.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.18.8. Executing OPT_DFF pass (perform DFF optimizations).

23.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.18.10. Finished fast OPT passes.

23.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \rv151.soc.bspi.b2o.mbf in module \user_project_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \rv151.soc.bspi.o2b.mbf in module \user_project_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \rv151.soc.rf.mem in module \user_project_wrapper:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

23.20. Executing OPT pass (performing simple optimizations).

23.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~14 debug messages>

23.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

23.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:176$62:
      Old ports: A=0, B={ \rv151.soc.bspi.bif.bwd \rv151.soc.bspi.bif.bwd \rv151.soc.bspi.bif.bwd \rv151.soc.bspi.bif.bwd }, Y=\rv151.soc.bios_din0
      New ports: A=8'00000000, B=\rv151.soc.bspi.bif.bwd, Y=\rv151.soc.bios_din0 [7:0]
      New connections: \rv151.soc.bios_din0 [31:8] = { \rv151.soc.bios_din0 [7:0] \rv151.soc.bios_din0 [7:0] \rv151.soc.bios_din0 [7:0] }
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:52$321:
      Old ports: A=2'00, B=2'10, Y=$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:52$321_Y
      New ports: A=1'0, B=1'1, Y=$flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:52$321_Y [1]
      New connections: $flatten\rv151.\soc.\bspi.\bif.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/bspi_bif.v:52$321_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\core.$procmux$715:
      Old ports: A={ 16'0000000000000000 \rv151.soc.core.md_rd [15:0] }, B={ 16'0000000000000000 \rv151.soc.core.md_rd [31:16] }, Y=$flatten\rv151.\soc.\core.$5\xw_rdt[31:0]
      New ports: A=\rv151.soc.core.md_rd [15:0], B=\rv151.soc.core.md_rd [31:16], Y=$flatten\rv151.\soc.\core.$5\xw_rdt[31:0] [15:0]
      New connections: $flatten\rv151.\soc.\core.$5\xw_rdt[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\rv151.\soc.\core.$procmux$722:
      Old ports: A={ 24'000000000000000000000000 \rv151.soc.core.md_rd [7:0] }, B={ 24'000000000000000000000000 \rv151.soc.core.md_rd [15:8] 24'000000000000000000000000 \rv151.soc.core.md_rd [23:16] 24'000000000000000000000000 \rv151.soc.core.md_rd [31:24] }, Y=$flatten\rv151.\soc.\core.$4\xw_rdt[31:0]
      New ports: A=\rv151.soc.core.md_rd [7:0], B={ \rv151.soc.core.md_rd [15:8] \rv151.soc.core.md_rd [23:16] \rv151.soc.core.md_rd [31:24] }, Y=$flatten\rv151.\soc.\core.$4\xw_rdt[31:0] [7:0]
      New connections: $flatten\rv151.\soc.\core.$4\xw_rdt[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\core.$procmux$733:
      Old ports: A={ \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15:0] }, B={ \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31:16] }, Y=$flatten\rv151.\soc.\core.$3\xw_rdt[31:0]
      New ports: A=\rv151.soc.core.md_rd [15:0], B=\rv151.soc.core.md_rd [31:16], Y=$flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15:0]
      New connections: $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [31:16] = { $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] $flatten\rv151.\soc.\core.$3\xw_rdt[31:0] [15] }
    Consolidated identical input bits for $pmux cell $flatten\rv151.\soc.\core.$procmux$743:
      Old ports: A={ \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7] \rv151.soc.core.md_rd [7:0] }, B={ \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15] \rv151.soc.core.md_rd [15:8] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23] \rv151.soc.core.md_rd [23:16] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31] \rv151.soc.core.md_rd [31:24] }, Y=$flatten\rv151.\soc.\core.$2\xw_rdt[31:0]
      New ports: A=\rv151.soc.core.md_rd [7:0], B={ \rv151.soc.core.md_rd [15:8] \rv151.soc.core.md_rd [23:16] \rv151.soc.core.md_rd [31:24] }, Y=$flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7:0]
      New connections: $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [31:8] = { $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] $flatten\rv151.\soc.\core.$2\xw_rdt[31:0] [7] }
    Consolidated identical input bits for $pmux cell $flatten\rv151.\soc.\core.$procmux$765:
      Old ports: A=\rv151.soc.core.bch.bch_c2, B={ \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [15:0] \rv151.soc.core.bch.bch_c2 [15:0] }, Y=\rv151.soc.dmem_din
      New ports: A=\rv151.soc.core.bch.bch_c2 [31:8], B={ \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [7:0] \rv151.soc.core.bch.bch_c2 [15:0] \rv151.soc.core.bch.bch_c2 [15:8] }, Y=\rv151.soc.dmem_din [31:8]
      New connections: \rv151.soc.dmem_din [7:0] = \rv151.soc.core.bch.bch_c2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\rv151.\soc.\core.$procmux$770:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\rv151.\soc.\core.$3\exo_mwe[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [2] $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [0] }
      New connections: { $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [3] $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [1] } = { $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [2] $flatten\rv151.\soc.\core.$3\exo_mwe[3:0] [0] }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 8 changes.

23.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

23.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\rv151.\soc.$ternary$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$53 in front of them:
        $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$50
        $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$52

    Found cells that share an operand and can be merged by moving the $pmux $flatten\rv151.\soc.\core.\alu.$procmux$799 in front of them:
        $auto$alumacc.cc:485:replace_alu$1168
        $auto$alumacc.cc:485:replace_alu$1165

    Found cells that share an operand and can be merged by moving the $pmux $flatten\rv151.\soc.\core.\ctl.$procmux$694 in front of them:
        $flatten\rv151.\soc.\core.\ctl.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:87$248
        $flatten\rv151.\soc.\core.\ctl.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/rv151_ctl.v:86$244

23.20.7. Executing OPT_DFF pass (perform DFF optimizations).

23.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 123 unused wires.
<suppressed ~3 debug messages>

23.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~3 debug messages>

23.20.10. Rerunning OPT passes. (Maybe there is more to do..)

23.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

23.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$1745:
      Old ports: A={ $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$51_Y $flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$51_Y }, B={ $flatten\rv151.\soc.$not$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$49_Y $flatten\rv151.\soc.$not$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$49_Y }, Y=$auto$rtlil.cc:2468:Mux$1746
      New ports: A=$flatten\rv151.\soc.$and$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$51_Y, B=$flatten\rv151.\soc.$not$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:165$49_Y, Y=$auto$rtlil.cc:2468:Mux$1746 [0]
      New connections: $auto$rtlil.cc:2468:Mux$1746 [1] = $auto$rtlil.cc:2468:Mux$1746 [0]
    New ctrl vector for $pmux cell $flatten\rv151.\soc.\core.\alu.$procmux$799: { $flatten\rv151.\soc.\core.\alu.$procmux$808_CMP $flatten\rv151.\soc.\core.\alu.$procmux$807_CMP $flatten\rv151.\soc.\core.\alu.$procmux$806_CMP $flatten\rv151.\soc.\core.\alu.$procmux$805_CMP $flatten\rv151.\soc.\core.\alu.$procmux$804_CMP $flatten\rv151.\soc.\core.\alu.$procmux$803_CMP $flatten\rv151.\soc.\core.\alu.$procmux$802_CMP $flatten\rv151.\soc.\core.\alu.$procmux$801_CMP $flatten\rv151.\soc.\core.\alu.$procmux$800_CMP }
    New ctrl vector for $pmux cell $flatten\rv151.\soc.\core.\ctl.$procmux$694: { $flatten\rv151.\soc.\core.\ctl.$procmux$691_CMP $auto$opt_reduce.cc:134:opt_pmux$1758 }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 3 changes.

23.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.20.14. Executing OPT_SHARE pass.

23.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\rv151.soc.rf.mem[9]$1268 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[9]).
Adding EN signal on $memory\rv151.soc.rf.mem[8]$1266 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[8]).
Adding EN signal on $memory\rv151.soc.rf.mem[7]$1264 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[7]).
Adding EN signal on $memory\rv151.soc.rf.mem[6]$1262 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[6]).
Adding EN signal on $memory\rv151.soc.rf.mem[5]$1260 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[5]).
Adding EN signal on $memory\rv151.soc.rf.mem[4]$1258 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[4]).
Adding EN signal on $memory\rv151.soc.rf.mem[3]$1256 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[3]).
Adding EN signal on $memory\rv151.soc.rf.mem[31]$1312 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[31]).
Adding EN signal on $memory\rv151.soc.rf.mem[30]$1310 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[30]).
Adding EN signal on $memory\rv151.soc.rf.mem[2]$1254 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[2]).
Adding EN signal on $memory\rv151.soc.rf.mem[29]$1308 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[29]).
Adding EN signal on $memory\rv151.soc.rf.mem[28]$1306 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[28]).
Adding EN signal on $memory\rv151.soc.rf.mem[27]$1304 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[27]).
Adding EN signal on $memory\rv151.soc.rf.mem[26]$1302 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[26]).
Adding EN signal on $memory\rv151.soc.rf.mem[25]$1300 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[25]).
Adding EN signal on $memory\rv151.soc.rf.mem[24]$1298 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[24]).
Adding EN signal on $memory\rv151.soc.rf.mem[23]$1296 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[23]).
Adding EN signal on $memory\rv151.soc.rf.mem[22]$1294 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[22]).
Adding EN signal on $memory\rv151.soc.rf.mem[21]$1292 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[21]).
Adding EN signal on $memory\rv151.soc.rf.mem[20]$1290 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[20]).
Adding EN signal on $memory\rv151.soc.rf.mem[1]$1252 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[1]).
Adding EN signal on $memory\rv151.soc.rf.mem[19]$1288 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[19]).
Adding EN signal on $memory\rv151.soc.rf.mem[18]$1286 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[18]).
Adding EN signal on $memory\rv151.soc.rf.mem[17]$1284 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[17]).
Adding EN signal on $memory\rv151.soc.rf.mem[16]$1282 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[16]).
Adding EN signal on $memory\rv151.soc.rf.mem[15]$1280 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[15]).
Adding EN signal on $memory\rv151.soc.rf.mem[14]$1278 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[14]).
Adding EN signal on $memory\rv151.soc.rf.mem[13]$1276 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[13]).
Adding EN signal on $memory\rv151.soc.rf.mem[12]$1274 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[12]).
Adding EN signal on $memory\rv151.soc.rf.mem[11]$1272 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[11]).
Adding EN signal on $memory\rv151.soc.rf.mem[10]$1270 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[10]).
Adding EN signal on $memory\rv151.soc.rf.mem[0]$1250 ($dff) from module user_project_wrapper (D = \rv151.soc.core.wb_rfd, Q = \rv151.soc.rf.mem[0]).
Adding EN signal on $memory\rv151.soc.bspi.o2b.mbf[1]$1233 ($dff) from module user_project_wrapper (D = { \rv151.soc.bspi.oif.wsfr [6:0] \io_in [13] }, Q = \rv151.soc.bspi.o2b.mbf[1]).
Adding EN signal on $memory\rv151.soc.bspi.o2b.mbf[0]$1231 ($dff) from module user_project_wrapper (D = { \rv151.soc.bspi.oif.wsfr [6:0] \io_in [13] }, Q = \rv151.soc.bspi.o2b.mbf[0]).
Adding EN signal on $memory\rv151.soc.bspi.b2o.mbf[1]$1214 ($dff) from module user_project_wrapper (D = \rv151.soc.bspi.b2o.wdt, Q = \rv151.soc.bspi.b2o.mbf[1]).
Adding EN signal on $memory\rv151.soc.bspi.b2o.mbf[0]$1212 ($dff) from module user_project_wrapper (D = \rv151.soc.bspi.b2o.wdt, Q = \rv151.soc.bspi.b2o.mbf[0]).

23.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 36 unused cells and 38 unused wires.
<suppressed ~37 debug messages>

23.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.20.18. Rerunning OPT passes. (Maybe there is more to do..)

23.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

23.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

23.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.20.22. Executing OPT_SHARE pass.

23.20.23. Executing OPT_DFF pass (perform DFF optimizations).

23.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.20.26. Finished OPT passes. (There is nothing left to do.)

23.21. Executing TECHMAP pass (map to technology primitives).

23.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

23.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:a4d8bd4c83ae7aadb9a39a6a6c198c7f62a08526$paramod$640153b3f54eea4944e561520acd295aeb1e03d2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$80834bdd89ff0e27a02312429a7cc3a2e63489a8\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$09350f5dcbaac34da260d4a84605bd607a0f224f\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~5474 debug messages>

23.22. Executing OPT pass (performing simple optimizations).

23.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~2410 debug messages>

23.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~3807 debug messages>
Removed a total of 1269 cells.

23.22.3. Executing OPT_DFF pass (perform DFF optimizations).

23.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 377 unused cells and 2920 unused wires.
<suppressed ~384 debug messages>

23.22.5. Finished fast OPT passes.

23.23. Executing ABC pass (technology mapping using ABC).

23.23.1. Extracting gate netlist of module `\user_project_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 6577 gates and 8426 wires to a netlist network with 1846 inputs and 616 outputs.

23.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

23.23.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     2844
ABC RESULTS:               AND cells:      214
ABC RESULTS:               NOT cells:     1341
ABC RESULTS:              NAND cells:      167
ABC RESULTS:             ORNOT cells:      201
ABC RESULTS:              XNOR cells:      137
ABC RESULTS:               XOR cells:      248
ABC RESULTS:                OR cells:      697
ABC RESULTS:            ANDNOT cells:     1399
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:               NOR cells:      278
ABC RESULTS:        internal signals:     5964
ABC RESULTS:           input signals:     1846
ABC RESULTS:          output signals:      616
Removing temp directory.

23.24. Executing OPT pass (performing simple optimizations).

23.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~1075 debug messages>

23.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

23.24.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8012 ($_DFFE_PP0P_) from module user_project_wrapper.

23.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 4 unused cells and 3524 unused wires.
<suppressed ~109 debug messages>

23.24.5. Rerunning OPT passes. (Removed registers in this run.)

23.24.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.24.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.24.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9181 ($_DFF_PP0_) from module user_project_wrapper.

23.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.24.10. Rerunning OPT passes. (Removed registers in this run.)

23.24.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

23.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9219 ($_DFF_PP0_) from module user_project_wrapper.

23.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

23.24.15. Rerunning OPT passes. (Removed registers in this run.)

23.24.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~2 debug messages>

23.24.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

23.24.18. Executing OPT_DFF pass (perform DFF optimizations).

23.24.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

23.24.20. Finished fast OPT passes.

23.25. Executing HIERARCHY pass (managing design hierarchy).

23.25.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper

23.25.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Removed 0 unused modules.

23.26. Printing statistics.

=== user_project_wrapper ===

   Number of wires:               7638
   Number of wire bits:          11880
   Number of public wires:         380
   Number of public wire bits:    4454
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9152
     $_ANDNOT_                    1399
     $_AND_                        213
     $_DFFE_PP0N_                   12
     $_DFFE_PP0P_                  164
     $_DFFE_PP1P_                    5
     $_DFFE_PP_                   1065
     $_DFF_NP0_                      1
     $_DFF_PP0_                    199
     $_DFF_PP1_                      7
     $_DFF_P_                      128
     $_MUX_                       2844
     $_NAND_                       167
     $_NOR_                        276
     $_NOT_                       1337
     $_ORNOT_                      201
     $_OR_                         690
     $_SDFFE_PP0P_                   9
     $_SDFFE_PP1P_                   9
     $_SDFF_PP0_                    32
     $_SDFF_PP1_                     3
     $_XNOR_                       137
     $_XOR_                        248
     sky130_sram_2kbyte_1rw1r_32x512_8      6

23.27. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Found and reported 0 problems.

24. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/post_techmap.dot'.
Dumping module user_project_wrapper to page 1.
Warning: WIDTHLABEL \rv151.soc.imem_doutb [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [15] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [0] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [0] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [0] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [2] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [16] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [16] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [16] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [24] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [24] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [24] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [8] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [8] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [8] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [1] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [2] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [3] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [4] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [5] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [6] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.Y_B [6] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.Y_B [6] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [20] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [21] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [22] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [23] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [7] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [7] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [7] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [30] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [1] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [1] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [1] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [17] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [17] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [17] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [25] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [25] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [25] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [9] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [9] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [9] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [8] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [8] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [8] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [2] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [2] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [2] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [18] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [18] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [18] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [26] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [26] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [26] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [10] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [10] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [10] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [3] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [3] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [3] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [19] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [19] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [19] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [27] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [27] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [27] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [11] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [11] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [11] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [3] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [9] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [9] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [4] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [4] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [4] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [20] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [20] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [20] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [28] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [28] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [28] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [12] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [12] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [12] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [5] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [5] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [5] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [5] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [21] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [21] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [21] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [29] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [29] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [29] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [13] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [13] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [13] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [6] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [6] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [6] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [22] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [22] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [22] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [30] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [30] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [30] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [14] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [14] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [14] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [7] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [7] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [7] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [23] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [23] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [23] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [31] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [31] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [31] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [15] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [15] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [15] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [10] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [10] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [11] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [15] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [11] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [11] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [11] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [16] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [17] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [18] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [19] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [20] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [21] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [21] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [22] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [23] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [25] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [26] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [27] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [28] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [29] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [30] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [31] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [31] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [7] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [3] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [31] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [2] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [4] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.scs [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1177.Y [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1183.Y [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.X [0] 1
Warning: WIDTHLABEL \io_in [19] 1
Warning: WIDTHLABEL \io_in [17] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [1] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [2] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [2] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [5] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [6] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [7] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [28] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [29] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.Y_B [6] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [29] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \io_in [15] 1
Warning: WIDTHLABEL \io_in [16] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [31] 1
Warning: WIDTHLABEL \io_in [18] 1
Warning: WIDTHLABEL \io_in [17] 1
Warning: WIDTHLABEL \io_in [24] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [1] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [0] 1
Warning: WIDTHLABEL \io_in [25] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [2] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [1] 1
Warning: WIDTHLABEL \io_in [26] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [3] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [2] 1
Warning: WIDTHLABEL \io_in [27] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [4] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [3] 1
Warning: WIDTHLABEL \io_in [28] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [5] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [4] 1
Warning: WIDTHLABEL \io_in [29] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [6] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [5] 1
Warning: WIDTHLABEL \io_in [30] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [7] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [6] 1
Warning: WIDTHLABEL \io_in [31] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [8] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [7] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [8] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [9] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [10] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [11] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [12] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [13] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [14] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [15] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [0] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [16] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [1] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [17] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [2] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [18] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [3] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [19] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [4] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [20] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [5] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [21] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [6] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [22] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [7] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [23] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [24] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [25] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [26] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [27] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [28] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [29] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [30] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [31] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [31] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [31] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [8] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [9] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_mxb [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [12] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [13] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [14] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [15] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [16] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [17] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [18] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [19] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [20] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [16] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [24] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [25] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [26] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [27] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [28] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [29] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [30] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_nx [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_nx [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [8] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [9] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [10] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [11] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [12] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [13] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [14] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [15] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [16] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [17] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [18] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [19] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [20] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [21] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [22] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [23] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [24] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [25] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [26] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [27] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [28] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [29] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [30] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [1] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [2] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [3] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [4] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [5] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [9] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [7] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [8] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [2] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_wmask0 [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_wmask0 [1] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_wmask0 [2] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_wmask0 [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [24] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [1] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [25] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [2] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [26] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [3] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [27] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [4] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [28] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [5] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [29] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [6] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [30] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [7] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_din0 [31] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [31] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[0] [31] 1
Warning: WIDTHLABEL \rv151.soc.imem_dout1[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout0[0] [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout1[0] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [9] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[0] [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_dout0[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [9] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [29] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [21] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbn [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.X [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.X [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [3] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [4] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [5] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [6] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [7] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [8] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [9] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [10] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [11] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [12] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [13] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [15] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [15] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1183.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1177.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [3] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [5] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [7] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [9] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [11] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [13] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [15] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [15] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_we [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [0] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.Y_B [6] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.Y_B [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [1] 1
Warning: WIDTHLABEL $flatten\rv151.\soc.\core.\ctl.$procmux$699.B_AND_S [49] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_drs [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [0] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [1] 1
Warning: WIDTHLABEL \rv151.soc.md_sl [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[0] [31] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \io_in [13] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [2] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [3] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [4] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [5] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [6] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[0] [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[9] [31] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.X [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [1] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [3] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [4] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [5] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [6] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [7] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [8] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [9] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [10] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [11] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [12] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [13] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1180.Y [15] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_clock_counter [15] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[18] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[10] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[14] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[15] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[16] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[17] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[13] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[1] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[5] [31] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[29] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [0] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [0] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [1] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [1] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [2] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [2] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [3] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [3] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [4] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [4] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [5] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [5] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [6] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [6] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [7] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [7] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [8] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [8] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [9] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [9] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [10] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [10] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [11] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [11] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [12] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [12] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [13] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [13] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [14] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [14] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [15] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [15] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [16] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [16] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [17] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [17] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [18] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [18] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [19] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [19] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [20] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [20] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [21] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [21] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [22] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [22] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [23] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [23] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [24] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [24] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [25] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [25] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [26] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [26] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [27] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [27] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [28] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [28] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [29] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [29] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [30] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [30] 1
Warning: WIDTHLABEL \rv151.soc.io_rm [31] 1
Warning: WIDTHLABEL \rv151.soc.io_dout [31] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.cc_cntr [31] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [0] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [1] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [2] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [3] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [4] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [5] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [6] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [7] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [8] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [9] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [10] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [11] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [12] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [13] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [14] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [15] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [16] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [17] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [18] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [19] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [20] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [21] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [22] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [23] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [24] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [25] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [26] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [27] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [28] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [29] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [30] 1
Warning: WIDTHLABEL \rv151.soc.ir_cntr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [2] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [2] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [3] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [3] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [5] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [5] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [6] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [6] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [7] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ot [7] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [16] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [17] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [18] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [19] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [20] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [21] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [5] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [22] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [6] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [23] 1
Warning: WIDTHLABEL \rv151.soc.gpio_ob [7] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [2] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [3] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [5] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [6] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_din [7] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [0] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [1] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [2] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [3] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [4] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [5] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [6] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [7] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [8] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [9] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [10] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [11] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [12] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [13] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [14] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [15] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [16] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [17] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [18] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [19] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [20] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [21] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [22] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [23] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [24] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [25] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [26] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [27] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [28] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [29] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [30] 1
Warning: WIDTHLABEL \rv151.soc.imem_doutb [31] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [0] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [1] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [2] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [3] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [4] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [5] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [6] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [7] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [8] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [9] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [10] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [11] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [12] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [13] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [14] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [15] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [16] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [17] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [18] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [19] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [20] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [21] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [22] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [23] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [24] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [25] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [26] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [27] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [28] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [29] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [30] 1
Warning: WIDTHLABEL \rv151.soc.dmem_dout [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_douta [31] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [0] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [1] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [2] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [3] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [4] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [5] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [6] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [8] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [9] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [11] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [12] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [13] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [14] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [15] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [16] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [17] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [18] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [19] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [20] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [21] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [22] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [23] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [24] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [25] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [26] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [27] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [28] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [29] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [30] 1
Warning: WIDTHLABEL \rv151.soc.bios_doutb [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bcf [0] 1
Warning: WIDTHLABEL \rv151.soc.bcf_sr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[20] [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwb [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.rdt [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bwd [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [8] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bad [9] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bof [1] 1
Warning: WIDTHLABEL \io_in [16] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.bcf [0] 1
Warning: WIDTHLABEL \io_in [15] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.scs [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.scs [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.scs [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[8] [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wdt [7] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.mbf[0] [7] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[0] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[0] [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[1] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [0] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [0] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [1] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [1] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [2] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [2] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [3] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [3] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [4] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [4] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [5] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [5] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [6] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [6] 1
Warning: WIDTHLABEL \rv151.soc.core.bch.bch_c2 [7] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [7] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [8] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [8] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [9] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [9] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [10] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [10] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [11] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [11] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [12] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [12] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [13] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [13] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [14] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [14] 1
Warning: WIDTHLABEL \rv151.soc.dmem_din [15] 1
Warning: WIDTHLABEL \rv151.soc.uart_baud_edge [15] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.wrg[1] [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.b2o.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[7] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[4] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[3] [31] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[1] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rwg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_nx [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_nx [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.bif.st_cr [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[0] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[0] [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[0] [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[1] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[0] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wrg[1] [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.rbc [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [7] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [2] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [3] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [4] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [5] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [6] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.rsfr [7] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbn [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.wbc [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \io_in [13] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [2] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [3] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [4] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [5] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[6] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[31] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_tx_shfit [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1177.Y [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1177.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.bit_counter [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.rx_shift [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[11] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[21] [31] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.X [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [1] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [3] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [3] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [4] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [4] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [5] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [5] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [6] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [6] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [7] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [7] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [8] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [8] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [9] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [9] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [10] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [10] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [11] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [11] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [12] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [12] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [13] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [13] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [14] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1171.Y [15] 1
Warning: WIDTHLABEL \rv151.soc.uart.uareceive.clock_counter [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[12] [31] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1183.Y [0] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1183.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.uart.uatransmit.rg_bit_counter [2] 1
Warning: WIDTHLABEL \io_in [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[26] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[25] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[24] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[23] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[22] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_a4 [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [31] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [0] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [1] 1
Warning: WIDTHLABEL \rv151.soc.core.ctl.ctl_ins [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_mfn [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pcr [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [1] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [2] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [3] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [4] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [5] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [6] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [7] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [8] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [9] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [10] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [11] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [12] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [13] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [14] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [15] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [16] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [17] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [18] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [19] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [20] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [21] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [21] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [22] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [23] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [24] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [25] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [26] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [27] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [28] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [29] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [30] 1
Warning: WIDTHLABEL \rv151.soc.core.pf_pc4 [31] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_pc4 [31] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [0] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [1] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [2] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [3] 1
Warning: WIDTHLABEL \rv151.soc.core.imm.imm_it [11] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_dra [4] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [0] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [0] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [1] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [2] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [2] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [3] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [3] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [4] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [4] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [5] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [5] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [6] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [6] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [7] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [7] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [8] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [8] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [9] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [9] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [10] 1
Warning: WIDTHLABEL \rv151.soc.bios_mxb [1] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [11] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [12] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [12] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [13] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [13] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [14] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [14] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [15] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [15] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [16] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [16] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [17] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [17] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [18] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [18] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [19] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [19] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [20] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [20] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [21] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [21] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [22] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [22] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [23] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [23] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [24] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [24] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [25] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [25] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [26] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [26] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [27] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [27] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [28] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [28] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [29] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [29] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [30] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [30] 1
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [31] 1
Warning: WIDTHLABEL \rv151.soc.core.xw_aot [31] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.X [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.Y [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1135.Y [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.bct [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[27] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[19] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[28] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[2] [31] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [0] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [0] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [1] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [1] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [2] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [2] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [3] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [3] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [4] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [4] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [5] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [5] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [6] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [6] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [7] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [7] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [8] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [8] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [9] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [9] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [10] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [10] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [11] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [11] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [12] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [12] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [13] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [13] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [14] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [14] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [15] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [15] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [16] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [16] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [17] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [17] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [18] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [18] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [19] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [19] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [20] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [20] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [21] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [21] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [22] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [22] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [23] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [23] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [24] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [24] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [25] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [25] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [26] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [26] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [27] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [27] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [28] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [28] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [29] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [29] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [30] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [30] 1
Warning: WIDTHLABEL \rv151.soc.core.wb_rfd [31] 1
Warning: WIDTHLABEL \rv151.soc.rf.mem[30] [31] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \io_in [13] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [0] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [0] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [1] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [1] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [2] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [2] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [3] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [3] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [4] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [4] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [5] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [5] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [6] 1
Warning: WIDTHLABEL \io_in [14] 1
Warning: WIDTHLABEL \rv151.soc.bspi.oif.wsfr [6] 1
Warning: WIDTHLABEL \rv151.soc.bspi.o2b.mbf[1] [7] 1
Warning: WIDTHLABEL \rv151.soc.bios_addra [8:0] 9
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] } 32
Warning: WIDTHLABEL \rv151.soc.bios_addra [8:0] 9
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] \rv151.soc.bios_din0 [31:24] } 32
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.dmem_din [31:8] \rv151.soc.core.bch.bch_c2 [7:0] } 32
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.dmem_din [31:8] \rv151.soc.core.bch.bch_c2 [7:0] } 32
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.dmem_din [31:8] \rv151.soc.core.bch.bch_c2 [7:0] } 32
Warning: WIDTHLABEL \rv151.soc.core.exa_odt [10:2] 9
Warning: WIDTHLABEL \rv151.soc.core.pc_cr [10:2] 9
Warning: WIDTHLABEL { \rv151.soc.dmem_din [31:8] \rv151.soc.core.bch.bch_c2 [7:0] } 32

25. Executing SHARE pass (SAT-based resource sharing).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

26.9. Finished OPT passes. (There is nothing left to do.)

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 222 unused wires.
<suppressed ~222 debug messages>

28. Printing statistics.

=== user_project_wrapper ===

   Number of wires:               7416
   Number of wire bits:          10309
   Number of public wires:         158
   Number of public wire bits:    2883
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9152
     $_ANDNOT_                    1399
     $_AND_                        213
     $_DFFE_PP0N_                   12
     $_DFFE_PP0P_                  164
     $_DFFE_PP1P_                    5
     $_DFFE_PP_                   1065
     $_DFF_NP0_                      1
     $_DFF_PP0_                    199
     $_DFF_PP1_                      7
     $_DFF_P_                      128
     $_MUX_                       2844
     $_NAND_                       167
     $_NOR_                        276
     $_NOT_                       1337
     $_ORNOT_                      201
     $_OR_                         690
     $_SDFFE_PP0P_                   9
     $_SDFFE_PP1P_                   9
     $_SDFF_PP0_                    32
     $_SDFF_PP1_                     3
     $_XNOR_                       137
     $_XOR_                        248
     sky130_sram_2kbyte_1rw1r_32x512_8      6

mapping tbuf

29. Executing TECHMAP pass (map to technology primitives).

29.1. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

30. Executing SIMPLEMAP pass (map simple cells to gate primitives).

31. Executing TECHMAP pass (map to technology primitives).

31.1. Executing Verilog-2005 frontend: /mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

32. Executing SIMPLEMAP pass (map simple cells to gate primitives).

33. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

33.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_project_wrapper':
  mapped 376 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 12 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 1246 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

34. Printing statistics.

=== user_project_wrapper ===

   Number of wires:               9122
   Number of wire bits:          12015
   Number of public wires:         158
   Number of public wire bits:    2883
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10858
     $_ANDNOT_                    1399
     $_AND_                        213
     $_MUX_                       4161
     $_NAND_                       167
     $_NOR_                        276
     $_NOT_                       1726
     $_ORNOT_                      201
     $_OR_                         690
     $_XNOR_                       137
     $_XOR_                        248
     sky130_fd_sc_hd__dfrtp_2      376
     sky130_fd_sc_hd__dfstp_2       12
     sky130_fd_sc_hd__dfxtp_2     1246
     sky130_sram_2kbyte_1rw1r_32x512_8      6

[INFO]: USING STRATEGY AREA 0

35. Executing ABC pass (technology mapping using ABC).

35.1. Extracting gate netlist of module `\user_project_wrapper' to `/tmp/yosys-abc-pZ9vHf/input.blif'..
Extracted 9218 gates and 11085 wires to a netlist network with 1865 inputs and 2013 outputs.

35.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-pZ9vHf/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-pZ9vHf/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-pZ9vHf/input.blif 
ABC: + read_lib -w /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (8383.96 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   8610 ( 30.0 %)   Cap = 11.6 ff (  6.8 %)   Area =    70217.34 ( 69.9 %)   Delay =  9535.90 ps  (  3.1 %)               
ABC: Path  0 --     203 : 0    4 pi                        A =   0.00  Df =  41.2  -23.0 ps  S =  62.7 ps  Cin =  0.0 ff  Cout =  12.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3887 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 331.3 -132.6 ps  S = 340.2 ps  Cin =  2.1 ff  Cout =  28.5 ff  Cmax = 130.0 ff  G = 1298  
ABC: Path  2 --    3969 : 3    8 sky130_fd_sc_hd__mux2_2   A =  11.26  Df = 727.1 -122.1 ps  S = 120.7 ps  Cin =  2.3 ff  Cout =  20.1 ff  Cmax = 297.6 ff  G =  851  
ABC: Path  3 --    3972 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1013.3 -163.7 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  138  
ABC: Path  4 --    3973 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1196.4 -103.2 ps  S = 290.6 ps  Cin =  2.1 ff  Cout =  24.2 ff  Cmax = 130.0 ff  G = 1099  
ABC: Path  5 --    3998 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =1997.4  -54.9 ps  S =  41.7 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 268.3 ff  G =   97  
ABC: Path  6 --    4026 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df =2245.5 -151.8 ps  S =  41.8 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 264.6 ff  G =   89  
ABC: Path  7 --    4027 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2598.2  -48.0 ps  S = 661.2 ps  Cin =  2.1 ff  Cout =  56.5 ff  Cmax = 130.0 ff  G = 2648  
ABC: Path  8 --    4049 : 3    9 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =3032.3  -35.1 ps  S = 395.5 ps  Cin =  4.6 ff  Cout =  31.4 ff  Cmax = 128.2 ff  G =  658  
ABC: Path  9 --    7102 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =3332.2  -69.3 ps  S =  49.7 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path 10 --    7103 : 1    8 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3514.1  -13.7 ps  S = 289.1 ps  Cin =  2.1 ff  Cout =  24.0 ff  Cmax = 130.0 ff  G = 1097  
ABC: Path 11 --    7142 : 4    4 sky130_fd_sc_hd__and4_2   A =  10.01  Df =3856.4  -63.1 ps  S = 129.4 ps  Cin =  1.5 ff  Cout =  19.0 ff  Cmax = 300.3 ff  G = 1190  
ABC: Path 12 --    7145 : 5    4 sky130_fd_sc_hd__a41oi_2  A =  16.27  Df =4203.6 -171.5 ps  S = 254.4 ps  Cin =  4.3 ff  Cout =  14.1 ff  Cmax = 124.5 ff  G =  309  
ABC: Path 13 --    7156 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4794.1 -322.8 ps  S = 148.5 ps  Cin =  1.5 ff  Cout =  16.1 ff  Cmax = 310.4 ff  G = 1024  
ABC: Path 14 --    7163 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =5356.8 -718.9 ps  S = 117.5 ps  Cin =  1.5 ff  Cout =  15.8 ff  Cmax = 310.4 ff  G = 1000  
ABC: Path 15 --    7184 : 3    4 sky130_fd_sc_hd__a21boi_2 A =  11.26  Df =5558.3 -488.6 ps  S = 163.8 ps  Cin =  3.6 ff  Cout =  10.8 ff  Cmax = 129.1 ff  G =  282  
ABC: Path 16 --    7372 : 5    4 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =6591.1 -347.3 ps  S =  92.7 ps  Cin =  2.4 ff  Cout =  13.5 ff  Cmax = 305.8 ff  G =  541  
ABC: Path 17 --    7375 : 5    3 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =6775.3 -165.0 ps  S =  74.2 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 293.9 ff  G =  388  
ABC: Path 18 --    7387 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =6944.3  -24.5 ps  S =  57.2 ps  Cin =  2.3 ff  Cout =   5.1 ff  Cmax = 285.7 ff  G =  205  
ABC: Path 19 --    7441 : 3   10 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =7437.9 -353.5 ps  S = 610.4 ps  Cin =  4.6 ff  Cout =  50.5 ff  Cmax = 128.2 ff  G = 1096  
ABC: Path 20 --    8555 : 2    4 sky130_fd_sc_hd__and2b_2  A =   8.76  Df =7710.6 -355.2 ps  S =  75.9 ps  Cin =  1.6 ff  Cout =  10.0 ff  Cmax = 310.4 ff  G =  613  
ABC: Path 21 --    8738 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =7841.5 -198.8 ps  S =  37.0 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path 22 --    8739 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =8153.4 -311.6 ps  S = 384.3 ps  Cin =  2.1 ff  Cout =  32.4 ff  Cmax = 130.0 ff  G = 1479  
ABC: Path 23 --    8740 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =8785.9 -548.0 ps  S = 767.9 ps  Cin =  2.1 ff  Cout =  66.2 ff  Cmax = 130.0 ff  G = 3081  
ABC: Path 24 --    8747 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =9212.2 -584.8 ps  S =  46.2 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 25 --    8748 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9535.9 -689.3 ps  S = 396.9 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi202 (\rv151.soc.mi_sl).  End-point = po179 ($auto$rtlil.cc:2560:MuxGate$26070).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1865/ 2013  lat =    0  nd =  8610  edge =  20823  area =70211.31  delay =34.00  lev = 34
ABC: + write_blif /tmp/yosys-abc-pZ9vHf/output.blif 

35.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      171
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      118
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      232
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      185
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      179
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      147
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      270
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      503
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      330
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      231
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2953
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2079
ABC RESULTS:        internal signals:     7207
ABC RESULTS:           input signals:     1865
ABC RESULTS:          output signals:     2013
Removing temp directory.

36. Executing SETUNDEF pass (replace undef values with defined constants).

37. Executing HILOMAP pass (mapping to constant drivers).

38. Executing SPLITNETS pass (splitting up multi-bit signals).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 61 unused cells and 11654 unused wires.
<suppressed ~304 debug messages>

40. Executing INSBUF pass (insert buffer cells for connected wires).

41. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Warning: Wire user_project_wrapper.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_ack_o is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [2] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [1] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [0] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [127] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [126] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [125] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [124] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [123] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [122] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [121] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [120] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [119] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [118] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [117] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [116] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [115] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [114] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [113] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [112] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [111] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [110] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [109] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [108] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [107] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [106] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [105] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [104] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [103] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [102] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [101] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [100] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [99] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [98] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [97] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [96] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [95] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [94] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [93] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [92] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [91] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [90] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [89] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [88] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [87] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [86] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [85] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [84] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [83] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [82] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [81] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [80] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [79] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [78] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [77] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [76] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [75] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [74] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [73] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [72] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [71] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [70] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [69] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [68] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [67] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [66] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [65] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [64] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [63] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [62] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [61] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [60] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [59] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [58] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [57] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [56] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [55] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [54] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [53] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [52] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [51] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [50] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [49] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [48] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [47] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [46] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [45] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [44] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [43] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [42] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [41] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [40] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [39] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [38] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [0] is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:319$38 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:319$35 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:303$32 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:303$29 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[10] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[9] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[8] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[7] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[6] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[5] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[4] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.mi_ad[2] is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37114 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:220$22 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:47:hilomap_worker$37112 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37110 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37108 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37106 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37104 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37102 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37100 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37098 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37096 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37094 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.md_we[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.md_we[2] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.md_we[1] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.md_we[0] is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\web0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:204$16 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[31] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[30] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[29] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[28] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[27] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[26] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[25] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[24] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[23] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[22] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[21] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[20] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[19] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[18] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[17] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[16] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[15] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[14] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[13] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[12] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[11] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[10] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[9] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.exo_mwd[8] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[7] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[6] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[5] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[4] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[2] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[1] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.core.bch.bch_c2[0] is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37092 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:204$15 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:47:hilomap_worker$37090 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37088 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37086 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37084 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37082 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37080 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37078 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37076 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37074 is used but has no driver.
Warning: Wire user_project_wrapper.$auto$hilomap.cc:39:hilomap_worker$37072 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:145$12 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:145$9 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_wmask0[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_wmask0[2] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_wmask0[1] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_wmask0[0] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_web0 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[15] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[14] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[13] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[12] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[11] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[10] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[17] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_din0[0] is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb1$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:129$6 is used but has no driver.
Warning: Wire user_project_wrapper.$abc$17520$flatten\rv151.\soc.$indirect$\csb0$/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/rv151_soc.v:129$3 is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.mxck is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[8] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[7] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[6] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[5] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[4] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[2] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[1] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addrb[0] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[8] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[7] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[6] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[5] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[4] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[3] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[2] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[1] is used but has no driver.
Warning: Wire user_project_wrapper.\rv151.soc.bios_addra[0] is used but has no driver.
Found and reported 350 problems.

42. Printing statistics.

=== user_project_wrapper ===

   Number of wires:              10521
   Number of wire bits:          11139
   Number of public wires:        2023
   Number of public wire bits:    2641
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10492
     sky130_fd_sc_hd__a2111o_2      31
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      118
     sky130_fd_sc_hd__a211oi_2      11
     sky130_fd_sc_hd__a21bo_2       13
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2       185
     sky130_fd_sc_hd__a21oi_2      232
     sky130_fd_sc_hd__a221o_2       76
     sky130_fd_sc_hd__a221oi_2       4
     sky130_fd_sc_hd__a22o_2       171
     sky130_fd_sc_hd__a22oi_2       28
     sky130_fd_sc_hd__a2bb2o_2      36
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2       13
     sky130_fd_sc_hd__a31o_2        36
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2        32
     sky130_fd_sc_hd__a32oi_2        5
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2       128
     sky130_fd_sc_hd__and2b_2       21
     sky130_fd_sc_hd__and3_2        95
     sky130_fd_sc_hd__and3b_2       24
     sky130_fd_sc_hd__and4_2        22
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__buf_1       2079
     sky130_fd_sc_hd__conb_1       242
     sky130_fd_sc_hd__dfrtp_2      376
     sky130_fd_sc_hd__dfstp_2       12
     sky130_fd_sc_hd__dfxtp_2     1246
     sky130_fd_sc_hd__inv_2        503
     sky130_fd_sc_hd__mux2_2      2953
     sky130_fd_sc_hd__nand2_2      231
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2       10
     sky130_fd_sc_hd__nand3b_2       6
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       330
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__nor3_2        28
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2      29
     sky130_fd_sc_hd__o2111ai_2      5
     sky130_fd_sc_hd__o211a_2      179
     sky130_fd_sc_hd__o211ai_2       5
     sky130_fd_sc_hd__o21a_2        94
     sky130_fd_sc_hd__o21ai_2      147
     sky130_fd_sc_hd__o21ba_2       11
     sky130_fd_sc_hd__o21bai_2       5
     sky130_fd_sc_hd__o221a_2       14
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        45
     sky130_fd_sc_hd__o22ai_2       10
     sky130_fd_sc_hd__o2bb2a_2      16
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        17
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2        19
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        270
     sky130_fd_sc_hd__or2b_2        27
     sky130_fd_sc_hd__or3_2         56
     sky130_fd_sc_hd__or3b_2        22
     sky130_fd_sc_hd__or4_2         55
     sky130_fd_sc_hd__or4b_2        13
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       55
     sky130_fd_sc_hd__xor2_2        40
     sky130_sram_2kbyte_1rw1r_32x512_8      6

   Area for cell type \sky130_sram_2kbyte_1rw1r_32x512_8 is unknown!

   Chip area for module '\user_project_wrapper': 107823.411200

43. Executing Verilog backend.

43.1. Executing BMUXMAP pass.

43.2. Executing DEMUXMAP pass.
Dumping module `\user_project_wrapper'.

Warnings: 2505 unique messages, 6533 total
End of script. Logfile hash: 805afac1eb, CPU: user 16.11s system 0.76s, MEM: 103.39 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 92% 2x abc (195 sec), 1% 50x opt_expr (3 sec), ...
