<stg><name>Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v57"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %v57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %v58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i24:0 %indvar_flatten40_load = load i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i24:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i24:2 %icmp_ln106 = icmp_eq  i10 %indvar_flatten40_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i24:3 %add_ln106_1 = add i10 %indvar_flatten40_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i24:4 %br_ln106 = br i1 %icmp_ln106, void %for.inc7.i27, void %_Z13Context_layerPA12_fPA64_fS2_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc7.i27:0 %v58_load = load i7 %v58

]]></Node>
<StgValue><ssdm name="v58_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc7.i27:1 %v57_load = load i4 %v57

]]></Node>
<StgValue><ssdm name="v57_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7.i27:2 %add_ln106 = add i4 %v57_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i27:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_1_VITIS_LOOP_107_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7.i27:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc7.i27:5 %icmp_ln107 = icmp_eq  i7 %v58_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc7.i27:6 %select_ln106 = select i1 %icmp_ln107, i7 0, i7 %v58_load

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc7.i27:7 %select_ln106_1 = select i1 %icmp_ln107, i4 %add_ln106, i4 %v57_load

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7.i27:8 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln106_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="4">
<![CDATA[
for.inc7.i27:9 %trunc_ln106 = trunc i4 %select_ln106_1

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7.i27:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i27:11 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7.i27:12 %lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln106, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc7.i27:13 %tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 %lshr_ln5

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
for.inc7.i27:14 %zext_ln108 = zext i6 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:15 %v86_addr = getelementptr i32 %v86, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:16 %v86_1_addr = getelementptr i32 %v86_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:17 %v86_2_addr = getelementptr i32 %v86_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:18 %v86_3_addr = getelementptr i32 %v86_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:19 %v86_4_addr = getelementptr i32 %v86_4, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:20 %v86_5_addr = getelementptr i32 %v86_5, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_5_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:21 %v86_6_addr = getelementptr i32 %v86_6, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_6_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:22 %v86_7_addr = getelementptr i32 %v86_7, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_7_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:23 %v86_8_addr = getelementptr i32 %v86_8, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_8_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:24 %v86_9_addr = getelementptr i32 %v86_9, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_9_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:25 %v86_10_addr = getelementptr i32 %v86_10, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_10_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:26 %v86_11_addr = getelementptr i32 %v86_11, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_11_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:27 %v86_12_addr = getelementptr i32 %v86_12, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_12_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:28 %v86_13_addr = getelementptr i32 %v86_13, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_13_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:29 %v86_14_addr = getelementptr i32 %v86_14, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_14_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i27:30 %v86_15_addr = getelementptr i32 %v86_15, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="v86_15_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="7">
<![CDATA[
for.inc7.i27:31 %trunc_ln108 = trunc i7 %select_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc7.i27:32 %switch_ln108 = switch i2 %trunc_ln106, void %arrayidx61.i34.case.3, i2 0, void %arrayidx61.i34.case.0, i2 1, void %arrayidx61.i34.case.1, i2 2, void %arrayidx61.i34.case.2

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx61.i34.case.2:0 %switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3226, i2 0, void %arrayidx61.i34.case.0223, i2 1, void %arrayidx61.i34.case.1224, i2 2, void %arrayidx61.i34.case.2225

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.2225:0 %store_ln108 = store i32 0, i6 %v86_10_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.2225:1 %br_ln108 = br void %arrayidx61.i34.exit222

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.1224:0 %store_ln108 = store i32 0, i6 %v86_9_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.1224:1 %br_ln108 = br void %arrayidx61.i34.exit222

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.0223:0 %store_ln108 = store i32 0, i6 %v86_8_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.0223:1 %br_ln108 = br void %arrayidx61.i34.exit222

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.3226:0 %store_ln108 = store i32 0, i6 %v86_11_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.3226:1 %br_ln108 = br void %arrayidx61.i34.exit222

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.exit222:0 %br_ln108 = br void %arrayidx61.i34.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx61.i34.case.1:0 %switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3220, i2 0, void %arrayidx61.i34.case.0217, i2 1, void %arrayidx61.i34.case.1218, i2 2, void %arrayidx61.i34.case.2219

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.2219:0 %store_ln108 = store i32 0, i6 %v86_6_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.2219:1 %br_ln108 = br void %arrayidx61.i34.exit216

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.1218:0 %store_ln108 = store i32 0, i6 %v86_5_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.1218:1 %br_ln108 = br void %arrayidx61.i34.exit216

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.0217:0 %store_ln108 = store i32 0, i6 %v86_4_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.0217:1 %br_ln108 = br void %arrayidx61.i34.exit216

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.3220:0 %store_ln108 = store i32 0, i6 %v86_7_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.3220:1 %br_ln108 = br void %arrayidx61.i34.exit216

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.exit216:0 %br_ln108 = br void %arrayidx61.i34.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx61.i34.case.0:0 %switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3214, i2 0, void %arrayidx61.i34.case.0211, i2 1, void %arrayidx61.i34.case.1212, i2 2, void %arrayidx61.i34.case.2213

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.2213:0 %store_ln108 = store i32 0, i6 %v86_2_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.2213:1 %br_ln108 = br void %arrayidx61.i34.exit210

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.1212:0 %store_ln108 = store i32 0, i6 %v86_1_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.1212:1 %br_ln108 = br void %arrayidx61.i34.exit210

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.0211:0 %store_ln108 = store i32 0, i6 %v86_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.0211:1 %br_ln108 = br void %arrayidx61.i34.exit210

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.3214:0 %store_ln108 = store i32 0, i6 %v86_3_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.3214:1 %br_ln108 = br void %arrayidx61.i34.exit210

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.exit210:0 %br_ln108 = br void %arrayidx61.i34.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx61.i34.case.3:0 %switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3232, i2 0, void %arrayidx61.i34.case.0229, i2 1, void %arrayidx61.i34.case.1230, i2 2, void %arrayidx61.i34.case.2231

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.2231:0 %store_ln108 = store i32 0, i6 %v86_14_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.2231:1 %br_ln108 = br void %arrayidx61.i34.exit228

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.1230:0 %store_ln108 = store i32 0, i6 %v86_13_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.1230:1 %br_ln108 = br void %arrayidx61.i34.exit228

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.0229:0 %store_ln108 = store i32 0, i6 %v86_12_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.0229:1 %br_ln108 = br void %arrayidx61.i34.exit228

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx61.i34.case.3232:0 %store_ln108 = store i32 0, i6 %v86_15_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.case.3232:1 %br_ln108 = br void %arrayidx61.i34.exit228

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="trunc_ln106" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.exit228:0 %br_ln108 = br void %arrayidx61.i34.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx61.i34.exit:0 %add_ln107 = add i7 %select_ln106, i7 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.i34.exit:1 %store_ln107 = store i10 %add_ln106_1, i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.i34.exit:2 %store_ln107 = store i4 %select_ln106_1, i4 %v57

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.i34.exit:3 %store_ln107 = store i7 %add_ln107, i7 %v58

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.i34.exit:4 %br_ln107 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
_Z13Context_layerPA12_fPA64_fS2_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
