// Seed: 2567407540
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wand id_2,
    input  wand id_3,
    output tri1 id_4
);
endmodule
module module_1 #(
    parameter id_11 = 32'd34,
    parameter id_15 = 32'd91,
    parameter id_23 = 32'd75
) (
    input tri0 id_0[id_23 : -1],
    output uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 void id_4,
    input wand id_5
    , id_31,
    input wire id_6,
    output uwire id_7,
    output tri1 id_8,
    input tri id_9,
    output supply0 id_10,
    input wire _id_11,
    output tri0 id_12,
    output tri id_13,
    input wand id_14,
    output supply0 _id_15,
    output wor id_16,
    input tri1 id_17,
    input uwire id_18,
    input wor id_19,
    output tri0 id_20,
    input wor id_21,
    input uwire id_22,
    input uwire _id_23,
    output wire id_24,
    output uwire id_25,
    input tri0 id_26,
    input tri1 id_27,
    output tri0 id_28,
    output uwire id_29
);
  logic id_32[1 : id_15];
  ;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_5,
      id_22,
      id_16
  );
  assign modCall_1.id_2 = 0;
  wire id_33, id_34, id_35, id_36, id_37, id_38, id_39;
  assign id_7  = id_36;
  assign id_10 = 1;
  logic [7:0][-1  != "" : id_11] id_40;
  ;
  wire id_41;
  ;
  wire id_42;
  assign id_31 = -1'h0 && id_37;
endmodule
