# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:08:54 on Aug 03,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 13:08:54 on Aug 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:08:54 on Aug 03,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 13:08:55 on Aug 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:09:00 on Aug 03,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=sbfec" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module FIFO
# -- Loading module FIFO_sva
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 10 design-units (inlining 0/6 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing module FIFO_sva(fast)
# -- Optimizing module FIFO(fast)
# -- Optimizing interface inf(fast__4)
# -- Optimizing interface inf(fast__2)
# -- Optimizing interface inf(fast__3)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 13:09:03 on Aug 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_test" 
# Start time: 13:09:04 on Aug 03,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.inf(fast__3)
# Loading work.inf(fast__4)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'atlas'.  Expected 1, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /top_test_uvm/atlas File: top_test_uvm.sv Line: 13
# ** Warning: (vsim-3722) top_test_uvm.sv(13): [TFMPC] - Missing connection for port 'clk'.
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(71) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rst_n:0 ,wr_en:0 ,rd_en:0 , data_in:0
# RESET_TASK CALLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL
# FIFO INITIATING RESETTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
# finish item has been invoked
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     1
# [PREDICTOR]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 226  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# Saving coverage database on exit...
# End time: 13:10:12 on Aug 03,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 2
cd ..
cd memory_uvm
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:10:23 on Aug 03,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module memory_16x32
# 
# Top level modules:
# 	memory_16x32
# End time: 13:10:23 on Aug 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:10:23 on Aug 03,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package memory_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) memory_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package memory_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 13:10:24 on Aug 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:10:25 on Aug 03,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=sbfec+memory_16x32(rtl)." 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package memory_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module memory_16x32
# Optimizing 7 design-units (inlining 0/3 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package memory_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module memory_16x32(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 13:10:28 on Aug 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_write_read_test" 
# Start time: 13:10:29 on Aug 03,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.memory_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.memory_16x32(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_write_read_test...
# write_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_driver connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_scoreboard connect phase
# envconnect phase
# write_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# env run phase
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/scoreboard.svh(95) @ 20: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] RECIEVED_SEQ_ITEM:  time:                   20  addr: 0  data_in: 0   data_out: 0 	valid_out: 0  rst: 1  en:x
# UVM_INFO components/scoreboard.svh(63) @ 20: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] RESET_PASS:  time:                   20  addr: 0  data_in: 0   data_out: 0 	valid_out: 0  rst: 1  en:x
# my_scoreboard run phase
# finish item has been invoked
# start of pre_body task
# start item has been invoked
# UVM_INFO components/scoreboard.svh(95) @ 40: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] RECIEVED_SEQ_ITEM:  time:                   40  addr: 0  data_in: 2763384580   data_out: 0 	valid_out: 0  rst: 0  en:1
# UVM_INFO components/scoreboard.svh(74) @ 40: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] WRITE_PASS: FALSE_MEMORY: ADDRESS: 0  WRITTEN: 2763384580 
# UVM_INFO components/scoreboard.svh(75) @ 40: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] WRITE_PASS:  time:                   40  addr: 0  data_in: 2763384580   data_out: 0 	valid_out: 0  rst: 0  en:1
# my_scoreboard run phase
# start of post_do task
# UVM_INFO sequence/write_once_sequence.svh(27) @ 40: uvm_test_top.env_h.agent_h.sequencer_h@@write_once_sequence_h [write_once_sequence] uvm_test_top.env_h.agent_h.sequencer_h.write_once_sequence_h
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/scoreboard.svh(95) @ 60: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] RECIEVED_SEQ_ITEM:  time:                   60  addr: 0  data_in: 2763384580   data_out: 2763384580 	valid_out: 1  rst: 0  en:0
# UVM_INFO components/scoreboard.svh(81) @ 60: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] READ_PASS:  time:                   60  addr: 0  data_in: 2763384580   data_out: 2763384580 	valid_out: 1  rst: 0  en:0
# my_scoreboard run phase
# finish item has been invoked
# finish item has been invoked
# write_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 60: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   12
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     7
# [TEST_DONE]     1
# [write_once_sequence]     1
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 60 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
