// Seed: 4042677234
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd89
) (
    output tri0  id_0,
    input  tri   id_1,
    inout  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    output wand  _id_6,
    input  wand  id_7,
    input  wire  id_8,
    output uwire id_9,
    input  tri1  id_10,
    output tri   id_11
);
  assign id_0 = id_4;
  module_0 modCall_1 ();
  logic [1 : id_6] id_13;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd60,
    parameter id_2 = 32'd17
) (
    input tri1 id_0,
    input wor _id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input wire id_4
);
  wire [id_1 : id_2] id_6;
  module_0 modCall_1 ();
  assign id_6 = id_6;
endmodule
