# 4:1 MULTIPLEXER

module 4mux1 (out, in , sel);

input wire [3:0] in;
input wire [1:0] sel;

output reg out;

always@ (in or sel)
    if(sel == 0)
        out = in[0];

    else if(sel == 1)
        out = in[1];

    else if(sel == 2)
        out = in[2];

    else if(sel == 3)
        out = in[3];

endmodule

