---
layout: about
permalink: /
profile:
  align: right
  image: profile.png
published: true
---


Ruijie Gao is an undergraduate Electrical Engineering student set to graduate in 2025. He is passionate about **computer architecture**, **hardware/software co-design**, and **AI accelerators**. Ruijie has gained experience under the mentorship of Dr. [Yu Zeng](https://yuzeng2333.github.io) from Princeton University.

Ruijie prefers using Arch Linux for its power and flexibility, and enjoys hardware design with Chisel as his favored tool. In addition to engineering, he also enjoys musicals like Hamilton and Rent. Ruijie is committed to becoming a professional in computer architecture and aims to contribute significantly to the field of technology.

## Publication(s)
- <u><b>Automatic Generation of Timing Models from RTL for Faster Timing Simulation.</b></u>   
  Yu Zeng, **Ruijie Gao**, Aarti Gupta, Sharad Malik       
  Under review for ICCAD


## Experience
**Research Intern** _remote_   
<span style="font-weight: 100">Collaborated with and guided by Dr. Yu Zeng, Princeton University    
Focused on accelerating hardware simulation by optimizing RTL synthesis        
Preparing to publish on ICCAD </span>

**Hardware Engineer** _"One Core for Life" Project_          
<span style="font-weight: 100">Implemented a 5-stage RISC-V 64IM CPU Core using Chisel and its simulation framework based on Verilator    </span>

**Teaching Assistant**                
<span style="font-weight: 100">2022 Fall, [Introductory Programming](https://www.gla.ac.uk/coursecatalogue/course/?code=UESTC1005)   </span>


## Education
**B.Sc., Electrical and Electronic Engineering (2021-2025)**     
[Joint Program](https://www.gla.ac.uk/undergraduate/degrees/electronicselectricaluestc/) from University of Glasgow and UESTC     


## Certification
**Machine Learning with Python (2022, summer)**           
[Bootcamp](https://www.freecodecamp.org/learn/machine-learning-with-python/) from freeCodeCamp




