[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus switch_cpus tol2bus voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
load_addr_mask=18446744073709551615
load_offset=0
mem_mode=atomic
mem_ranges=0:536870911:0:0:0:0
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
readfile=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=10000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=1
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=system
tag_latency=1
tags=system.cpu.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=65536
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=65536

[system.cpu.dtb]
type=AlphaTLB
eventq_index=0
size=64

[system.cpu.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=1
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu.icache.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=system
tag_latency=1
tags=system.cpu.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=65536
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=65536

[system.cpu.interrupts]
type=AlphaInterrupts
eventq_index=0

[system.cpu.isa]
type=AlphaISA
eventq_index=0
system=system

[system.cpu.itb]
type=AlphaTLB
eventq_index=0
size=48

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=run/specrand/test/specrand_base.alpha.o2s 324342 24239
cwd=
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=specrand.out
pgid=100
pid=100
ppid=0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=Null
replacement_policy=system.l2.replacement_policy
response_latency=12
sequential_access=false
size=2097152
system=system
tag_latency=12
tags=system.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=12
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=2097152

[system.mem_ctrls]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:536870911:6:19:0:0
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[0]

[system.membus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
master=system.mem_ctrls.port
slave=system.system_port system.l2.mem_side

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.switch_cpus]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=6
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=2
decodeWidth=4
default_p_state=UNDEFINED
dispatchWidth=6
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus.dtb
eventq_index=0
fetchBufferSize=32
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=4
forwardComSize=5
fuPool=system.switch_cpus.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=6
itb=system.switch_cpus.itb
max_insts_all_threads=0
max_insts_any_thread=20000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=35
numPhysCCRegs=0
numPhysFloatRegs=72
numPhysIntRegs=160
numPhysVecRegs=256
numROBEntries=80
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=4
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=6
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=6
workload=system.cpu.workload

[system.switch_cpus.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=4096
eventq_index=0
globalCtrBits=2
globalPredictorSize=4096
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=3
localHistoryTableSize=1024
localPredictorSize=1024
numThreads=1
useIndirect=true

[system.switch_cpus.dtb]
type=AlphaTLB
eventq_index=0
size=64

[system.switch_cpus.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5
FUList=system.switch_cpus.fuPool.FUList0 system.switch_cpus.fuPool.FUList1 system.switch_cpus.fuPool.FUList2 system.switch_cpus.fuPool.FUList3 system.switch_cpus.fuPool.FUList4 system.switch_cpus.fuPool.FUList5
eventq_index=0

[system.switch_cpus.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.switch_cpus.fuPool.FUList0.opList

[system.switch_cpus.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=2
eventq_index=0
opList=system.switch_cpus.fuPool.FUList1.opList0 system.switch_cpus.fuPool.FUList1.opList1 system.switch_cpus.fuPool.FUList1.opList2

[system.switch_cpus.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=7
pipelined=true

[system.switch_cpus.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList2]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList2.opList

[system.switch_cpus.fuPool.FUList2.opList]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList3.opList0 system.switch_cpus.fuPool.FUList3.opList1 system.switch_cpus.fuPool.FUList3.opList2 system.switch_cpus.fuPool.FUList3.opList3 system.switch_cpus.fuPool.FUList3.opList4 system.switch_cpus.fuPool.FUList3.opList5

[system.switch_cpus.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=15
pipelined=false

[system.switch_cpus.fuPool.FUList3.opList5]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList4.opList0 system.switch_cpus.fuPool.FUList4.opList1

[system.switch_cpus.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList5]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList5.opList0 system.switch_cpus.fuPool.FUList5.opList1

[system.switch_cpus.fuPool.FUList5.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList5.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=4
pipelined=true

[system.switch_cpus.itb]
type=AlphaTLB
eventq_index=0
size=48

[system.switch_cpus.tracer]
type=ExeTracer
eventq_index=0

[system.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.l2.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

