<map id="lib/Target/AMDGPU/R600Subtarget.h" name="lib/Target/AMDGPU/R600Subtarget.h">
<area shape="rect" id="node1" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="3249,5,3507,32"/>
<area shape="rect" id="node2" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1415,80,1647,121"/>
<area shape="rect" id="node3" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="1671,80,1919,121"/>
<area shape="rect" id="node17" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1944,87,2263,114"/>
<area shape="rect" id="node18" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2287,80,2498,121"/>
<area shape="rect" id="node19" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2522,80,2749,121"/>
<area shape="rect" id="node20" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2773,80,3002,121"/>
<area shape="rect" id="node21" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="3027,80,3239,121"/>
<area shape="rect" id="node22" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="3263,80,3493,121"/>
<area shape="rect" id="node23" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="3517,80,3740,121"/>
<area shape="rect" id="node24" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="3765,80,3975,121"/>
<area shape="rect" id="node25" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="4000,80,4207,121"/>
<area shape="rect" id="node26" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="4231,80,4469,121"/>
<area shape="rect" id="node27" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="4493,80,4735,121"/>
<area shape="rect" id="node28" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="4759,87,5034,114"/>
<area shape="rect" id="node29" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="5059,80,5295,121"/>
<area shape="rect" id="node4" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="5,169,260,211"/>
<area shape="rect" id="node5" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="285,169,557,211"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="581,169,815,211"/>
<area shape="rect" id="node7" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="839,169,1080,211"/>
<area shape="rect" id="node8" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1105,169,1382,211"/>
<area shape="rect" id="node9" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1406,169,1638,211"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1662,169,1929,211"/>
<area shape="rect" id="node11" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="1953,169,2206,211"/>
<area shape="rect" id="node12" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2230,177,2529,203"/>
<area shape="rect" id="node13" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2553,169,2801,211"/>
<area shape="rect" id="node14" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="2825,169,3073,211"/>
<area shape="rect" id="node15" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="3097,169,3283,211"/>
<area shape="rect" id="node16" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3307,169,3523,211"/>
</map>
