Generating HDL for page 12.12.32.1 CYCLE LENGTH CONTROLS-ACC at 6/18/2020 8:38:42 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC_tb.vhdl, generating default test bench code.
Generating Statement for block at 4A with output pin(s) of OUT_4A_E, OUT_4A_E
	and inputs of PS_STOP_AT_H_ON_B_CYCLE_OPS,PS_B_CYCLE_1,PS_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of MS_INPUT_CYCLE,MS_OUTPUT_CYCLE
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_B
	and inputs of MS_FILE_OP_DOT_D_CYCLE
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of PS_X_CYCLE,MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_P
	and inputs of OUT_4A_E,OUT_4D_D
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of PS_STOP_AT_J_ON_B_CY_OP_CODES,PS_B_CYCLE_1
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_F
	and inputs of OUT_4E_NoPin,OUT_4G_NoPin
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_C
	and inputs of MS_STOP_AT_J_TLU,OUT_4H_G
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_NoPin
	and inputs of PS_STORE_ADDR_REGS_OP_CODE,PS_C_CYCLE
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of PS_1401_STORE_AR_OP_CODES,PS_A_CYCLE
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_2C_B,OUT_2D_P
	and logic function of OR
Generating Statement for block at 2E with output pin(s) of OUT_DOT_2E
	and inputs of OUT_2E_F,OUT_2F_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN
	from gate output OUT_4A_E
Generating output sheet edge signal assignment to 
	signal PS_STOP_AT_F_JRJ
	from gate output OUT_2A_C
Generating output sheet edge signal assignment to 
	signal PS_STOP_AT_H
	from gate output OUT_DOT_2C
Generating output sheet edge signal assignment to 
	signal PS_STOP_AT_J
	from gate output OUT_DOT_2E
