#ChipScope Core Inserter Project File Version 3.0
#Sat Jan 10 20:44:48 CET 2015
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\HDMI passthrough test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\HDMI passthrough test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\HDMI passthrough test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=10
Project.filter<0>=
Project.filter<1>=*P0*
Project.filter<2>=*p0*
Project.filter<3>=*RX_SCL*
Project.filter<4>=*sda*
Project.filter<5>=BIDIR_*
Project.filter<6>=*tx_sda*
Project.filter<7>=*BIDIR_REPEAT_BUFFER_inst/*
Project.filter<8>=*BIDIR_REPEAT_BUFFER*
Project.filter<9>=g_clk
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_p0_out
Project.unit<0>.dataChannel<10>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.dataChannel<11>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.dataChannel<12>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<0>
Project.unit<0>.dataChannel<13>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<1>
Project.unit<0>.dataChannel<14>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<2>
Project.unit<0>.dataChannel<15>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<3>
Project.unit<0>.dataChannel<16>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<4>
Project.unit<0>.dataChannel<17>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<0>
Project.unit<0>.dataChannel<18>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<1>
Project.unit<0>.dataChannel<19>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<2>
Project.unit<0>.dataChannel<1>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_p1_out
Project.unit<0>.dataChannel<20>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<3>
Project.unit<0>.dataChannel<21>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<4>
Project.unit<0>.dataChannel<2>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_p0_out
Project.unit<0>.dataChannel<3>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_p1_out
Project.unit<0>.dataChannel<4>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1-In
Project.unit<0>.dataChannel<5>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2-In
Project.unit<0>.dataChannel<6>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.dataChannel<7>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.dataChannel<8>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1-In
Project.unit<0>.dataChannel<9>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2-In
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=22
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_p0_out
Project.unit<0>.triggerChannel<0><1>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_p1_out
Project.unit<0>.triggerChannel<0><2>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_p0_out
Project.unit<0>.triggerChannel<0><3>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_p1_out
Project.unit<0>.triggerChannel<1><0>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1-In
Project.unit<0>.triggerChannel<1><1>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2-In
Project.unit<0>.triggerChannel<2><0>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.triggerChannel<2><1>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.triggerChannel<3><0>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1-In
Project.unit<0>.triggerChannel<3><1>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2-In
Project.unit<0>.triggerChannel<4><0>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.triggerChannel<4><1>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.triggerChannel<5><0>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<0>
Project.unit<0>.triggerChannel<5><1>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<1>
Project.unit<0>.triggerChannel<5><2>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<2>
Project.unit<0>.triggerChannel<5><3>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<3>
Project.unit<0>.triggerChannel<5><4>=scl_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<4>
Project.unit<0>.triggerChannel<6><0>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<0>
Project.unit<0>.triggerChannel<6><1>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<1>
Project.unit<0>.triggerChannel<6><2>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<2>
Project.unit<0>.triggerChannel<6><3>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<3>
Project.unit<0>.triggerChannel<6><4>=sda_BIDIR_REPEAT_BUFFER_inst/cur_reg_cycle_cnt<4>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCount<5>=1
Project.unit<0>.triggerMatchCount<6>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchCountWidth<5><0>=0
Project.unit<0>.triggerMatchCountWidth<6><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerMatchType<5><0>=1
Project.unit<0>.triggerMatchType<6><0>=1
Project.unit<0>.triggerPortCount=7
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortIsData<5>=true
Project.unit<0>.triggerPortIsData<6>=true
Project.unit<0>.triggerPortWidth<0>=4
Project.unit<0>.triggerPortWidth<1>=2
Project.unit<0>.triggerPortWidth<2>=2
Project.unit<0>.triggerPortWidth<3>=2
Project.unit<0>.triggerPortWidth<4>=2
Project.unit<0>.triggerPortWidth<5>=5
Project.unit<0>.triggerPortWidth<6>=5
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
