INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/Igen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Igen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/mux_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86139/project_2/project_2.srcs/sim_1/new/lab4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_s
