<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
defines: 
time_elapsed: 0.084s
ram usage: 11060 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:5</a>:3: syntax error, unexpected clocking
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:8</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:10</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:14</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:14</a>:14: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:18</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:21</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:21</a>:14: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:23</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:26</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:26</a>:14: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:28</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:40</a>:5: Unsupported: default clocking identifier
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>:3: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:46</a>:16: Unsupported: program decls within module decls
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>:16: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>:34: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:49</a>:5: Unsupported: default clocking identifier
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:53</a>:3: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:53</a>:14: syntax error, unexpected &#39;:&#39;
%Error: Exiting due to 20 error(s)
+ exit 1

</pre>
</body>