

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Fri Nov  3 14:47:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59225|    59225|  0.592 ms|  0.592 ms|  59226|  59226|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |    59223|    59223|         9|          5|          1|  11844|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageIn, i32 666, i32 17, i32 1"   --->   Operation 13 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageIn"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_14 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageOut, i32 666, i32 17, i32 1"   --->   Operation 17 'specmemcore' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageOut"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [image_processor.cpp:17]   --->   Operation 22 'br' 'br_ln17' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln17, void %.split2" [image_processor.cpp:17]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i7 1, void, i7 %select_ln17_1, void %.split2" [image_processor.cpp:17]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i7 1, void, i7 %add_ln22, void %.split2" [image_processor.cpp:22]   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%add_ln17 = add i14 %indvar_flatten, i14 1" [image_processor.cpp:17]   --->   Operation 26 'add' 'add_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten, i14 11844" [image_processor.cpp:17]   --->   Operation 27 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void" [image_processor.cpp:17]   --->   Operation 28 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i7 %j, i7 127" [image_processor.cpp:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i7 1, i7 %j" [image_processor.cpp:17]   --->   Operation 30 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%indvars_iv_next763 = add i7 %i, i7 1" [image_processor.cpp:17]   --->   Operation 31 'add' 'indvars_iv_next763' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i7 %indvars_iv_next763, i7 %i" [image_processor.cpp:17]   --->   Operation 32 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.89ns)   --->   "%indvars_iv_next76_mid1 = add i7 %i, i7 2" [image_processor.cpp:17]   --->   Operation 33 'add' 'indvars_iv_next76_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%select_ln17_2 = select i1 %icmp_ln18, i7 %indvars_iv_next76_mid1, i7 %indvars_iv_next763" [image_processor.cpp:17]   --->   Operation 34 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %select_ln17" [image_processor.cpp:22]   --->   Operation 35 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %tmp_5" [image_processor.cpp:22]   --->   Operation 36 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%imageIn_addr = getelementptr i8 %imageIn, i64 0, i64 %zext_ln22"   --->   Operation 37 'getelementptr' 'imageIn_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 38 'load' 'lhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln215_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 0" [image_processor.cpp:17]   --->   Operation 39 'bitconcatenate' 'shl_ln215_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 40 'load' 'lhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln17"   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %or_ln"   --->   Operation 42 'sext' 'sext_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.98ns)   --->   "%add_ln215 = add i14 %sext_ln215, i14 %shl_ln215_mid2"   --->   Operation 43 'add' 'add_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215, i32 7, i32 13"   --->   Operation 44 'partselect' 'lshr_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln, i7 %select_ln17"   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %tmp_1"   --->   Operation 46 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%imageIn_addr_1 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_1"   --->   Operation 47 'getelementptr' 'imageIn_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_1"   --->   Operation 48 'load' 'rhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 4 <SV = 3> <Delay = 2.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %lhs"   --->   Operation 49 'zext' 'zext_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_1"   --->   Operation 50 'load' 'rhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %rhs"   --->   Operation 51 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.90ns)   --->   "%ret_4 = add i9 %zext_ln215_2, i9 %zext_ln215"   --->   Operation 52 'add' 'ret_4' <Predicate = (!icmp_ln17)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_2, i7 %select_ln17"   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i14 %tmp"   --->   Operation 54 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%imageIn_addr_2 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_5"   --->   Operation 55 'getelementptr' 'imageIn_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_2"   --->   Operation 56 'load' 'rhs_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 57 [1/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_2"   --->   Operation 57 'load' 'rhs_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 58 [1/1] (0.89ns)   --->   "%add_ln215_1 = add i7 %select_ln17, i7 127"   --->   Operation 58 'add' 'add_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln215_1"   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %tmp_6"   --->   Operation 60 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%imageIn_addr_3 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_6"   --->   Operation 61 'getelementptr' 'imageIn_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_3"   --->   Operation 62 'load' 'rhs_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i9 %ret_4"   --->   Operation 63 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %rhs_1"   --->   Operation 64 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_5 = add i10 %zext_ln215_3, i10 %zext_ln215_4"   --->   Operation 65 'add' 'ret_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 66 [1/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_3"   --->   Operation 66 'load' 'rhs_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %rhs_2"   --->   Operation 67 'zext' 'zext_ln1346' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_6 = add i10 %ret_5, i10 %zext_ln1346"   --->   Operation 68 'add' 'ret_6' <Predicate = (!icmp_ln17)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 69 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %select_ln17, i7 1" [image_processor.cpp:22]   --->   Operation 69 'add' 'add_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln22"   --->   Operation 70 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i14 %tmp_7"   --->   Operation 71 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%imageIn_addr_4 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_7"   --->   Operation 72 'getelementptr' 'imageIn_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_4"   --->   Operation 73 'load' 'rhs_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 7 <SV = 6> <Delay = 4.92>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i10 %ret_6"   --->   Operation 74 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_4"   --->   Operation 75 'load' 'rhs_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %rhs_3"   --->   Operation 76 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.48ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret = add i11 %zext_ln1346_1, i11 %zext_ln1346_2"   --->   Operation 77 'add' 'ret' <Predicate = (!icmp_ln17)> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i11 %ret"   --->   Operation 78 'zext' 'zext_ln1364' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 79 [4/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 79 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.08>
ST_8 : Operation 80 [3/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 80 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 81 [2/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 81 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11844, i64 11844, i64 11844"   --->   Operation 83 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%imageOut_addr = getelementptr i8 %imageOut, i64 0, i64 %zext_ln22" [image_processor.cpp:22]   --->   Operation 84 'getelementptr' 'imageOut_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_processor.cpp:18]   --->   Operation 85 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [image_processor.cpp:18]   --->   Operation 86 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 87 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %mul_ln1364, i32 14, i32 21"   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln22 = store i8 %trunc_ln, i14 %imageOut_addr" [image_processor.cpp:22]   --->   Operation 89 'store' 'store_ln22' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [image_processor.cpp:25]   --->   Operation 91 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', image_processor.cpp:17) with incoming values : ('add_ln17', image_processor.cpp:17) [15]  (0.489 ns)

 <State 2>: 2.67ns
The critical path consists of the following:
	'phi' operation ('i', image_processor.cpp:17) with incoming values : ('select_ln17_1', image_processor.cpp:17) [16]  (0 ns)
	'add' operation ('indvars_iv_next763', image_processor.cpp:17) [26]  (0.897 ns)
	'select' operation ('select_ln17_1', image_processor.cpp:17) [27]  (0.42 ns)
	'getelementptr' operation ('imageIn_addr') [36]  (0 ns)
	'load' operation ('lhs') on array 'imageIn' [37]  (1.35 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln215') [41]  (0.989 ns)
	'getelementptr' operation ('imageIn_addr_1') [45]  (0 ns)
	'load' operation ('rhs') on array 'imageIn' [46]  (1.35 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [46]  (1.35 ns)
	'add' operation ('ret') [48]  (0.907 ns)

 <State 5>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln215_1') [56]  (0.897 ns)
	'getelementptr' operation ('imageIn_addr_3') [59]  (0 ns)
	'load' operation ('rhs') on array 'imageIn' [60]  (1.35 ns)

 <State 6>: 2.48ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [60]  (1.35 ns)
	'add' operation ('ret') [62]  (1.12 ns)

 <State 7>: 4.93ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [68]  (1.35 ns)
	'add' operation of DSP[72] ('ret') [70]  (2.49 ns)
	'mul' operation of DSP[72] ('mul_ln1364') [72]  (1.09 ns)

 <State 8>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1364') [72]  (1.09 ns)

 <State 9>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1364') [72]  (1.09 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('imageOut_addr', image_processor.cpp:22) [33]  (0 ns)
	'store' operation ('store_ln22', image_processor.cpp:22) of variable 'trunc_ln' on array 'imageOut' [74]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
