<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Digital Clock Manager - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="digital-clock-managers"><a class="header" href="#digital-clock-managers">Digital Clock Managers</a></h1>
<h2 id="tile-dcm"><a class="header" href="#tile-dcm">Tile DCM</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-7"><a href="#virtex4-DCM-bit-MAIN[0][21][60]">MAIN[0][21][60]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-6"><a href="#virtex4-DCM-bit-MAIN[0][21][58]">MAIN[0][21][58]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-5"><a href="#virtex4-DCM-bit-MAIN[0][21][59]">MAIN[0][21][59]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-4"><a href="#virtex4-DCM-bit-MAIN[0][21][57]">MAIN[0][21][57]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][55]">MAIN[0][21][55]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][54]">MAIN[0][21][54]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][56]">MAIN[0][21][56]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][24]">MAIN[3][21][24]</a></td><td>CELL[0].DCM_DCM_O[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-7"><a href="#virtex4-DCM-bit-MAIN[0][21][67]">MAIN[0][21][67]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-6"><a href="#virtex4-DCM-bit-MAIN[0][21][65]">MAIN[0][21][65]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-5"><a href="#virtex4-DCM-bit-MAIN[0][21][66]">MAIN[0][21][66]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-4"><a href="#virtex4-DCM-bit-MAIN[0][21][64]">MAIN[0][21][64]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][62]">MAIN[0][21][62]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][61]">MAIN[0][21][61]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][63]">MAIN[0][21][63]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][25]">MAIN[3][21][25]</a></td><td>CELL[0].DCM_DCM_O[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-7"><a href="#virtex4-DCM-bit-MAIN[0][21][74]">MAIN[0][21][74]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-6"><a href="#virtex4-DCM-bit-MAIN[0][21][72]">MAIN[0][21][72]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-5"><a href="#virtex4-DCM-bit-MAIN[0][21][73]">MAIN[0][21][73]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-4"><a href="#virtex4-DCM-bit-MAIN[0][21][71]">MAIN[0][21][71]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][69]">MAIN[0][21][69]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][68]">MAIN[0][21][68]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][70]">MAIN[0][21][70]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][26]">MAIN[3][21][26]</a></td><td>CELL[0].DCM_DCM_O[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][3]">MAIN[1][21][3]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][1]">MAIN[1][21][1]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][2]">MAIN[1][21][2]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][0]">MAIN[1][21][0]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][76]">MAIN[0][21][76]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][75]">MAIN[0][21][75]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][77]">MAIN[0][21][77]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][27]">MAIN[3][21][27]</a></td><td>CELL[0].DCM_DCM_O[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[4]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][10]">MAIN[1][21][10]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][8]">MAIN[1][21][8]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][9]">MAIN[1][21][9]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][7]">MAIN[1][21][7]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][5]">MAIN[1][21][5]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][4]">MAIN[1][21][4]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][6]">MAIN[1][21][6]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][28]">MAIN[3][21][28]</a></td><td>CELL[0].DCM_DCM_O[4]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[5]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][17]">MAIN[1][21][17]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][15]">MAIN[1][21][15]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][16]">MAIN[1][21][16]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][14]">MAIN[1][21][14]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][12]">MAIN[1][21][12]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][11]">MAIN[1][21][11]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][13]">MAIN[1][21][13]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][29]">MAIN[3][21][29]</a></td><td>CELL[0].DCM_DCM_O[5]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[6]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][24]">MAIN[1][21][24]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][22]">MAIN[1][21][22]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][23]">MAIN[1][21][23]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][21]">MAIN[1][21][21]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][19]">MAIN[1][21][19]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][18]">MAIN[1][21][18]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][20]">MAIN[1][21][20]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][30]">MAIN[3][21][30]</a></td><td>CELL[0].DCM_DCM_O[6]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[7]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][31]">MAIN[1][21][31]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][29]">MAIN[1][21][29]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][30]">MAIN[1][21][30]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][28]">MAIN[1][21][28]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][26]">MAIN[1][21][26]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][25]">MAIN[1][21][25]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][27]">MAIN[1][21][27]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][31]">MAIN[3][21][31]</a></td><td>CELL[0].DCM_DCM_O[7]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[8]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][38]">MAIN[1][21][38]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][36]">MAIN[1][21][36]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][37]">MAIN[1][21][37]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][35]">MAIN[1][21][35]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][33]">MAIN[1][21][33]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][32]">MAIN[1][21][32]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][34]">MAIN[1][21][34]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][32]">MAIN[3][21][32]</a></td><td>CELL[0].DCM_DCM_O[8]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[9]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][45]">MAIN[1][21][45]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][43]">MAIN[1][21][43]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][44]">MAIN[1][21][44]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][42]">MAIN[1][21][42]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][40]">MAIN[1][21][40]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][39]">MAIN[1][21][39]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][41]">MAIN[1][21][41]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][33]">MAIN[3][21][33]</a></td><td>CELL[0].DCM_DCM_O[9]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[10]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][52]">MAIN[1][21][52]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][50]">MAIN[1][21][50]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][51]">MAIN[1][21][51]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][49]">MAIN[1][21][49]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][47]">MAIN[1][21][47]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][46]">MAIN[1][21][46]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][48]">MAIN[1][21][48]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][34]">MAIN[3][21][34]</a></td><td>CELL[0].DCM_DCM_O[10]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[11]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][59]">MAIN[1][21][59]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][57]">MAIN[1][21][57]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][58]">MAIN[1][21][58]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][56]">MAIN[1][21][56]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][54]">MAIN[1][21][54]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][53]">MAIN[1][21][53]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][55]">MAIN[1][21][55]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][35]">MAIN[3][21][35]</a></td><td>CELL[0].DCM_DCM_O[11]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[12]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-7"><a href="#virtex4-DCM-bit-MAIN[1][21][66]">MAIN[1][21][66]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][64]">MAIN[1][21][64]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-5"><a href="#virtex4-DCM-bit-MAIN[1][21][65]">MAIN[1][21][65]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][63]">MAIN[1][21][63]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][61]">MAIN[1][21][61]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][60]">MAIN[1][21][60]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][62]">MAIN[1][21][62]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][36]">MAIN[3][21][36]</a></td><td>CELL[0].DCM_DCM_O[12]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[13]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][1]">MAIN[2][21][1]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-6"><a href="#virtex4-DCM-bit-MAIN[1][21][71]">MAIN[1][21][71]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][0]">MAIN[2][21][0]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-4"><a href="#virtex4-DCM-bit-MAIN[1][21][70]">MAIN[1][21][70]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-3"><a href="#virtex4-DCM-bit-MAIN[1][21][68]">MAIN[1][21][68]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-2"><a href="#virtex4-DCM-bit-MAIN[1][21][67]">MAIN[1][21][67]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-1"><a href="#virtex4-DCM-bit-MAIN[1][21][69]">MAIN[1][21][69]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][37]">MAIN[3][21][37]</a></td><td>CELL[0].DCM_DCM_O[13]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[14]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][8]">MAIN[2][21][8]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][6]">MAIN[2][21][6]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][7]">MAIN[2][21][7]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][5]">MAIN[2][21][5]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][3]">MAIN[2][21][3]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][2]">MAIN[2][21][2]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][4]">MAIN[2][21][4]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][38]">MAIN[3][21][38]</a></td><td>CELL[0].DCM_DCM_O[14]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[15]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][15]">MAIN[2][21][15]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][13]">MAIN[2][21][13]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][14]">MAIN[2][21][14]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][12]">MAIN[2][21][12]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][10]">MAIN[2][21][10]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][9]">MAIN[2][21][9]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][11]">MAIN[2][21][11]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][39]">MAIN[3][21][39]</a></td><td>CELL[0].DCM_DCM_O[15]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[16]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][22]">MAIN[2][21][22]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][20]">MAIN[2][21][20]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][21]">MAIN[2][21][21]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][19]">MAIN[2][21][19]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][17]">MAIN[2][21][17]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][16]">MAIN[2][21][16]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][18]">MAIN[2][21][18]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][40]">MAIN[3][21][40]</a></td><td>CELL[0].DCM_DCM_O[16]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[17]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][29]">MAIN[2][21][29]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][27]">MAIN[2][21][27]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][28]">MAIN[2][21][28]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][26]">MAIN[2][21][26]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][24]">MAIN[2][21][24]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][23]">MAIN[2][21][23]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][25]">MAIN[2][21][25]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][41]">MAIN[3][21][41]</a></td><td>CELL[0].DCM_DCM_O[17]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[18]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][36]">MAIN[2][21][36]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][34]">MAIN[2][21][34]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][35]">MAIN[2][21][35]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][33]">MAIN[2][21][33]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][31]">MAIN[2][21][31]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][30]">MAIN[2][21][30]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][32]">MAIN[2][21][32]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][42]">MAIN[3][21][42]</a></td><td>CELL[0].DCM_DCM_O[18]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[19]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-7"><a href="#virtex4-DCM-bit-MAIN[2][21][43]">MAIN[2][21][43]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-6"><a href="#virtex4-DCM-bit-MAIN[2][21][41]">MAIN[2][21][41]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-5"><a href="#virtex4-DCM-bit-MAIN[2][21][42]">MAIN[2][21][42]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][40]">MAIN[2][21][40]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][38]">MAIN[2][21][38]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][37]">MAIN[2][21][37]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][39]">MAIN[2][21][39]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][43]">MAIN[3][21][43]</a></td><td>CELL[0].DCM_DCM_O[19]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[20]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-7"><a href="#virtex4-DCM-bit-MAIN[3][21][2]">MAIN[3][21][2]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-6"><a href="#virtex4-DCM-bit-MAIN[3][21][0]">MAIN[3][21][0]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-5"><a href="#virtex4-DCM-bit-MAIN[3][21][1]">MAIN[3][21][1]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-4"><a href="#virtex4-DCM-bit-MAIN[2][21][47]">MAIN[2][21][47]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-3"><a href="#virtex4-DCM-bit-MAIN[2][21][45]">MAIN[2][21][45]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-2"><a href="#virtex4-DCM-bit-MAIN[2][21][44]">MAIN[2][21][44]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-1"><a href="#virtex4-DCM-bit-MAIN[2][21][46]">MAIN[2][21][46]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][44]">MAIN[3][21][44]</a></td><td>CELL[0].DCM_DCM_O[20]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[21]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-7"><a href="#virtex4-DCM-bit-MAIN[3][21][9]">MAIN[3][21][9]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-6"><a href="#virtex4-DCM-bit-MAIN[3][21][7]">MAIN[3][21][7]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-5"><a href="#virtex4-DCM-bit-MAIN[3][21][8]">MAIN[3][21][8]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-4"><a href="#virtex4-DCM-bit-MAIN[3][21][6]">MAIN[3][21][6]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-3"><a href="#virtex4-DCM-bit-MAIN[3][21][4]">MAIN[3][21][4]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-2"><a href="#virtex4-DCM-bit-MAIN[3][21][3]">MAIN[3][21][3]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-1"><a href="#virtex4-DCM-bit-MAIN[3][21][5]">MAIN[3][21][5]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][45]">MAIN[3][21][45]</a></td><td>CELL[0].DCM_DCM_O[21]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[22]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-7"><a href="#virtex4-DCM-bit-MAIN[3][21][16]">MAIN[3][21][16]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-6"><a href="#virtex4-DCM-bit-MAIN[3][21][14]">MAIN[3][21][14]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-5"><a href="#virtex4-DCM-bit-MAIN[3][21][15]">MAIN[3][21][15]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-4"><a href="#virtex4-DCM-bit-MAIN[3][21][13]">MAIN[3][21][13]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-3"><a href="#virtex4-DCM-bit-MAIN[3][21][11]">MAIN[3][21][11]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-2"><a href="#virtex4-DCM-bit-MAIN[3][21][10]">MAIN[3][21][10]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-1"><a href="#virtex4-DCM-bit-MAIN[3][21][12]">MAIN[3][21][12]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][46]">MAIN[3][21][46]</a></td><td>CELL[0].DCM_DCM_O[22]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes DCM_DCM_O[23]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-7"><a href="#virtex4-DCM-bit-MAIN[3][21][23]">MAIN[3][21][23]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-6"><a href="#virtex4-DCM-bit-MAIN[3][21][21]">MAIN[3][21][21]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-5"><a href="#virtex4-DCM-bit-MAIN[3][21][22]">MAIN[3][21][22]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-4"><a href="#virtex4-DCM-bit-MAIN[3][21][20]">MAIN[3][21][20]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-3"><a href="#virtex4-DCM-bit-MAIN[3][21][18]">MAIN[3][21][18]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-2"><a href="#virtex4-DCM-bit-MAIN[3][21][17]">MAIN[3][21][17]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-1"><a href="#virtex4-DCM-bit-MAIN[3][21][19]">MAIN[3][21][19]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-0"><a href="#virtex4-DCM-bit-MAIN[3][21][47]">MAIN[3][21][47]</a></td><td>CELL[0].DCM_DCM_O[23]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM_LOCKED</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM switchbox SPEC_INT muxes IMUX_SPEC[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10"><a href="#virtex4-DCM-bit-MAIN[0][21][14]">MAIN[0][21][14]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9"><a href="#virtex4-DCM-bit-MAIN[0][21][16]">MAIN[0][21][16]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8"><a href="#virtex4-DCM-bit-MAIN[0][21][15]">MAIN[0][21][15]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7"><a href="#virtex4-DCM-bit-MAIN[0][21][13]">MAIN[0][21][13]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6"><a href="#virtex4-DCM-bit-MAIN[0][21][12]">MAIN[0][21][12]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5"><a href="#virtex4-DCM-bit-MAIN[0][21][11]">MAIN[0][21][11]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4"><a href="#virtex4-DCM-bit-MAIN[0][21][18]">MAIN[0][21][18]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][19]">MAIN[0][21][19]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][20]">MAIN[0][21][20]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][17]">MAIN[0][21][17]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][21]">MAIN[0][21][21]</a></td><td>CELL[2].IMUX_SPEC[0]</td></tr>

<tr><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10"><a href="#virtex4-DCM-bit-MAIN[0][21][3]">MAIN[0][21][3]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9"><a href="#virtex4-DCM-bit-MAIN[0][21][5]">MAIN[0][21][5]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8"><a href="#virtex4-DCM-bit-MAIN[0][21][4]">MAIN[0][21][4]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7"><a href="#virtex4-DCM-bit-MAIN[0][21][2]">MAIN[0][21][2]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6"><a href="#virtex4-DCM-bit-MAIN[0][21][1]">MAIN[0][21][1]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5"><a href="#virtex4-DCM-bit-MAIN[0][21][0]">MAIN[0][21][0]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4"><a href="#virtex4-DCM-bit-MAIN[0][21][7]">MAIN[0][21][7]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3"><a href="#virtex4-DCM-bit-MAIN[0][21][8]">MAIN[0][21][8]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2"><a href="#virtex4-DCM-bit-MAIN[0][21][9]">MAIN[0][21][9]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1"><a href="#virtex4-DCM-bit-MAIN[0][21][6]">MAIN[0][21][6]</a></td><td id="virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][10]">MAIN[0][21][10]</a></td><td>CELL[3].IMUX_SPEC[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].MGT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_O[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_O[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_DCM[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_DCM[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[13]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].MGT_DCM[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[0]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][22]">MAIN[0][21][22]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[1]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][23]">MAIN[0][21][23]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[2]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][24]">MAIN[0][21][24]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[3]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][25]">MAIN[0][21][25]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[4]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[4]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][26]">MAIN[0][21][26]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[5]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[5]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][27]">MAIN[0][21][27]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[6]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[6]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][28]">MAIN[0][21][28]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].HCLK_DCM[7]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[7]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][29]">MAIN[0][21][29]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[0]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][30]">MAIN[0][21][30]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[1]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][31]">MAIN[0][21][31]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[2]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][32]">MAIN[0][21][32]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[3]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][33]">MAIN[0][21][33]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[4]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[4]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][34]">MAIN[0][21][34]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[5]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[5]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][35]">MAIN[0][21][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[6]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[6]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][36]">MAIN[0][21][36]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[7]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[7]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][37]">MAIN[0][21][37]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[8]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[8]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][38]">MAIN[0][21][38]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[9]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[9]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][39]">MAIN[0][21][39]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[10]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[10]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][40]">MAIN[0][21][40]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[11]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[11]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][41]">MAIN[0][21][41]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[12]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[12]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][42]">MAIN[0][21][42]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[13]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[13]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][43]">MAIN[0][21][43]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[14]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[14]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][44]">MAIN[0][21][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].GIOB_DCM[15]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[15]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][45]">MAIN[0][21][45]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].MGT_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[0]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][46]">MAIN[0][21][46]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].MGT_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[1]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][47]">MAIN[0][21][47]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].MGT_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[2]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][48]">MAIN[0][21][48]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM wire support CELL[0].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[3]-0"><a href="#virtex4-DCM-bit-MAIN[0][21][49]">MAIN[0][21][49]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dcm_v4"><a class="header" href="#bels-dcm_v4">Bels DCM_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 DCM bel DCM_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCM[0]</th></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>in</td><td>CELL[3].IMUX_SPEC[0]</td></tr>

<tr><td>CLKFB</td><td>in</td><td>CELL[2].IMUX_SPEC[0]</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>PSCLK</td><td>in</td><td>CELL[2].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>PSEN</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-PSEN">CELL[0].IMUX_IMUX[4] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][22]">!MAIN[0][18][22]</a></td></tr>

<tr><td>PSINCDEC</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-PSINCDEC">CELL[0].IMUX_IMUX[3] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][57]">!MAIN[0][18][57]</a></td></tr>

<tr><td>DCLK</td><td>in</td><td>CELL[2].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>DEN</td><td>in</td><td>CELL[2].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>DWE</td><td>in</td><td>CELL[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>DADDR[0]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[0]">CELL[3].IMUX_IMUX[0] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][19]">!MAIN[3][18][19]</a></td></tr>

<tr><td>DADDR[1]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[1]">CELL[3].IMUX_IMUX[1] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][58]">!MAIN[3][18][58]</a></td></tr>

<tr><td>DADDR[2]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[2]">CELL[3].IMUX_IMUX[2] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][18]">!MAIN[3][18][18]</a></td></tr>

<tr><td>DADDR[3]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[3]">CELL[3].IMUX_IMUX[3] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][57]">!MAIN[3][18][57]</a></td></tr>

<tr><td>DADDR[4]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[4]">CELL[3].IMUX_IMUX[4] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][22]">!MAIN[3][18][22]</a></td></tr>

<tr><td>DADDR[5]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[5]">CELL[3].IMUX_IMUX[5] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][61]">!MAIN[3][18][61]</a></td></tr>

<tr><td>DADDR[6]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DADDR[6]">CELL[3].IMUX_IMUX[6] invert by <a href="#virtex4-DCM-bit-MAIN[3][18][21]">!MAIN[3][18][21]</a></td></tr>

<tr><td>DI[0]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[0]">CELL[2].IMUX_IMUX[0] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][19]">!MAIN[2][18][19]</a></td></tr>

<tr><td>DI[1]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[1]">CELL[2].IMUX_IMUX[1] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][58]">!MAIN[2][18][58]</a></td></tr>

<tr><td>DI[2]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[2]">CELL[2].IMUX_IMUX[2] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][18]">!MAIN[2][18][18]</a></td></tr>

<tr><td>DI[3]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[3]">CELL[2].IMUX_IMUX[3] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][57]">!MAIN[2][18][57]</a></td></tr>

<tr><td>DI[4]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[4]">CELL[2].IMUX_IMUX[4] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][22]">!MAIN[2][18][22]</a></td></tr>

<tr><td>DI[5]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[5]">CELL[2].IMUX_IMUX[5] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][61]">!MAIN[2][18][61]</a></td></tr>

<tr><td>DI[6]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[6]">CELL[2].IMUX_IMUX[6] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][21]">!MAIN[2][18][21]</a></td></tr>

<tr><td>DI[7]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[7]">CELL[2].IMUX_IMUX[7] invert by <a href="#virtex4-DCM-bit-MAIN[2][18][60]">!MAIN[2][18][60]</a></td></tr>

<tr><td>DI[8]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[8]">CELL[1].IMUX_IMUX[0] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][19]">!MAIN[1][18][19]</a></td></tr>

<tr><td>DI[9]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[9]">CELL[1].IMUX_IMUX[1] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][58]">!MAIN[1][18][58]</a></td></tr>

<tr><td>DI[10]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[10]">CELL[1].IMUX_IMUX[2] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][18]">!MAIN[1][18][18]</a></td></tr>

<tr><td>DI[11]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[11]">CELL[1].IMUX_IMUX[3] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][57]">!MAIN[1][18][57]</a></td></tr>

<tr><td>DI[12]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[12]">CELL[1].IMUX_IMUX[4] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][22]">!MAIN[1][18][22]</a></td></tr>

<tr><td>DI[13]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[13]">CELL[1].IMUX_IMUX[5] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][61]">!MAIN[1][18][61]</a></td></tr>

<tr><td>DI[14]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[14]">CELL[1].IMUX_IMUX[6] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][21]">!MAIN[1][18][21]</a></td></tr>

<tr><td>DI[15]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-DI[15]">CELL[1].IMUX_IMUX[7] invert by <a href="#virtex4-DCM-bit-MAIN[1][18][60]">!MAIN[1][18][60]</a></td></tr>

<tr><td>FREEZE_DLL</td><td>in</td><td>CELL[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>FREEZE_DFS</td><td>in</td><td>CELL[1].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>CTLMODE</td><td>in</td><td>CELL[0].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CTLGO</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLGO">CELL[0].IMUX_IMUX[7] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][60]">!MAIN[0][18][60]</a></td></tr>

<tr><td>CTLOSC1</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLOSC1">CELL[0].IMUX_IMUX[5] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][61]">!MAIN[0][18][61]</a></td></tr>

<tr><td>CTLOSC2</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLOSC2">CELL[0].IMUX_IMUX[6] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][21]">!MAIN[0][18][21]</a></td></tr>

<tr><td>CTLSEL[0]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLSEL[0]">CELL[0].IMUX_IMUX[0] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][19]">!MAIN[0][18][19]</a></td></tr>

<tr><td>CTLSEL[1]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLSEL[1]">CELL[0].IMUX_IMUX[1] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][58]">!MAIN[0][18][58]</a></td></tr>

<tr><td>CTLSEL[2]</td><td>in</td><td id="virtex4-DCM-DCM[0]-inpinv-CTLSEL[2]">CELL[0].IMUX_IMUX[2] invert by <a href="#virtex4-DCM-bit-MAIN[0][18][18]">!MAIN[0][18][18]</a></td></tr>

<tr><td>CLK0</td><td>out</td><td>CELL[0].OUT_DCM[4], CELL[2].OUT_BEST_TMIN[0]</td></tr>

<tr><td>CLK90</td><td>out</td><td>CELL[0].OUT_DCM[6], CELL[2].OUT_BEST_TMIN[2]</td></tr>

<tr><td>CLK180</td><td>out</td><td>CELL[0].OUT_DCM[5], CELL[2].OUT_BEST_TMIN[1]</td></tr>

<tr><td>CLK270</td><td>out</td><td>CELL[0].OUT_DCM[7], CELL[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>CLK2X</td><td>out</td><td>CELL[0].OUT_DCM[9], CELL[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>CLK2X180</td><td>out</td><td>CELL[0].OUT_DCM[8], CELL[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>CLKDV</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[0], CELL[0].OUT_DCM[10]</td></tr>

<tr><td>CLKFX</td><td>out</td><td>CELL[0].OUT_DCM[2], CELL[3].OUT_BEST_TMIN[1]</td></tr>

<tr><td>CLKFX180</td><td>out</td><td>CELL[0].OUT_DCM[3], CELL[3].OUT_BEST_TMIN[2]</td></tr>

<tr><td>CONCUR</td><td>out</td><td>CELL[0].OUT_DCM[1], CELL[3].OUT_BEST_TMIN[0]</td></tr>

<tr><td>LOCKED</td><td>out</td><td>CELL[0].OUT_DCM_LOCKED, CELL[3].OUT_SEC_TMIN[0]</td></tr>

<tr><td>PSDONE</td><td>out</td><td>CELL[3].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DRDY</td><td>out</td><td>CELL[3].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DO[0]</td><td>out</td><td>CELL[3].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DO[1]</td><td>out</td><td>CELL[3].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DO[2]</td><td>out</td><td>CELL[3].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DO[3]</td><td>out</td><td>CELL[3].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DO[4]</td><td>out</td><td>CELL[2].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DO[5]</td><td>out</td><td>CELL[2].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DO[6]</td><td>out</td><td>CELL[2].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DO[7]</td><td>out</td><td>CELL[2].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DO[8]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DO[9]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DO[10]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DO[11]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DO[12]</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DO[13]</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DO[14]</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DO[15]</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM bel DCM_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCM[0]</th></tr>

</thead>

<tbody>
<tr><td>DRP[0] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[0][0]"><a href="#virtex4-DCM-bit-MAIN[0][20][1]">MAIN[0][20][1]</a></td></tr>

<tr><td>DRP[0] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[0][1]"><a href="#virtex4-DCM-bit-MAIN[0][20][2]">MAIN[0][20][2]</a></td></tr>

<tr><td>DRP[0] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[0][2]"><a href="#virtex4-DCM-bit-MAIN[0][20][3]">MAIN[0][20][3]</a></td></tr>

<tr><td>DRP[0] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[0][3]"><a href="#virtex4-DCM-bit-MAIN[0][20][4]">MAIN[0][20][4]</a></td></tr>

<tr><td>DRP[0] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[0][4]"><a href="#virtex4-DCM-bit-MAIN[0][20][5]">MAIN[0][20][5]</a></td></tr>

<tr><td>DRP[0] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[0][5]"><a href="#virtex4-DCM-bit-MAIN[0][20][6]">MAIN[0][20][6]</a></td></tr>

<tr><td>DRP[0] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[0][6]"><a href="#virtex4-DCM-bit-MAIN[0][20][7]">MAIN[0][20][7]</a></td></tr>

<tr><td>DRP[0] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[0][7]"><a href="#virtex4-DCM-bit-MAIN[0][20][8]">MAIN[0][20][8]</a></td></tr>

<tr><td>DRP[0] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[0][8]"><a href="#virtex4-DCM-bit-MAIN[0][20][9]">MAIN[0][20][9]</a></td></tr>

<tr><td>DRP[0] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[0][9]"><a href="#virtex4-DCM-bit-MAIN[0][20][10]">MAIN[0][20][10]</a></td></tr>

<tr><td>DRP[0] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[0][10]"><a href="#virtex4-DCM-bit-MAIN[0][20][11]">MAIN[0][20][11]</a></td></tr>

<tr><td>DRP[0] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[0][11]"><a href="#virtex4-DCM-bit-MAIN[0][20][12]">MAIN[0][20][12]</a></td></tr>

<tr><td>DRP[0] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[0][12]"><a href="#virtex4-DCM-bit-MAIN[0][20][13]">MAIN[0][20][13]</a></td></tr>

<tr><td>DRP[0] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[0][13]"><a href="#virtex4-DCM-bit-MAIN[0][20][14]">MAIN[0][20][14]</a></td></tr>

<tr><td>DRP[0] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[0][14]"><a href="#virtex4-DCM-bit-MAIN[0][20][15]">MAIN[0][20][15]</a></td></tr>

<tr><td>DRP[0] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[0][15]"><a href="#virtex4-DCM-bit-MAIN[0][20][16]">MAIN[0][20][16]</a></td></tr>

<tr><td>DRP[1] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[1][0]"><a href="#virtex4-DCM-bit-MAIN[0][20][21]">MAIN[0][20][21]</a></td></tr>

<tr><td>DRP[1] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[1][1]"><a href="#virtex4-DCM-bit-MAIN[0][20][22]">MAIN[0][20][22]</a></td></tr>

<tr><td>DRP[1] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[1][2]"><a href="#virtex4-DCM-bit-MAIN[0][20][23]">MAIN[0][20][23]</a></td></tr>

<tr><td>DRP[1] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[1][3]"><a href="#virtex4-DCM-bit-MAIN[0][20][24]">MAIN[0][20][24]</a></td></tr>

<tr><td>DRP[1] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[1][4]"><a href="#virtex4-DCM-bit-MAIN[0][20][25]">MAIN[0][20][25]</a></td></tr>

<tr><td>DRP[1] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[1][5]"><a href="#virtex4-DCM-bit-MAIN[0][20][26]">MAIN[0][20][26]</a></td></tr>

<tr><td>DRP[1] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[1][6]"><a href="#virtex4-DCM-bit-MAIN[0][20][27]">MAIN[0][20][27]</a></td></tr>

<tr><td>DRP[1] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[1][7]"><a href="#virtex4-DCM-bit-MAIN[0][20][28]">MAIN[0][20][28]</a></td></tr>

<tr><td>DRP[1] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[1][8]"><a href="#virtex4-DCM-bit-MAIN[0][20][29]">MAIN[0][20][29]</a></td></tr>

<tr><td>DRP[1] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[1][9]"><a href="#virtex4-DCM-bit-MAIN[0][20][30]">MAIN[0][20][30]</a></td></tr>

<tr><td>DRP[1] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[1][10]"><a href="#virtex4-DCM-bit-MAIN[0][20][31]">MAIN[0][20][31]</a></td></tr>

<tr><td>DRP[1] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[1][11]"><a href="#virtex4-DCM-bit-MAIN[0][20][32]">MAIN[0][20][32]</a></td></tr>

<tr><td>DRP[1] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[1][12]"><a href="#virtex4-DCM-bit-MAIN[0][20][33]">MAIN[0][20][33]</a></td></tr>

<tr><td>DRP[1] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[1][13]"><a href="#virtex4-DCM-bit-MAIN[0][20][34]">MAIN[0][20][34]</a></td></tr>

<tr><td>DRP[1] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[1][14]"><a href="#virtex4-DCM-bit-MAIN[0][20][35]">MAIN[0][20][35]</a></td></tr>

<tr><td>DRP[1] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[1][15]"><a href="#virtex4-DCM-bit-MAIN[0][20][36]">MAIN[0][20][36]</a></td></tr>

<tr><td>DRP[2] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[2][0]"><a href="#virtex4-DCM-bit-MAIN[0][20][41]">MAIN[0][20][41]</a></td></tr>

<tr><td>DRP[2] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[2][1]"><a href="#virtex4-DCM-bit-MAIN[0][20][42]">MAIN[0][20][42]</a></td></tr>

<tr><td>DRP[2] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[2][2]"><a href="#virtex4-DCM-bit-MAIN[0][20][43]">MAIN[0][20][43]</a></td></tr>

<tr><td>DRP[2] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[2][3]"><a href="#virtex4-DCM-bit-MAIN[0][20][44]">MAIN[0][20][44]</a></td></tr>

<tr><td>DRP[2] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[2][4]"><a href="#virtex4-DCM-bit-MAIN[0][20][45]">MAIN[0][20][45]</a></td></tr>

<tr><td>DRP[2] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[2][5]"><a href="#virtex4-DCM-bit-MAIN[0][20][46]">MAIN[0][20][46]</a></td></tr>

<tr><td>DRP[2] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[2][6]"><a href="#virtex4-DCM-bit-MAIN[0][20][47]">MAIN[0][20][47]</a></td></tr>

<tr><td>DRP[2] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[2][7]"><a href="#virtex4-DCM-bit-MAIN[0][20][48]">MAIN[0][20][48]</a></td></tr>

<tr><td>DRP[2] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[2][8]"><a href="#virtex4-DCM-bit-MAIN[0][20][49]">MAIN[0][20][49]</a></td></tr>

<tr><td>DRP[2] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[2][9]"><a href="#virtex4-DCM-bit-MAIN[0][20][50]">MAIN[0][20][50]</a></td></tr>

<tr><td>DRP[2] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[2][10]"><a href="#virtex4-DCM-bit-MAIN[0][20][51]">MAIN[0][20][51]</a></td></tr>

<tr><td>DRP[2] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[2][11]"><a href="#virtex4-DCM-bit-MAIN[0][20][52]">MAIN[0][20][52]</a></td></tr>

<tr><td>DRP[2] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[2][12]"><a href="#virtex4-DCM-bit-MAIN[0][20][53]">MAIN[0][20][53]</a></td></tr>

<tr><td>DRP[2] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[2][13]"><a href="#virtex4-DCM-bit-MAIN[0][20][54]">MAIN[0][20][54]</a></td></tr>

<tr><td>DRP[2] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[2][14]"><a href="#virtex4-DCM-bit-MAIN[0][20][55]">MAIN[0][20][55]</a></td></tr>

<tr><td>DRP[2] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[2][15]"><a href="#virtex4-DCM-bit-MAIN[0][20][56]">MAIN[0][20][56]</a></td></tr>

<tr><td>DRP[3] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[3][0]"><a href="#virtex4-DCM-bit-MAIN[0][20][61]">MAIN[0][20][61]</a></td></tr>

<tr><td>DRP[3] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[3][1]"><a href="#virtex4-DCM-bit-MAIN[0][20][62]">MAIN[0][20][62]</a></td></tr>

<tr><td>DRP[3] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[3][2]"><a href="#virtex4-DCM-bit-MAIN[0][20][63]">MAIN[0][20][63]</a></td></tr>

<tr><td>DRP[3] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[3][3]"><a href="#virtex4-DCM-bit-MAIN[0][20][64]">MAIN[0][20][64]</a></td></tr>

<tr><td>DRP[3] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[3][4]"><a href="#virtex4-DCM-bit-MAIN[0][20][65]">MAIN[0][20][65]</a></td></tr>

<tr><td>DRP[3] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[3][5]"><a href="#virtex4-DCM-bit-MAIN[0][20][66]">MAIN[0][20][66]</a></td></tr>

<tr><td>DRP[3] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[3][6]"><a href="#virtex4-DCM-bit-MAIN[0][20][67]">MAIN[0][20][67]</a></td></tr>

<tr><td>DRP[3] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[3][7]"><a href="#virtex4-DCM-bit-MAIN[0][20][68]">MAIN[0][20][68]</a></td></tr>

<tr><td>DRP[3] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[3][8]"><a href="#virtex4-DCM-bit-MAIN[0][20][69]">MAIN[0][20][69]</a></td></tr>

<tr><td>DRP[3] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[3][9]"><a href="#virtex4-DCM-bit-MAIN[0][20][70]">MAIN[0][20][70]</a></td></tr>

<tr><td>DRP[3] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[3][10]"><a href="#virtex4-DCM-bit-MAIN[0][20][71]">MAIN[0][20][71]</a></td></tr>

<tr><td>DRP[3] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[3][11]"><a href="#virtex4-DCM-bit-MAIN[0][20][72]">MAIN[0][20][72]</a></td></tr>

<tr><td>DRP[3] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[3][12]"><a href="#virtex4-DCM-bit-MAIN[0][20][73]">MAIN[0][20][73]</a></td></tr>

<tr><td>DRP[3] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[3][13]"><a href="#virtex4-DCM-bit-MAIN[0][20][74]">MAIN[0][20][74]</a></td></tr>

<tr><td>DRP[3] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[3][14]"><a href="#virtex4-DCM-bit-MAIN[0][20][75]">MAIN[0][20][75]</a></td></tr>

<tr><td>DRP[3] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[3][15]"><a href="#virtex4-DCM-bit-MAIN[0][20][76]">MAIN[0][20][76]</a></td></tr>

<tr><td>DRP[4] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[4][0]"><a href="#virtex4-DCM-bit-MAIN[1][20][1]">MAIN[1][20][1]</a></td></tr>

<tr><td>DRP[4] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[4][1]"><a href="#virtex4-DCM-bit-MAIN[1][20][2]">MAIN[1][20][2]</a></td></tr>

<tr><td>DRP[4] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[4][2]"><a href="#virtex4-DCM-bit-MAIN[1][20][3]">MAIN[1][20][3]</a></td></tr>

<tr><td>DRP[4] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[4][3]"><a href="#virtex4-DCM-bit-MAIN[1][20][4]">MAIN[1][20][4]</a></td></tr>

<tr><td>DRP[4] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[4][4]"><a href="#virtex4-DCM-bit-MAIN[1][20][5]">MAIN[1][20][5]</a></td></tr>

<tr><td>DRP[4] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[4][5]"><a href="#virtex4-DCM-bit-MAIN[1][20][6]">MAIN[1][20][6]</a></td></tr>

<tr><td>DRP[4] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[4][6]"><a href="#virtex4-DCM-bit-MAIN[1][20][7]">MAIN[1][20][7]</a></td></tr>

<tr><td>DRP[4] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[4][7]"><a href="#virtex4-DCM-bit-MAIN[1][20][8]">MAIN[1][20][8]</a></td></tr>

<tr><td>DRP[4] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[4][8]"><a href="#virtex4-DCM-bit-MAIN[1][20][9]">MAIN[1][20][9]</a></td></tr>

<tr><td>DRP[4] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[4][9]"><a href="#virtex4-DCM-bit-MAIN[1][20][10]">MAIN[1][20][10]</a></td></tr>

<tr><td>DRP[4] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[4][10]"><a href="#virtex4-DCM-bit-MAIN[1][20][11]">MAIN[1][20][11]</a></td></tr>

<tr><td>DRP[4] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[4][11]"><a href="#virtex4-DCM-bit-MAIN[1][20][12]">MAIN[1][20][12]</a></td></tr>

<tr><td>DRP[4] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[4][12]"><a href="#virtex4-DCM-bit-MAIN[1][20][13]">MAIN[1][20][13]</a></td></tr>

<tr><td>DRP[4] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[4][13]"><a href="#virtex4-DCM-bit-MAIN[1][20][14]">MAIN[1][20][14]</a></td></tr>

<tr><td>DRP[4] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[4][14]"><a href="#virtex4-DCM-bit-MAIN[1][20][15]">MAIN[1][20][15]</a></td></tr>

<tr><td>DRP[4] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[4][15]"><a href="#virtex4-DCM-bit-MAIN[1][20][16]">MAIN[1][20][16]</a></td></tr>

<tr><td>DRP[5] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[5][0]"><a href="#virtex4-DCM-bit-MAIN[1][20][21]">MAIN[1][20][21]</a></td></tr>

<tr><td>DRP[5] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[5][1]"><a href="#virtex4-DCM-bit-MAIN[1][20][22]">MAIN[1][20][22]</a></td></tr>

<tr><td>DRP[5] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[5][2]"><a href="#virtex4-DCM-bit-MAIN[1][20][23]">MAIN[1][20][23]</a></td></tr>

<tr><td>DRP[5] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[5][3]"><a href="#virtex4-DCM-bit-MAIN[1][20][24]">MAIN[1][20][24]</a></td></tr>

<tr><td>DRP[5] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[5][4]"><a href="#virtex4-DCM-bit-MAIN[1][20][25]">MAIN[1][20][25]</a></td></tr>

<tr><td>DRP[5] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[5][5]"><a href="#virtex4-DCM-bit-MAIN[1][20][26]">MAIN[1][20][26]</a></td></tr>

<tr><td>DRP[5] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[5][6]"><a href="#virtex4-DCM-bit-MAIN[1][20][27]">MAIN[1][20][27]</a></td></tr>

<tr><td>DRP[5] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[5][7]"><a href="#virtex4-DCM-bit-MAIN[1][20][28]">MAIN[1][20][28]</a></td></tr>

<tr><td>DRP[5] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[5][8]"><a href="#virtex4-DCM-bit-MAIN[1][20][29]">MAIN[1][20][29]</a></td></tr>

<tr><td>DRP[5] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[5][9]"><a href="#virtex4-DCM-bit-MAIN[1][20][30]">MAIN[1][20][30]</a></td></tr>

<tr><td>DRP[5] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[5][10]"><a href="#virtex4-DCM-bit-MAIN[1][20][31]">MAIN[1][20][31]</a></td></tr>

<tr><td>DRP[5] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[5][11]"><a href="#virtex4-DCM-bit-MAIN[1][20][32]">MAIN[1][20][32]</a></td></tr>

<tr><td>DRP[5] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[5][12]"><a href="#virtex4-DCM-bit-MAIN[1][20][33]">MAIN[1][20][33]</a></td></tr>

<tr><td>DRP[5] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[5][13]"><a href="#virtex4-DCM-bit-MAIN[1][20][34]">MAIN[1][20][34]</a></td></tr>

<tr><td>DRP[5] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[5][14]"><a href="#virtex4-DCM-bit-MAIN[1][20][35]">MAIN[1][20][35]</a></td></tr>

<tr><td>DRP[5] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[5][15]"><a href="#virtex4-DCM-bit-MAIN[1][20][36]">MAIN[1][20][36]</a></td></tr>

<tr><td>DRP[6] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[6][0]"><a href="#virtex4-DCM-bit-MAIN[1][20][41]">MAIN[1][20][41]</a></td></tr>

<tr><td>DRP[6] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[6][1]"><a href="#virtex4-DCM-bit-MAIN[1][20][42]">MAIN[1][20][42]</a></td></tr>

<tr><td>DRP[6] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[6][2]"><a href="#virtex4-DCM-bit-MAIN[1][20][43]">MAIN[1][20][43]</a></td></tr>

<tr><td>DRP[6] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[6][3]"><a href="#virtex4-DCM-bit-MAIN[1][20][44]">MAIN[1][20][44]</a></td></tr>

<tr><td>DRP[6] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[6][4]"><a href="#virtex4-DCM-bit-MAIN[1][20][45]">MAIN[1][20][45]</a></td></tr>

<tr><td>DRP[6] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[6][5]"><a href="#virtex4-DCM-bit-MAIN[1][20][46]">MAIN[1][20][46]</a></td></tr>

<tr><td>DRP[6] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[6][6]"><a href="#virtex4-DCM-bit-MAIN[1][20][47]">MAIN[1][20][47]</a></td></tr>

<tr><td>DRP[6] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[6][7]"><a href="#virtex4-DCM-bit-MAIN[1][20][48]">MAIN[1][20][48]</a></td></tr>

<tr><td>DRP[6] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[6][8]"><a href="#virtex4-DCM-bit-MAIN[1][20][49]">MAIN[1][20][49]</a></td></tr>

<tr><td>DRP[6] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[6][9]"><a href="#virtex4-DCM-bit-MAIN[1][20][50]">MAIN[1][20][50]</a></td></tr>

<tr><td>DRP[6] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[6][10]"><a href="#virtex4-DCM-bit-MAIN[1][20][51]">MAIN[1][20][51]</a></td></tr>

<tr><td>DRP[6] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[6][11]"><a href="#virtex4-DCM-bit-MAIN[1][20][52]">MAIN[1][20][52]</a></td></tr>

<tr><td>DRP[6] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[6][12]"><a href="#virtex4-DCM-bit-MAIN[1][20][53]">MAIN[1][20][53]</a></td></tr>

<tr><td>DRP[6] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[6][13]"><a href="#virtex4-DCM-bit-MAIN[1][20][54]">MAIN[1][20][54]</a></td></tr>

<tr><td>DRP[6] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[6][14]"><a href="#virtex4-DCM-bit-MAIN[1][20][55]">MAIN[1][20][55]</a></td></tr>

<tr><td>DRP[6] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[6][15]"><a href="#virtex4-DCM-bit-MAIN[1][20][56]">MAIN[1][20][56]</a></td></tr>

<tr><td>DRP[7] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[7][0]"><a href="#virtex4-DCM-bit-MAIN[1][20][61]">MAIN[1][20][61]</a></td></tr>

<tr><td>DRP[7] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[7][1]"><a href="#virtex4-DCM-bit-MAIN[1][20][62]">MAIN[1][20][62]</a></td></tr>

<tr><td>DRP[7] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[7][2]"><a href="#virtex4-DCM-bit-MAIN[1][20][63]">MAIN[1][20][63]</a></td></tr>

<tr><td>DRP[7] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[7][3]"><a href="#virtex4-DCM-bit-MAIN[1][20][64]">MAIN[1][20][64]</a></td></tr>

<tr><td>DRP[7] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[7][4]"><a href="#virtex4-DCM-bit-MAIN[1][20][65]">MAIN[1][20][65]</a></td></tr>

<tr><td>DRP[7] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[7][5]"><a href="#virtex4-DCM-bit-MAIN[1][20][66]">MAIN[1][20][66]</a></td></tr>

<tr><td>DRP[7] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[7][6]"><a href="#virtex4-DCM-bit-MAIN[1][20][67]">MAIN[1][20][67]</a></td></tr>

<tr><td>DRP[7] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[7][7]"><a href="#virtex4-DCM-bit-MAIN[1][20][68]">MAIN[1][20][68]</a></td></tr>

<tr><td>DRP[7] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[7][8]"><a href="#virtex4-DCM-bit-MAIN[1][20][69]">MAIN[1][20][69]</a></td></tr>

<tr><td>DRP[7] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[7][9]"><a href="#virtex4-DCM-bit-MAIN[1][20][70]">MAIN[1][20][70]</a></td></tr>

<tr><td>DRP[7] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[7][10]"><a href="#virtex4-DCM-bit-MAIN[1][20][71]">MAIN[1][20][71]</a></td></tr>

<tr><td>DRP[7] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[7][11]"><a href="#virtex4-DCM-bit-MAIN[1][20][72]">MAIN[1][20][72]</a></td></tr>

<tr><td>DRP[7] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[7][12]"><a href="#virtex4-DCM-bit-MAIN[1][20][73]">MAIN[1][20][73]</a></td></tr>

<tr><td>DRP[7] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[7][13]"><a href="#virtex4-DCM-bit-MAIN[1][20][74]">MAIN[1][20][74]</a></td></tr>

<tr><td>DRP[7] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[7][14]"><a href="#virtex4-DCM-bit-MAIN[1][20][75]">MAIN[1][20][75]</a></td></tr>

<tr><td>DRP[7] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[7][15]"><a href="#virtex4-DCM-bit-MAIN[1][20][76]">MAIN[1][20][76]</a></td></tr>

<tr><td>DRP[8] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[8][0]"><a href="#virtex4-DCM-bit-MAIN[2][20][1]">MAIN[2][20][1]</a></td></tr>

<tr><td>DRP[8] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[8][1]"><a href="#virtex4-DCM-bit-MAIN[2][20][2]">MAIN[2][20][2]</a></td></tr>

<tr><td>DRP[8] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[8][2]"><a href="#virtex4-DCM-bit-MAIN[2][20][3]">MAIN[2][20][3]</a></td></tr>

<tr><td>DRP[8] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[8][3]"><a href="#virtex4-DCM-bit-MAIN[2][20][4]">MAIN[2][20][4]</a></td></tr>

<tr><td>DRP[8] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[8][4]"><a href="#virtex4-DCM-bit-MAIN[2][20][5]">MAIN[2][20][5]</a></td></tr>

<tr><td>DRP[8] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[8][5]"><a href="#virtex4-DCM-bit-MAIN[2][20][6]">MAIN[2][20][6]</a></td></tr>

<tr><td>DRP[8] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[8][6]"><a href="#virtex4-DCM-bit-MAIN[2][20][7]">MAIN[2][20][7]</a></td></tr>

<tr><td>DRP[8] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[8][7]"><a href="#virtex4-DCM-bit-MAIN[2][20][8]">MAIN[2][20][8]</a></td></tr>

<tr><td>DRP[8] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[8][8]"><a href="#virtex4-DCM-bit-MAIN[2][20][9]">MAIN[2][20][9]</a></td></tr>

<tr><td>DRP[8] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[8][9]"><a href="#virtex4-DCM-bit-MAIN[2][20][10]">MAIN[2][20][10]</a></td></tr>

<tr><td>DRP[8] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[8][10]"><a href="#virtex4-DCM-bit-MAIN[2][20][11]">MAIN[2][20][11]</a></td></tr>

<tr><td>DRP[8] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[8][11]"><a href="#virtex4-DCM-bit-MAIN[2][20][12]">MAIN[2][20][12]</a></td></tr>

<tr><td>DRP[8] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[8][12]"><a href="#virtex4-DCM-bit-MAIN[2][20][13]">MAIN[2][20][13]</a></td></tr>

<tr><td>DRP[8] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[8][13]"><a href="#virtex4-DCM-bit-MAIN[2][20][14]">MAIN[2][20][14]</a></td></tr>

<tr><td>DRP[8] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[8][14]"><a href="#virtex4-DCM-bit-MAIN[2][20][15]">MAIN[2][20][15]</a></td></tr>

<tr><td>DRP[8] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[8][15]"><a href="#virtex4-DCM-bit-MAIN[2][20][16]">MAIN[2][20][16]</a></td></tr>

<tr><td>DRP[9] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[9][0]"><a href="#virtex4-DCM-bit-MAIN[2][20][21]">MAIN[2][20][21]</a></td></tr>

<tr><td>DRP[9] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[9][1]"><a href="#virtex4-DCM-bit-MAIN[2][20][22]">MAIN[2][20][22]</a></td></tr>

<tr><td>DRP[9] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[9][2]"><a href="#virtex4-DCM-bit-MAIN[2][20][23]">MAIN[2][20][23]</a></td></tr>

<tr><td>DRP[9] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[9][3]"><a href="#virtex4-DCM-bit-MAIN[2][20][24]">MAIN[2][20][24]</a></td></tr>

<tr><td>DRP[9] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[9][4]"><a href="#virtex4-DCM-bit-MAIN[2][20][25]">MAIN[2][20][25]</a></td></tr>

<tr><td>DRP[9] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[9][5]"><a href="#virtex4-DCM-bit-MAIN[2][20][26]">MAIN[2][20][26]</a></td></tr>

<tr><td>DRP[9] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[9][6]"><a href="#virtex4-DCM-bit-MAIN[2][20][27]">MAIN[2][20][27]</a></td></tr>

<tr><td>DRP[9] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[9][7]"><a href="#virtex4-DCM-bit-MAIN[2][20][28]">MAIN[2][20][28]</a></td></tr>

<tr><td>DRP[9] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[9][8]"><a href="#virtex4-DCM-bit-MAIN[2][20][29]">MAIN[2][20][29]</a></td></tr>

<tr><td>DRP[9] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[9][9]"><a href="#virtex4-DCM-bit-MAIN[2][20][30]">MAIN[2][20][30]</a></td></tr>

<tr><td>DRP[9] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[9][10]"><a href="#virtex4-DCM-bit-MAIN[2][20][31]">MAIN[2][20][31]</a></td></tr>

<tr><td>DRP[9] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[9][11]"><a href="#virtex4-DCM-bit-MAIN[2][20][32]">MAIN[2][20][32]</a></td></tr>

<tr><td>DRP[9] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[9][12]"><a href="#virtex4-DCM-bit-MAIN[2][20][33]">MAIN[2][20][33]</a></td></tr>

<tr><td>DRP[9] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[9][13]"><a href="#virtex4-DCM-bit-MAIN[2][20][34]">MAIN[2][20][34]</a></td></tr>

<tr><td>DRP[9] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[9][14]"><a href="#virtex4-DCM-bit-MAIN[2][20][35]">MAIN[2][20][35]</a></td></tr>

<tr><td>DRP[9] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[9][15]"><a href="#virtex4-DCM-bit-MAIN[2][20][36]">MAIN[2][20][36]</a></td></tr>

<tr><td>DRP[10] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[10][0]"><a href="#virtex4-DCM-bit-MAIN[2][20][41]">MAIN[2][20][41]</a></td></tr>

<tr><td>DRP[10] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[10][1]"><a href="#virtex4-DCM-bit-MAIN[2][20][42]">MAIN[2][20][42]</a></td></tr>

<tr><td>DRP[10] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[10][2]"><a href="#virtex4-DCM-bit-MAIN[2][20][43]">MAIN[2][20][43]</a></td></tr>

<tr><td>DRP[10] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[10][3]"><a href="#virtex4-DCM-bit-MAIN[2][20][44]">MAIN[2][20][44]</a></td></tr>

<tr><td>DRP[10] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[10][4]"><a href="#virtex4-DCM-bit-MAIN[2][20][45]">MAIN[2][20][45]</a></td></tr>

<tr><td>DRP[10] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[10][5]"><a href="#virtex4-DCM-bit-MAIN[2][20][46]">MAIN[2][20][46]</a></td></tr>

<tr><td>DRP[10] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[10][6]"><a href="#virtex4-DCM-bit-MAIN[2][20][47]">MAIN[2][20][47]</a></td></tr>

<tr><td>DRP[10] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[10][7]"><a href="#virtex4-DCM-bit-MAIN[2][20][48]">MAIN[2][20][48]</a></td></tr>

<tr><td>DRP[10] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[10][8]"><a href="#virtex4-DCM-bit-MAIN[2][20][49]">MAIN[2][20][49]</a></td></tr>

<tr><td>DRP[10] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[10][9]"><a href="#virtex4-DCM-bit-MAIN[2][20][50]">MAIN[2][20][50]</a></td></tr>

<tr><td>DRP[10] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[10][10]"><a href="#virtex4-DCM-bit-MAIN[2][20][51]">MAIN[2][20][51]</a></td></tr>

<tr><td>DRP[10] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[10][11]"><a href="#virtex4-DCM-bit-MAIN[2][20][52]">MAIN[2][20][52]</a></td></tr>

<tr><td>DRP[10] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[10][12]"><a href="#virtex4-DCM-bit-MAIN[2][20][53]">MAIN[2][20][53]</a></td></tr>

<tr><td>DRP[10] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[10][13]"><a href="#virtex4-DCM-bit-MAIN[2][20][54]">MAIN[2][20][54]</a></td></tr>

<tr><td>DRP[10] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[10][14]"><a href="#virtex4-DCM-bit-MAIN[2][20][55]">MAIN[2][20][55]</a></td></tr>

<tr><td>DRP[10] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[10][15]"><a href="#virtex4-DCM-bit-MAIN[2][20][56]">MAIN[2][20][56]</a></td></tr>

<tr><td>DRP[11] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[11][0]"><a href="#virtex4-DCM-bit-MAIN[2][20][61]">MAIN[2][20][61]</a></td></tr>

<tr><td>DRP[11] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[11][1]"><a href="#virtex4-DCM-bit-MAIN[2][20][62]">MAIN[2][20][62]</a></td></tr>

<tr><td>DRP[11] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[11][2]"><a href="#virtex4-DCM-bit-MAIN[2][20][63]">MAIN[2][20][63]</a></td></tr>

<tr><td>DRP[11] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[11][3]"><a href="#virtex4-DCM-bit-MAIN[2][20][64]">MAIN[2][20][64]</a></td></tr>

<tr><td>DRP[11] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[11][4]"><a href="#virtex4-DCM-bit-MAIN[2][20][65]">MAIN[2][20][65]</a></td></tr>

<tr><td>DRP[11] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[11][5]"><a href="#virtex4-DCM-bit-MAIN[2][20][66]">MAIN[2][20][66]</a></td></tr>

<tr><td>DRP[11] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[11][6]"><a href="#virtex4-DCM-bit-MAIN[2][20][67]">MAIN[2][20][67]</a></td></tr>

<tr><td>DRP[11] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[11][7]"><a href="#virtex4-DCM-bit-MAIN[2][20][68]">MAIN[2][20][68]</a></td></tr>

<tr><td>DRP[11] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[11][8]"><a href="#virtex4-DCM-bit-MAIN[2][20][69]">MAIN[2][20][69]</a></td></tr>

<tr><td>DRP[11] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[11][9]"><a href="#virtex4-DCM-bit-MAIN[2][20][70]">MAIN[2][20][70]</a></td></tr>

<tr><td>DRP[11] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[11][10]"><a href="#virtex4-DCM-bit-MAIN[2][20][71]">MAIN[2][20][71]</a></td></tr>

<tr><td>DRP[11] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[11][11]"><a href="#virtex4-DCM-bit-MAIN[2][20][72]">MAIN[2][20][72]</a></td></tr>

<tr><td>DRP[11] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[11][12]"><a href="#virtex4-DCM-bit-MAIN[2][20][73]">MAIN[2][20][73]</a></td></tr>

<tr><td>DRP[11] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[11][13]"><a href="#virtex4-DCM-bit-MAIN[2][20][74]">MAIN[2][20][74]</a></td></tr>

<tr><td>DRP[11] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[11][14]"><a href="#virtex4-DCM-bit-MAIN[2][20][75]">MAIN[2][20][75]</a></td></tr>

<tr><td>DRP[11] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[11][15]"><a href="#virtex4-DCM-bit-MAIN[2][20][76]">MAIN[2][20][76]</a></td></tr>

<tr><td>DRP[12] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[12][0]"><a href="#virtex4-DCM-bit-MAIN[3][20][1]">MAIN[3][20][1]</a></td></tr>

<tr><td>DRP[12] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[12][1]"><a href="#virtex4-DCM-bit-MAIN[3][20][2]">MAIN[3][20][2]</a></td></tr>

<tr><td>DRP[12] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[12][2]"><a href="#virtex4-DCM-bit-MAIN[3][20][3]">MAIN[3][20][3]</a></td></tr>

<tr><td>DRP[12] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[12][3]"><a href="#virtex4-DCM-bit-MAIN[3][20][4]">MAIN[3][20][4]</a></td></tr>

<tr><td>DRP[12] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[12][4]"><a href="#virtex4-DCM-bit-MAIN[3][20][5]">MAIN[3][20][5]</a></td></tr>

<tr><td>DRP[12] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[12][5]"><a href="#virtex4-DCM-bit-MAIN[3][20][6]">MAIN[3][20][6]</a></td></tr>

<tr><td>DRP[12] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[12][6]"><a href="#virtex4-DCM-bit-MAIN[3][20][7]">MAIN[3][20][7]</a></td></tr>

<tr><td>DRP[12] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[12][7]"><a href="#virtex4-DCM-bit-MAIN[3][20][8]">MAIN[3][20][8]</a></td></tr>

<tr><td>DRP[12] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[12][8]"><a href="#virtex4-DCM-bit-MAIN[3][20][9]">MAIN[3][20][9]</a></td></tr>

<tr><td>DRP[12] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[12][9]"><a href="#virtex4-DCM-bit-MAIN[3][20][10]">MAIN[3][20][10]</a></td></tr>

<tr><td>DRP[12] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[12][10]"><a href="#virtex4-DCM-bit-MAIN[3][20][11]">MAIN[3][20][11]</a></td></tr>

<tr><td>DRP[12] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[12][11]"><a href="#virtex4-DCM-bit-MAIN[3][20][12]">MAIN[3][20][12]</a></td></tr>

<tr><td>DRP[12] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[12][12]"><a href="#virtex4-DCM-bit-MAIN[3][20][13]">MAIN[3][20][13]</a></td></tr>

<tr><td>DRP[12] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[12][13]"><a href="#virtex4-DCM-bit-MAIN[3][20][14]">MAIN[3][20][14]</a></td></tr>

<tr><td>DRP[12] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[12][14]"><a href="#virtex4-DCM-bit-MAIN[3][20][15]">MAIN[3][20][15]</a></td></tr>

<tr><td>DRP[12] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[12][15]"><a href="#virtex4-DCM-bit-MAIN[3][20][16]">MAIN[3][20][16]</a></td></tr>

<tr><td>DRP[13] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[13][0]"><a href="#virtex4-DCM-bit-MAIN[3][20][21]">MAIN[3][20][21]</a></td></tr>

<tr><td>DRP[13] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[13][1]"><a href="#virtex4-DCM-bit-MAIN[3][20][22]">MAIN[3][20][22]</a></td></tr>

<tr><td>DRP[13] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[13][2]"><a href="#virtex4-DCM-bit-MAIN[3][20][23]">MAIN[3][20][23]</a></td></tr>

<tr><td>DRP[13] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[13][3]"><a href="#virtex4-DCM-bit-MAIN[3][20][24]">MAIN[3][20][24]</a></td></tr>

<tr><td>DRP[13] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[13][4]"><a href="#virtex4-DCM-bit-MAIN[3][20][25]">MAIN[3][20][25]</a></td></tr>

<tr><td>DRP[13] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[13][5]"><a href="#virtex4-DCM-bit-MAIN[3][20][26]">MAIN[3][20][26]</a></td></tr>

<tr><td>DRP[13] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[13][6]"><a href="#virtex4-DCM-bit-MAIN[3][20][27]">MAIN[3][20][27]</a></td></tr>

<tr><td>DRP[13] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[13][7]"><a href="#virtex4-DCM-bit-MAIN[3][20][28]">MAIN[3][20][28]</a></td></tr>

<tr><td>DRP[13] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[13][8]"><a href="#virtex4-DCM-bit-MAIN[3][20][29]">MAIN[3][20][29]</a></td></tr>

<tr><td>DRP[13] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[13][9]"><a href="#virtex4-DCM-bit-MAIN[3][20][30]">MAIN[3][20][30]</a></td></tr>

<tr><td>DRP[13] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[13][10]"><a href="#virtex4-DCM-bit-MAIN[3][20][31]">MAIN[3][20][31]</a></td></tr>

<tr><td>DRP[13] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[13][11]"><a href="#virtex4-DCM-bit-MAIN[3][20][32]">MAIN[3][20][32]</a></td></tr>

<tr><td>DRP[13] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[13][12]"><a href="#virtex4-DCM-bit-MAIN[3][20][33]">MAIN[3][20][33]</a></td></tr>

<tr><td>DRP[13] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[13][13]"><a href="#virtex4-DCM-bit-MAIN[3][20][34]">MAIN[3][20][34]</a></td></tr>

<tr><td>DRP[13] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[13][14]"><a href="#virtex4-DCM-bit-MAIN[3][20][35]">MAIN[3][20][35]</a></td></tr>

<tr><td>DRP[13] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[13][15]"><a href="#virtex4-DCM-bit-MAIN[3][20][36]">MAIN[3][20][36]</a></td></tr>

<tr><td>DRP[14] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[14][0]"><a href="#virtex4-DCM-bit-MAIN[3][20][41]">MAIN[3][20][41]</a></td></tr>

<tr><td>DRP[14] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[14][1]"><a href="#virtex4-DCM-bit-MAIN[3][20][42]">MAIN[3][20][42]</a></td></tr>

<tr><td>DRP[14] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[14][2]"><a href="#virtex4-DCM-bit-MAIN[3][20][43]">MAIN[3][20][43]</a></td></tr>

<tr><td>DRP[14] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[14][3]"><a href="#virtex4-DCM-bit-MAIN[3][20][44]">MAIN[3][20][44]</a></td></tr>

<tr><td>DRP[14] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[14][4]"><a href="#virtex4-DCM-bit-MAIN[3][20][45]">MAIN[3][20][45]</a></td></tr>

<tr><td>DRP[14] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[14][5]"><a href="#virtex4-DCM-bit-MAIN[3][20][46]">MAIN[3][20][46]</a></td></tr>

<tr><td>DRP[14] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[14][6]"><a href="#virtex4-DCM-bit-MAIN[3][20][47]">MAIN[3][20][47]</a></td></tr>

<tr><td>DRP[14] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[14][7]"><a href="#virtex4-DCM-bit-MAIN[3][20][48]">MAIN[3][20][48]</a></td></tr>

<tr><td>DRP[14] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[14][8]"><a href="#virtex4-DCM-bit-MAIN[3][20][49]">MAIN[3][20][49]</a></td></tr>

<tr><td>DRP[14] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[14][9]"><a href="#virtex4-DCM-bit-MAIN[3][20][50]">MAIN[3][20][50]</a></td></tr>

<tr><td>DRP[14] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[14][10]"><a href="#virtex4-DCM-bit-MAIN[3][20][51]">MAIN[3][20][51]</a></td></tr>

<tr><td>DRP[14] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[14][11]"><a href="#virtex4-DCM-bit-MAIN[3][20][52]">MAIN[3][20][52]</a></td></tr>

<tr><td>DRP[14] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[14][12]"><a href="#virtex4-DCM-bit-MAIN[3][20][53]">MAIN[3][20][53]</a></td></tr>

<tr><td>DRP[14] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[14][13]"><a href="#virtex4-DCM-bit-MAIN[3][20][54]">MAIN[3][20][54]</a></td></tr>

<tr><td>DRP[14] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[14][14]"><a href="#virtex4-DCM-bit-MAIN[3][20][55]">MAIN[3][20][55]</a></td></tr>

<tr><td>DRP[14] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[14][15]"><a href="#virtex4-DCM-bit-MAIN[3][20][56]">MAIN[3][20][56]</a></td></tr>

<tr><td>DRP[15] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[15][0]"><a href="#virtex4-DCM-bit-MAIN[3][20][61]">MAIN[3][20][61]</a></td></tr>

<tr><td>DRP[15] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[15][1]"><a href="#virtex4-DCM-bit-MAIN[3][20][62]">MAIN[3][20][62]</a></td></tr>

<tr><td>DRP[15] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[15][2]"><a href="#virtex4-DCM-bit-MAIN[3][20][63]">MAIN[3][20][63]</a></td></tr>

<tr><td>DRP[15] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[15][3]"><a href="#virtex4-DCM-bit-MAIN[3][20][64]">MAIN[3][20][64]</a></td></tr>

<tr><td>DRP[15] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[15][4]"><a href="#virtex4-DCM-bit-MAIN[3][20][65]">MAIN[3][20][65]</a></td></tr>

<tr><td>DRP[15] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[15][5]"><a href="#virtex4-DCM-bit-MAIN[3][20][66]">MAIN[3][20][66]</a></td></tr>

<tr><td>DRP[15] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[15][6]"><a href="#virtex4-DCM-bit-MAIN[3][20][67]">MAIN[3][20][67]</a></td></tr>

<tr><td>DRP[15] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[15][7]"><a href="#virtex4-DCM-bit-MAIN[3][20][68]">MAIN[3][20][68]</a></td></tr>

<tr><td>DRP[15] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[15][8]"><a href="#virtex4-DCM-bit-MAIN[3][20][69]">MAIN[3][20][69]</a></td></tr>

<tr><td>DRP[15] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[15][9]"><a href="#virtex4-DCM-bit-MAIN[3][20][70]">MAIN[3][20][70]</a></td></tr>

<tr><td>DRP[15] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[15][10]"><a href="#virtex4-DCM-bit-MAIN[3][20][71]">MAIN[3][20][71]</a></td></tr>

<tr><td>DRP[15] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[15][11]"><a href="#virtex4-DCM-bit-MAIN[3][20][72]">MAIN[3][20][72]</a></td></tr>

<tr><td>DRP[15] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[15][12]"><a href="#virtex4-DCM-bit-MAIN[3][20][73]">MAIN[3][20][73]</a></td></tr>

<tr><td>DRP[15] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[15][13]"><a href="#virtex4-DCM-bit-MAIN[3][20][74]">MAIN[3][20][74]</a></td></tr>

<tr><td>DRP[15] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[15][14]"><a href="#virtex4-DCM-bit-MAIN[3][20][75]">MAIN[3][20][75]</a></td></tr>

<tr><td>DRP[15] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[15][15]"><a href="#virtex4-DCM-bit-MAIN[3][20][76]">MAIN[3][20][76]</a></td></tr>

<tr><td>DRP[16] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[16][0]"><a href="#virtex4-DCM-bit-MAIN[0][19][1]">MAIN[0][19][1]</a></td></tr>

<tr><td>DRP[16] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[16][1]"><a href="#virtex4-DCM-bit-MAIN[0][19][2]">MAIN[0][19][2]</a></td></tr>

<tr><td>DRP[16] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[16][2]"><a href="#virtex4-DCM-bit-MAIN[0][19][3]">MAIN[0][19][3]</a></td></tr>

<tr><td>DRP[16] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[16][3]"><a href="#virtex4-DCM-bit-MAIN[0][19][4]">MAIN[0][19][4]</a></td></tr>

<tr><td>DRP[16] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[16][4]"><a href="#virtex4-DCM-bit-MAIN[0][19][5]">MAIN[0][19][5]</a></td></tr>

<tr><td>DRP[16] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[16][5]"><a href="#virtex4-DCM-bit-MAIN[0][19][6]">MAIN[0][19][6]</a></td></tr>

<tr><td>DRP[16] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[16][6]"><a href="#virtex4-DCM-bit-MAIN[0][19][7]">MAIN[0][19][7]</a></td></tr>

<tr><td>DRP[16] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[16][7]"><a href="#virtex4-DCM-bit-MAIN[0][19][8]">MAIN[0][19][8]</a></td></tr>

<tr><td>DRP[16] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[16][8]"><a href="#virtex4-DCM-bit-MAIN[0][19][9]">MAIN[0][19][9]</a></td></tr>

<tr><td>DRP[16] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[16][9]"><a href="#virtex4-DCM-bit-MAIN[0][19][10]">MAIN[0][19][10]</a></td></tr>

<tr><td>DRP[16] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[16][10]"><a href="#virtex4-DCM-bit-MAIN[0][19][11]">MAIN[0][19][11]</a></td></tr>

<tr><td>DRP[16] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[16][11]"><a href="#virtex4-DCM-bit-MAIN[0][19][12]">MAIN[0][19][12]</a></td></tr>

<tr><td>DRP[16] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[16][12]"><a href="#virtex4-DCM-bit-MAIN[0][19][13]">MAIN[0][19][13]</a></td></tr>

<tr><td>DRP[16] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[16][13]"><a href="#virtex4-DCM-bit-MAIN[0][19][14]">MAIN[0][19][14]</a></td></tr>

<tr><td>DRP[16] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[16][14]"><a href="#virtex4-DCM-bit-MAIN[0][19][15]">MAIN[0][19][15]</a></td></tr>

<tr><td>DRP[16] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[16][15]"><a href="#virtex4-DCM-bit-MAIN[0][19][16]">MAIN[0][19][16]</a></td></tr>

<tr><td>DRP[17] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[17][0]"><a href="#virtex4-DCM-bit-MAIN[0][19][21]">MAIN[0][19][21]</a></td></tr>

<tr><td>DRP[17] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[17][1]"><a href="#virtex4-DCM-bit-MAIN[0][19][22]">MAIN[0][19][22]</a></td></tr>

<tr><td>DRP[17] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[17][2]"><a href="#virtex4-DCM-bit-MAIN[0][19][23]">MAIN[0][19][23]</a></td></tr>

<tr><td>DRP[17] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[17][3]"><a href="#virtex4-DCM-bit-MAIN[0][19][24]">MAIN[0][19][24]</a></td></tr>

<tr><td>DRP[17] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[17][4]"><a href="#virtex4-DCM-bit-MAIN[0][19][25]">MAIN[0][19][25]</a></td></tr>

<tr><td>DRP[17] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[17][5]"><a href="#virtex4-DCM-bit-MAIN[0][19][26]">MAIN[0][19][26]</a></td></tr>

<tr><td>DRP[17] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[17][6]"><a href="#virtex4-DCM-bit-MAIN[0][19][27]">MAIN[0][19][27]</a></td></tr>

<tr><td>DRP[17] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[17][7]"><a href="#virtex4-DCM-bit-MAIN[0][19][28]">MAIN[0][19][28]</a></td></tr>

<tr><td>DRP[17] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[17][8]"><a href="#virtex4-DCM-bit-MAIN[0][19][29]">MAIN[0][19][29]</a></td></tr>

<tr><td>DRP[17] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[17][9]"><a href="#virtex4-DCM-bit-MAIN[0][19][30]">MAIN[0][19][30]</a></td></tr>

<tr><td>DRP[17] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[17][10]"><a href="#virtex4-DCM-bit-MAIN[0][19][31]">MAIN[0][19][31]</a></td></tr>

<tr><td>DRP[17] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[17][11]"><a href="#virtex4-DCM-bit-MAIN[0][19][32]">MAIN[0][19][32]</a></td></tr>

<tr><td>DRP[17] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[17][12]"><a href="#virtex4-DCM-bit-MAIN[0][19][33]">MAIN[0][19][33]</a></td></tr>

<tr><td>DRP[17] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[17][13]"><a href="#virtex4-DCM-bit-MAIN[0][19][34]">MAIN[0][19][34]</a></td></tr>

<tr><td>DRP[17] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[17][14]"><a href="#virtex4-DCM-bit-MAIN[0][19][35]">MAIN[0][19][35]</a></td></tr>

<tr><td>DRP[17] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[17][15]"><a href="#virtex4-DCM-bit-MAIN[0][19][36]">MAIN[0][19][36]</a></td></tr>

<tr><td>DRP[18] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[18][0]"><a href="#virtex4-DCM-bit-MAIN[0][19][41]">MAIN[0][19][41]</a></td></tr>

<tr><td>DRP[18] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[18][1]"><a href="#virtex4-DCM-bit-MAIN[0][19][42]">MAIN[0][19][42]</a></td></tr>

<tr><td>DRP[18] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[18][2]"><a href="#virtex4-DCM-bit-MAIN[0][19][43]">MAIN[0][19][43]</a></td></tr>

<tr><td>DRP[18] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[18][3]"><a href="#virtex4-DCM-bit-MAIN[0][19][44]">MAIN[0][19][44]</a></td></tr>

<tr><td>DRP[18] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[18][4]"><a href="#virtex4-DCM-bit-MAIN[0][19][45]">MAIN[0][19][45]</a></td></tr>

<tr><td>DRP[18] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[18][5]"><a href="#virtex4-DCM-bit-MAIN[0][19][46]">MAIN[0][19][46]</a></td></tr>

<tr><td>DRP[18] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[18][6]"><a href="#virtex4-DCM-bit-MAIN[0][19][47]">MAIN[0][19][47]</a></td></tr>

<tr><td>DRP[18] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[18][7]"><a href="#virtex4-DCM-bit-MAIN[0][19][48]">MAIN[0][19][48]</a></td></tr>

<tr><td>DRP[18] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[18][8]"><a href="#virtex4-DCM-bit-MAIN[0][19][49]">MAIN[0][19][49]</a></td></tr>

<tr><td>DRP[18] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[18][9]"><a href="#virtex4-DCM-bit-MAIN[0][19][50]">MAIN[0][19][50]</a></td></tr>

<tr><td>DRP[18] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[18][10]"><a href="#virtex4-DCM-bit-MAIN[0][19][51]">MAIN[0][19][51]</a></td></tr>

<tr><td>DRP[18] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[18][11]"><a href="#virtex4-DCM-bit-MAIN[0][19][52]">MAIN[0][19][52]</a></td></tr>

<tr><td>DRP[18] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[18][12]"><a href="#virtex4-DCM-bit-MAIN[0][19][53]">MAIN[0][19][53]</a></td></tr>

<tr><td>DRP[18] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[18][13]"><a href="#virtex4-DCM-bit-MAIN[0][19][54]">MAIN[0][19][54]</a></td></tr>

<tr><td>DRP[18] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[18][14]"><a href="#virtex4-DCM-bit-MAIN[0][19][55]">MAIN[0][19][55]</a></td></tr>

<tr><td>DRP[18] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[18][15]"><a href="#virtex4-DCM-bit-MAIN[0][19][56]">MAIN[0][19][56]</a></td></tr>

<tr><td>DRP[19] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[19][0]"><a href="#virtex4-DCM-bit-MAIN[0][19][61]">MAIN[0][19][61]</a></td></tr>

<tr><td>DRP[19] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[19][1]"><a href="#virtex4-DCM-bit-MAIN[0][19][62]">MAIN[0][19][62]</a></td></tr>

<tr><td>DRP[19] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[19][2]"><a href="#virtex4-DCM-bit-MAIN[0][19][63]">MAIN[0][19][63]</a></td></tr>

<tr><td>DRP[19] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[19][3]"><a href="#virtex4-DCM-bit-MAIN[0][19][64]">MAIN[0][19][64]</a></td></tr>

<tr><td>DRP[19] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[19][4]"><a href="#virtex4-DCM-bit-MAIN[0][19][65]">MAIN[0][19][65]</a></td></tr>

<tr><td>DRP[19] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[19][5]"><a href="#virtex4-DCM-bit-MAIN[0][19][66]">MAIN[0][19][66]</a></td></tr>

<tr><td>DRP[19] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[19][6]"><a href="#virtex4-DCM-bit-MAIN[0][19][67]">MAIN[0][19][67]</a></td></tr>

<tr><td>DRP[19] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[19][7]"><a href="#virtex4-DCM-bit-MAIN[0][19][68]">MAIN[0][19][68]</a></td></tr>

<tr><td>DRP[19] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[19][8]"><a href="#virtex4-DCM-bit-MAIN[0][19][69]">MAIN[0][19][69]</a></td></tr>

<tr><td>DRP[19] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[19][9]"><a href="#virtex4-DCM-bit-MAIN[0][19][70]">MAIN[0][19][70]</a></td></tr>

<tr><td>DRP[19] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[19][10]"><a href="#virtex4-DCM-bit-MAIN[0][19][71]">MAIN[0][19][71]</a></td></tr>

<tr><td>DRP[19] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[19][11]"><a href="#virtex4-DCM-bit-MAIN[0][19][72]">MAIN[0][19][72]</a></td></tr>

<tr><td>DRP[19] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[19][12]"><a href="#virtex4-DCM-bit-MAIN[0][19][73]">MAIN[0][19][73]</a></td></tr>

<tr><td>DRP[19] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[19][13]"><a href="#virtex4-DCM-bit-MAIN[0][19][74]">MAIN[0][19][74]</a></td></tr>

<tr><td>DRP[19] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[19][14]"><a href="#virtex4-DCM-bit-MAIN[0][19][75]">MAIN[0][19][75]</a></td></tr>

<tr><td>DRP[19] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[19][15]"><a href="#virtex4-DCM-bit-MAIN[0][19][76]">MAIN[0][19][76]</a></td></tr>

<tr><td>DRP[20] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[20][0]"><a href="#virtex4-DCM-bit-MAIN[1][19][1]">MAIN[1][19][1]</a></td></tr>

<tr><td>DRP[20] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[20][1]"><a href="#virtex4-DCM-bit-MAIN[1][19][2]">MAIN[1][19][2]</a></td></tr>

<tr><td>DRP[20] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[20][2]"><a href="#virtex4-DCM-bit-MAIN[1][19][3]">MAIN[1][19][3]</a></td></tr>

<tr><td>DRP[20] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[20][3]"><a href="#virtex4-DCM-bit-MAIN[1][19][4]">MAIN[1][19][4]</a></td></tr>

<tr><td>DRP[20] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[20][4]"><a href="#virtex4-DCM-bit-MAIN[1][19][5]">MAIN[1][19][5]</a></td></tr>

<tr><td>DRP[20] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[20][5]"><a href="#virtex4-DCM-bit-MAIN[1][19][6]">MAIN[1][19][6]</a></td></tr>

<tr><td>DRP[20] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[20][6]"><a href="#virtex4-DCM-bit-MAIN[1][19][7]">MAIN[1][19][7]</a></td></tr>

<tr><td>DRP[20] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[20][7]"><a href="#virtex4-DCM-bit-MAIN[1][19][8]">MAIN[1][19][8]</a></td></tr>

<tr><td>DRP[20] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[20][8]"><a href="#virtex4-DCM-bit-MAIN[1][19][9]">MAIN[1][19][9]</a></td></tr>

<tr><td>DRP[20] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[20][9]"><a href="#virtex4-DCM-bit-MAIN[1][19][10]">MAIN[1][19][10]</a></td></tr>

<tr><td>DRP[20] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[20][10]"><a href="#virtex4-DCM-bit-MAIN[1][19][11]">MAIN[1][19][11]</a></td></tr>

<tr><td>DRP[20] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[20][11]"><a href="#virtex4-DCM-bit-MAIN[1][19][12]">MAIN[1][19][12]</a></td></tr>

<tr><td>DRP[20] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[20][12]"><a href="#virtex4-DCM-bit-MAIN[1][19][13]">MAIN[1][19][13]</a></td></tr>

<tr><td>DRP[20] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[20][13]"><a href="#virtex4-DCM-bit-MAIN[1][19][14]">MAIN[1][19][14]</a></td></tr>

<tr><td>DRP[20] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[20][14]"><a href="#virtex4-DCM-bit-MAIN[1][19][15]">MAIN[1][19][15]</a></td></tr>

<tr><td>DRP[20] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[20][15]"><a href="#virtex4-DCM-bit-MAIN[1][19][16]">MAIN[1][19][16]</a></td></tr>

<tr><td>DRP[21] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[21][0]"><a href="#virtex4-DCM-bit-MAIN[1][19][21]">MAIN[1][19][21]</a></td></tr>

<tr><td>DRP[21] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[21][1]"><a href="#virtex4-DCM-bit-MAIN[1][19][22]">MAIN[1][19][22]</a></td></tr>

<tr><td>DRP[21] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[21][2]"><a href="#virtex4-DCM-bit-MAIN[1][19][23]">MAIN[1][19][23]</a></td></tr>

<tr><td>DRP[21] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[21][3]"><a href="#virtex4-DCM-bit-MAIN[1][19][24]">MAIN[1][19][24]</a></td></tr>

<tr><td>DRP[21] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[21][4]"><a href="#virtex4-DCM-bit-MAIN[1][19][25]">MAIN[1][19][25]</a></td></tr>

<tr><td>DRP[21] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[21][5]"><a href="#virtex4-DCM-bit-MAIN[1][19][26]">MAIN[1][19][26]</a></td></tr>

<tr><td>DRP[21] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[21][6]"><a href="#virtex4-DCM-bit-MAIN[1][19][27]">MAIN[1][19][27]</a></td></tr>

<tr><td>DRP[21] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[21][7]"><a href="#virtex4-DCM-bit-MAIN[1][19][28]">MAIN[1][19][28]</a></td></tr>

<tr><td>DRP[21] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[21][8]"><a href="#virtex4-DCM-bit-MAIN[1][19][29]">MAIN[1][19][29]</a></td></tr>

<tr><td>DRP[21] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[21][9]"><a href="#virtex4-DCM-bit-MAIN[1][19][30]">MAIN[1][19][30]</a></td></tr>

<tr><td>DRP[21] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[21][10]"><a href="#virtex4-DCM-bit-MAIN[1][19][31]">MAIN[1][19][31]</a></td></tr>

<tr><td>DRP[21] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[21][11]"><a href="#virtex4-DCM-bit-MAIN[1][19][32]">MAIN[1][19][32]</a></td></tr>

<tr><td>DRP[21] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[21][12]"><a href="#virtex4-DCM-bit-MAIN[1][19][33]">MAIN[1][19][33]</a></td></tr>

<tr><td>DRP[21] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[21][13]"><a href="#virtex4-DCM-bit-MAIN[1][19][34]">MAIN[1][19][34]</a></td></tr>

<tr><td>DRP[21] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[21][14]"><a href="#virtex4-DCM-bit-MAIN[1][19][35]">MAIN[1][19][35]</a></td></tr>

<tr><td>DRP[21] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[21][15]"><a href="#virtex4-DCM-bit-MAIN[1][19][36]">MAIN[1][19][36]</a></td></tr>

<tr><td>DRP[22] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[22][0]"><a href="#virtex4-DCM-bit-MAIN[1][19][41]">MAIN[1][19][41]</a></td></tr>

<tr><td>DRP[22] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[22][1]"><a href="#virtex4-DCM-bit-MAIN[1][19][42]">MAIN[1][19][42]</a></td></tr>

<tr><td>DRP[22] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[22][2]"><a href="#virtex4-DCM-bit-MAIN[1][19][43]">MAIN[1][19][43]</a></td></tr>

<tr><td>DRP[22] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[22][3]"><a href="#virtex4-DCM-bit-MAIN[1][19][44]">MAIN[1][19][44]</a></td></tr>

<tr><td>DRP[22] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[22][4]"><a href="#virtex4-DCM-bit-MAIN[1][19][45]">MAIN[1][19][45]</a></td></tr>

<tr><td>DRP[22] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[22][5]"><a href="#virtex4-DCM-bit-MAIN[1][19][46]">MAIN[1][19][46]</a></td></tr>

<tr><td>DRP[22] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[22][6]"><a href="#virtex4-DCM-bit-MAIN[1][19][47]">MAIN[1][19][47]</a></td></tr>

<tr><td>DRP[22] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[22][7]"><a href="#virtex4-DCM-bit-MAIN[1][19][48]">MAIN[1][19][48]</a></td></tr>

<tr><td>DRP[22] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[22][8]"><a href="#virtex4-DCM-bit-MAIN[1][19][49]">MAIN[1][19][49]</a></td></tr>

<tr><td>DRP[22] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[22][9]"><a href="#virtex4-DCM-bit-MAIN[1][19][50]">MAIN[1][19][50]</a></td></tr>

<tr><td>DRP[22] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[22][10]"><a href="#virtex4-DCM-bit-MAIN[1][19][51]">MAIN[1][19][51]</a></td></tr>

<tr><td>DRP[22] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[22][11]"><a href="#virtex4-DCM-bit-MAIN[1][19][52]">MAIN[1][19][52]</a></td></tr>

<tr><td>DRP[22] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[22][12]"><a href="#virtex4-DCM-bit-MAIN[1][19][53]">MAIN[1][19][53]</a></td></tr>

<tr><td>DRP[22] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[22][13]"><a href="#virtex4-DCM-bit-MAIN[1][19][54]">MAIN[1][19][54]</a></td></tr>

<tr><td>DRP[22] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[22][14]"><a href="#virtex4-DCM-bit-MAIN[1][19][55]">MAIN[1][19][55]</a></td></tr>

<tr><td>DRP[22] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[22][15]"><a href="#virtex4-DCM-bit-MAIN[1][19][56]">MAIN[1][19][56]</a></td></tr>

<tr><td>DRP[23] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[23][0]"><a href="#virtex4-DCM-bit-MAIN[1][19][61]">MAIN[1][19][61]</a></td></tr>

<tr><td>DRP[23] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[23][1]"><a href="#virtex4-DCM-bit-MAIN[1][19][62]">MAIN[1][19][62]</a></td></tr>

<tr><td>DRP[23] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[23][2]"><a href="#virtex4-DCM-bit-MAIN[1][19][63]">MAIN[1][19][63]</a></td></tr>

<tr><td>DRP[23] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[23][3]"><a href="#virtex4-DCM-bit-MAIN[1][19][64]">MAIN[1][19][64]</a></td></tr>

<tr><td>DRP[23] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[23][4]"><a href="#virtex4-DCM-bit-MAIN[1][19][65]">MAIN[1][19][65]</a></td></tr>

<tr><td>DRP[23] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[23][5]"><a href="#virtex4-DCM-bit-MAIN[1][19][66]">MAIN[1][19][66]</a></td></tr>

<tr><td>DRP[23] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[23][6]"><a href="#virtex4-DCM-bit-MAIN[1][19][67]">MAIN[1][19][67]</a></td></tr>

<tr><td>DRP[23] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[23][7]"><a href="#virtex4-DCM-bit-MAIN[1][19][68]">MAIN[1][19][68]</a></td></tr>

<tr><td>DRP[23] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[23][8]"><a href="#virtex4-DCM-bit-MAIN[1][19][69]">MAIN[1][19][69]</a></td></tr>

<tr><td>DRP[23] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[23][9]"><a href="#virtex4-DCM-bit-MAIN[1][19][70]">MAIN[1][19][70]</a></td></tr>

<tr><td>DRP[23] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[23][10]"><a href="#virtex4-DCM-bit-MAIN[1][19][71]">MAIN[1][19][71]</a></td></tr>

<tr><td>DRP[23] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[23][11]"><a href="#virtex4-DCM-bit-MAIN[1][19][72]">MAIN[1][19][72]</a></td></tr>

<tr><td>DRP[23] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[23][12]"><a href="#virtex4-DCM-bit-MAIN[1][19][73]">MAIN[1][19][73]</a></td></tr>

<tr><td>DRP[23] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[23][13]"><a href="#virtex4-DCM-bit-MAIN[1][19][74]">MAIN[1][19][74]</a></td></tr>

<tr><td>DRP[23] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[23][14]"><a href="#virtex4-DCM-bit-MAIN[1][19][75]">MAIN[1][19][75]</a></td></tr>

<tr><td>DRP[23] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[23][15]"><a href="#virtex4-DCM-bit-MAIN[1][19][76]">MAIN[1][19][76]</a></td></tr>

<tr><td>DRP[24] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[24][0]"><a href="#virtex4-DCM-bit-MAIN[2][19][1]">MAIN[2][19][1]</a></td></tr>

<tr><td>DRP[24] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[24][1]"><a href="#virtex4-DCM-bit-MAIN[2][19][2]">MAIN[2][19][2]</a></td></tr>

<tr><td>DRP[24] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[24][2]"><a href="#virtex4-DCM-bit-MAIN[2][19][3]">MAIN[2][19][3]</a></td></tr>

<tr><td>DRP[24] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[24][3]"><a href="#virtex4-DCM-bit-MAIN[2][19][4]">MAIN[2][19][4]</a></td></tr>

<tr><td>DRP[24] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[24][4]"><a href="#virtex4-DCM-bit-MAIN[2][19][5]">MAIN[2][19][5]</a></td></tr>

<tr><td>DRP[24] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[24][5]"><a href="#virtex4-DCM-bit-MAIN[2][19][6]">MAIN[2][19][6]</a></td></tr>

<tr><td>DRP[24] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[24][6]"><a href="#virtex4-DCM-bit-MAIN[2][19][7]">MAIN[2][19][7]</a></td></tr>

<tr><td>DRP[24] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[24][7]"><a href="#virtex4-DCM-bit-MAIN[2][19][8]">MAIN[2][19][8]</a></td></tr>

<tr><td>DRP[24] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[24][8]"><a href="#virtex4-DCM-bit-MAIN[2][19][9]">MAIN[2][19][9]</a></td></tr>

<tr><td>DRP[24] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[24][9]"><a href="#virtex4-DCM-bit-MAIN[2][19][10]">MAIN[2][19][10]</a></td></tr>

<tr><td>DRP[24] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[24][10]"><a href="#virtex4-DCM-bit-MAIN[2][19][11]">MAIN[2][19][11]</a></td></tr>

<tr><td>DRP[24] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[24][11]"><a href="#virtex4-DCM-bit-MAIN[2][19][12]">MAIN[2][19][12]</a></td></tr>

<tr><td>DRP[24] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[24][12]"><a href="#virtex4-DCM-bit-MAIN[2][19][13]">MAIN[2][19][13]</a></td></tr>

<tr><td>DRP[24] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[24][13]"><a href="#virtex4-DCM-bit-MAIN[2][19][14]">MAIN[2][19][14]</a></td></tr>

<tr><td>DRP[24] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[24][14]"><a href="#virtex4-DCM-bit-MAIN[2][19][15]">MAIN[2][19][15]</a></td></tr>

<tr><td>DRP[24] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[24][15]"><a href="#virtex4-DCM-bit-MAIN[2][19][16]">MAIN[2][19][16]</a></td></tr>

<tr><td>DRP[25] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[25][0]"><a href="#virtex4-DCM-bit-MAIN[2][19][21]">MAIN[2][19][21]</a></td></tr>

<tr><td>DRP[25] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[25][1]"><a href="#virtex4-DCM-bit-MAIN[2][19][22]">MAIN[2][19][22]</a></td></tr>

<tr><td>DRP[25] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[25][2]"><a href="#virtex4-DCM-bit-MAIN[2][19][23]">MAIN[2][19][23]</a></td></tr>

<tr><td>DRP[25] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[25][3]"><a href="#virtex4-DCM-bit-MAIN[2][19][24]">MAIN[2][19][24]</a></td></tr>

<tr><td>DRP[25] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[25][4]"><a href="#virtex4-DCM-bit-MAIN[2][19][25]">MAIN[2][19][25]</a></td></tr>

<tr><td>DRP[25] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[25][5]"><a href="#virtex4-DCM-bit-MAIN[2][19][26]">MAIN[2][19][26]</a></td></tr>

<tr><td>DRP[25] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[25][6]"><a href="#virtex4-DCM-bit-MAIN[2][19][27]">MAIN[2][19][27]</a></td></tr>

<tr><td>DRP[25] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[25][7]"><a href="#virtex4-DCM-bit-MAIN[2][19][28]">MAIN[2][19][28]</a></td></tr>

<tr><td>DRP[25] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[25][8]"><a href="#virtex4-DCM-bit-MAIN[2][19][29]">MAIN[2][19][29]</a></td></tr>

<tr><td>DRP[25] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[25][9]"><a href="#virtex4-DCM-bit-MAIN[2][19][30]">MAIN[2][19][30]</a></td></tr>

<tr><td>DRP[25] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[25][10]"><a href="#virtex4-DCM-bit-MAIN[2][19][31]">MAIN[2][19][31]</a></td></tr>

<tr><td>DRP[25] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[25][11]"><a href="#virtex4-DCM-bit-MAIN[2][19][32]">MAIN[2][19][32]</a></td></tr>

<tr><td>DRP[25] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[25][12]"><a href="#virtex4-DCM-bit-MAIN[2][19][33]">MAIN[2][19][33]</a></td></tr>

<tr><td>DRP[25] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[25][13]"><a href="#virtex4-DCM-bit-MAIN[2][19][34]">MAIN[2][19][34]</a></td></tr>

<tr><td>DRP[25] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[25][14]"><a href="#virtex4-DCM-bit-MAIN[2][19][35]">MAIN[2][19][35]</a></td></tr>

<tr><td>DRP[25] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[25][15]"><a href="#virtex4-DCM-bit-MAIN[2][19][36]">MAIN[2][19][36]</a></td></tr>

<tr><td>DRP[26] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[26][0]"><a href="#virtex4-DCM-bit-MAIN[2][19][41]">MAIN[2][19][41]</a></td></tr>

<tr><td>DRP[26] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[26][1]"><a href="#virtex4-DCM-bit-MAIN[2][19][42]">MAIN[2][19][42]</a></td></tr>

<tr><td>DRP[26] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[26][2]"><a href="#virtex4-DCM-bit-MAIN[2][19][43]">MAIN[2][19][43]</a></td></tr>

<tr><td>DRP[26] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[26][3]"><a href="#virtex4-DCM-bit-MAIN[2][19][44]">MAIN[2][19][44]</a></td></tr>

<tr><td>DRP[26] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[26][4]"><a href="#virtex4-DCM-bit-MAIN[2][19][45]">MAIN[2][19][45]</a></td></tr>

<tr><td>DRP[26] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[26][5]"><a href="#virtex4-DCM-bit-MAIN[2][19][46]">MAIN[2][19][46]</a></td></tr>

<tr><td>DRP[26] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[26][6]"><a href="#virtex4-DCM-bit-MAIN[2][19][47]">MAIN[2][19][47]</a></td></tr>

<tr><td>DRP[26] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[26][7]"><a href="#virtex4-DCM-bit-MAIN[2][19][48]">MAIN[2][19][48]</a></td></tr>

<tr><td>DRP[26] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[26][8]"><a href="#virtex4-DCM-bit-MAIN[2][19][49]">MAIN[2][19][49]</a></td></tr>

<tr><td>DRP[26] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[26][9]"><a href="#virtex4-DCM-bit-MAIN[2][19][50]">MAIN[2][19][50]</a></td></tr>

<tr><td>DRP[26] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[26][10]"><a href="#virtex4-DCM-bit-MAIN[2][19][51]">MAIN[2][19][51]</a></td></tr>

<tr><td>DRP[26] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[26][11]"><a href="#virtex4-DCM-bit-MAIN[2][19][52]">MAIN[2][19][52]</a></td></tr>

<tr><td>DRP[26] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[26][12]"><a href="#virtex4-DCM-bit-MAIN[2][19][53]">MAIN[2][19][53]</a></td></tr>

<tr><td>DRP[26] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[26][13]"><a href="#virtex4-DCM-bit-MAIN[2][19][54]">MAIN[2][19][54]</a></td></tr>

<tr><td>DRP[26] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[26][14]"><a href="#virtex4-DCM-bit-MAIN[2][19][55]">MAIN[2][19][55]</a></td></tr>

<tr><td>DRP[26] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[26][15]"><a href="#virtex4-DCM-bit-MAIN[2][19][56]">MAIN[2][19][56]</a></td></tr>

<tr><td>DRP[27] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[27][0]"><a href="#virtex4-DCM-bit-MAIN[2][19][61]">MAIN[2][19][61]</a></td></tr>

<tr><td>DRP[27] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[27][1]"><a href="#virtex4-DCM-bit-MAIN[2][19][62]">MAIN[2][19][62]</a></td></tr>

<tr><td>DRP[27] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[27][2]"><a href="#virtex4-DCM-bit-MAIN[2][19][63]">MAIN[2][19][63]</a></td></tr>

<tr><td>DRP[27] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[27][3]"><a href="#virtex4-DCM-bit-MAIN[2][19][64]">MAIN[2][19][64]</a></td></tr>

<tr><td>DRP[27] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[27][4]"><a href="#virtex4-DCM-bit-MAIN[2][19][65]">MAIN[2][19][65]</a></td></tr>

<tr><td>DRP[27] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[27][5]"><a href="#virtex4-DCM-bit-MAIN[2][19][66]">MAIN[2][19][66]</a></td></tr>

<tr><td>DRP[27] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[27][6]"><a href="#virtex4-DCM-bit-MAIN[2][19][67]">MAIN[2][19][67]</a></td></tr>

<tr><td>DRP[27] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[27][7]"><a href="#virtex4-DCM-bit-MAIN[2][19][68]">MAIN[2][19][68]</a></td></tr>

<tr><td>DRP[27] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[27][8]"><a href="#virtex4-DCM-bit-MAIN[2][19][69]">MAIN[2][19][69]</a></td></tr>

<tr><td>DRP[27] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[27][9]"><a href="#virtex4-DCM-bit-MAIN[2][19][70]">MAIN[2][19][70]</a></td></tr>

<tr><td>DRP[27] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[27][10]"><a href="#virtex4-DCM-bit-MAIN[2][19][71]">MAIN[2][19][71]</a></td></tr>

<tr><td>DRP[27] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[27][11]"><a href="#virtex4-DCM-bit-MAIN[2][19][72]">MAIN[2][19][72]</a></td></tr>

<tr><td>DRP[27] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[27][12]"><a href="#virtex4-DCM-bit-MAIN[2][19][73]">MAIN[2][19][73]</a></td></tr>

<tr><td>DRP[27] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[27][13]"><a href="#virtex4-DCM-bit-MAIN[2][19][74]">MAIN[2][19][74]</a></td></tr>

<tr><td>DRP[27] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[27][14]"><a href="#virtex4-DCM-bit-MAIN[2][19][75]">MAIN[2][19][75]</a></td></tr>

<tr><td>DRP[27] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[27][15]"><a href="#virtex4-DCM-bit-MAIN[2][19][76]">MAIN[2][19][76]</a></td></tr>

<tr><td>DRP[28] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[28][0]"><a href="#virtex4-DCM-bit-MAIN[3][19][1]">MAIN[3][19][1]</a></td></tr>

<tr><td>DRP[28] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[28][1]"><a href="#virtex4-DCM-bit-MAIN[3][19][2]">MAIN[3][19][2]</a></td></tr>

<tr><td>DRP[28] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[28][2]"><a href="#virtex4-DCM-bit-MAIN[3][19][3]">MAIN[3][19][3]</a></td></tr>

<tr><td>DRP[28] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[28][3]"><a href="#virtex4-DCM-bit-MAIN[3][19][4]">MAIN[3][19][4]</a></td></tr>

<tr><td>DRP[28] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[28][4]"><a href="#virtex4-DCM-bit-MAIN[3][19][5]">MAIN[3][19][5]</a></td></tr>

<tr><td>DRP[28] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[28][5]"><a href="#virtex4-DCM-bit-MAIN[3][19][6]">MAIN[3][19][6]</a></td></tr>

<tr><td>DRP[28] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[28][6]"><a href="#virtex4-DCM-bit-MAIN[3][19][7]">MAIN[3][19][7]</a></td></tr>

<tr><td>DRP[28] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[28][7]"><a href="#virtex4-DCM-bit-MAIN[3][19][8]">MAIN[3][19][8]</a></td></tr>

<tr><td>DRP[28] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[28][8]"><a href="#virtex4-DCM-bit-MAIN[3][19][9]">MAIN[3][19][9]</a></td></tr>

<tr><td>DRP[28] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[28][9]"><a href="#virtex4-DCM-bit-MAIN[3][19][10]">MAIN[3][19][10]</a></td></tr>

<tr><td>DRP[28] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[28][10]"><a href="#virtex4-DCM-bit-MAIN[3][19][11]">MAIN[3][19][11]</a></td></tr>

<tr><td>DRP[28] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[28][11]"><a href="#virtex4-DCM-bit-MAIN[3][19][12]">MAIN[3][19][12]</a></td></tr>

<tr><td>DRP[28] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[28][12]"><a href="#virtex4-DCM-bit-MAIN[3][19][13]">MAIN[3][19][13]</a></td></tr>

<tr><td>DRP[28] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[28][13]"><a href="#virtex4-DCM-bit-MAIN[3][19][14]">MAIN[3][19][14]</a></td></tr>

<tr><td>DRP[28] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[28][14]"><a href="#virtex4-DCM-bit-MAIN[3][19][15]">MAIN[3][19][15]</a></td></tr>

<tr><td>DRP[28] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[28][15]"><a href="#virtex4-DCM-bit-MAIN[3][19][16]">MAIN[3][19][16]</a></td></tr>

<tr><td>DRP[29] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[29][0]"><a href="#virtex4-DCM-bit-MAIN[3][19][21]">MAIN[3][19][21]</a></td></tr>

<tr><td>DRP[29] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[29][1]"><a href="#virtex4-DCM-bit-MAIN[3][19][22]">MAIN[3][19][22]</a></td></tr>

<tr><td>DRP[29] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[29][2]"><a href="#virtex4-DCM-bit-MAIN[3][19][23]">MAIN[3][19][23]</a></td></tr>

<tr><td>DRP[29] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[29][3]"><a href="#virtex4-DCM-bit-MAIN[3][19][24]">MAIN[3][19][24]</a></td></tr>

<tr><td>DRP[29] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[29][4]"><a href="#virtex4-DCM-bit-MAIN[3][19][25]">MAIN[3][19][25]</a></td></tr>

<tr><td>DRP[29] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[29][5]"><a href="#virtex4-DCM-bit-MAIN[3][19][26]">MAIN[3][19][26]</a></td></tr>

<tr><td>DRP[29] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[29][6]"><a href="#virtex4-DCM-bit-MAIN[3][19][27]">MAIN[3][19][27]</a></td></tr>

<tr><td>DRP[29] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[29][7]"><a href="#virtex4-DCM-bit-MAIN[3][19][28]">MAIN[3][19][28]</a></td></tr>

<tr><td>DRP[29] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[29][8]"><a href="#virtex4-DCM-bit-MAIN[3][19][29]">MAIN[3][19][29]</a></td></tr>

<tr><td>DRP[29] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[29][9]"><a href="#virtex4-DCM-bit-MAIN[3][19][30]">MAIN[3][19][30]</a></td></tr>

<tr><td>DRP[29] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[29][10]"><a href="#virtex4-DCM-bit-MAIN[3][19][31]">MAIN[3][19][31]</a></td></tr>

<tr><td>DRP[29] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[29][11]"><a href="#virtex4-DCM-bit-MAIN[3][19][32]">MAIN[3][19][32]</a></td></tr>

<tr><td>DRP[29] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[29][12]"><a href="#virtex4-DCM-bit-MAIN[3][19][33]">MAIN[3][19][33]</a></td></tr>

<tr><td>DRP[29] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[29][13]"><a href="#virtex4-DCM-bit-MAIN[3][19][34]">MAIN[3][19][34]</a></td></tr>

<tr><td>DRP[29] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[29][14]"><a href="#virtex4-DCM-bit-MAIN[3][19][35]">MAIN[3][19][35]</a></td></tr>

<tr><td>DRP[29] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[29][15]"><a href="#virtex4-DCM-bit-MAIN[3][19][36]">MAIN[3][19][36]</a></td></tr>

<tr><td>DRP[30] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[30][0]"><a href="#virtex4-DCM-bit-MAIN[3][19][41]">MAIN[3][19][41]</a></td></tr>

<tr><td>DRP[30] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[30][1]"><a href="#virtex4-DCM-bit-MAIN[3][19][42]">MAIN[3][19][42]</a></td></tr>

<tr><td>DRP[30] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[30][2]"><a href="#virtex4-DCM-bit-MAIN[3][19][43]">MAIN[3][19][43]</a></td></tr>

<tr><td>DRP[30] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[30][3]"><a href="#virtex4-DCM-bit-MAIN[3][19][44]">MAIN[3][19][44]</a></td></tr>

<tr><td>DRP[30] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[30][4]"><a href="#virtex4-DCM-bit-MAIN[3][19][45]">MAIN[3][19][45]</a></td></tr>

<tr><td>DRP[30] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[30][5]"><a href="#virtex4-DCM-bit-MAIN[3][19][46]">MAIN[3][19][46]</a></td></tr>

<tr><td>DRP[30] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[30][6]"><a href="#virtex4-DCM-bit-MAIN[3][19][47]">MAIN[3][19][47]</a></td></tr>

<tr><td>DRP[30] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[30][7]"><a href="#virtex4-DCM-bit-MAIN[3][19][48]">MAIN[3][19][48]</a></td></tr>

<tr><td>DRP[30] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[30][8]"><a href="#virtex4-DCM-bit-MAIN[3][19][49]">MAIN[3][19][49]</a></td></tr>

<tr><td>DRP[30] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[30][9]"><a href="#virtex4-DCM-bit-MAIN[3][19][50]">MAIN[3][19][50]</a></td></tr>

<tr><td>DRP[30] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[30][10]"><a href="#virtex4-DCM-bit-MAIN[3][19][51]">MAIN[3][19][51]</a></td></tr>

<tr><td>DRP[30] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[30][11]"><a href="#virtex4-DCM-bit-MAIN[3][19][52]">MAIN[3][19][52]</a></td></tr>

<tr><td>DRP[30] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[30][12]"><a href="#virtex4-DCM-bit-MAIN[3][19][53]">MAIN[3][19][53]</a></td></tr>

<tr><td>DRP[30] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[30][13]"><a href="#virtex4-DCM-bit-MAIN[3][19][54]">MAIN[3][19][54]</a></td></tr>

<tr><td>DRP[30] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[30][14]"><a href="#virtex4-DCM-bit-MAIN[3][19][55]">MAIN[3][19][55]</a></td></tr>

<tr><td>DRP[30] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[30][15]"><a href="#virtex4-DCM-bit-MAIN[3][19][56]">MAIN[3][19][56]</a></td></tr>

<tr><td>DRP[31] bit 0</td><td id="virtex4-DCM-DCM[0]-DRP[31][0]"><a href="#virtex4-DCM-bit-MAIN[3][19][61]">MAIN[3][19][61]</a></td></tr>

<tr><td>DRP[31] bit 1</td><td id="virtex4-DCM-DCM[0]-DRP[31][1]"><a href="#virtex4-DCM-bit-MAIN[3][19][62]">MAIN[3][19][62]</a></td></tr>

<tr><td>DRP[31] bit 2</td><td id="virtex4-DCM-DCM[0]-DRP[31][2]"><a href="#virtex4-DCM-bit-MAIN[3][19][63]">MAIN[3][19][63]</a></td></tr>

<tr><td>DRP[31] bit 3</td><td id="virtex4-DCM-DCM[0]-DRP[31][3]"><a href="#virtex4-DCM-bit-MAIN[3][19][64]">MAIN[3][19][64]</a></td></tr>

<tr><td>DRP[31] bit 4</td><td id="virtex4-DCM-DCM[0]-DRP[31][4]"><a href="#virtex4-DCM-bit-MAIN[3][19][65]">MAIN[3][19][65]</a></td></tr>

<tr><td>DRP[31] bit 5</td><td id="virtex4-DCM-DCM[0]-DRP[31][5]"><a href="#virtex4-DCM-bit-MAIN[3][19][66]">MAIN[3][19][66]</a></td></tr>

<tr><td>DRP[31] bit 6</td><td id="virtex4-DCM-DCM[0]-DRP[31][6]"><a href="#virtex4-DCM-bit-MAIN[3][19][67]">MAIN[3][19][67]</a></td></tr>

<tr><td>DRP[31] bit 7</td><td id="virtex4-DCM-DCM[0]-DRP[31][7]"><a href="#virtex4-DCM-bit-MAIN[3][19][68]">MAIN[3][19][68]</a></td></tr>

<tr><td>DRP[31] bit 8</td><td id="virtex4-DCM-DCM[0]-DRP[31][8]"><a href="#virtex4-DCM-bit-MAIN[3][19][69]">MAIN[3][19][69]</a></td></tr>

<tr><td>DRP[31] bit 9</td><td id="virtex4-DCM-DCM[0]-DRP[31][9]"><a href="#virtex4-DCM-bit-MAIN[3][19][70]">MAIN[3][19][70]</a></td></tr>

<tr><td>DRP[31] bit 10</td><td id="virtex4-DCM-DCM[0]-DRP[31][10]"><a href="#virtex4-DCM-bit-MAIN[3][19][71]">MAIN[3][19][71]</a></td></tr>

<tr><td>DRP[31] bit 11</td><td id="virtex4-DCM-DCM[0]-DRP[31][11]"><a href="#virtex4-DCM-bit-MAIN[3][19][72]">MAIN[3][19][72]</a></td></tr>

<tr><td>DRP[31] bit 12</td><td id="virtex4-DCM-DCM[0]-DRP[31][12]"><a href="#virtex4-DCM-bit-MAIN[3][19][73]">MAIN[3][19][73]</a></td></tr>

<tr><td>DRP[31] bit 13</td><td id="virtex4-DCM-DCM[0]-DRP[31][13]"><a href="#virtex4-DCM-bit-MAIN[3][19][74]">MAIN[3][19][74]</a></td></tr>

<tr><td>DRP[31] bit 14</td><td id="virtex4-DCM-DCM[0]-DRP[31][14]"><a href="#virtex4-DCM-bit-MAIN[3][19][75]">MAIN[3][19][75]</a></td></tr>

<tr><td>DRP[31] bit 15</td><td id="virtex4-DCM-DCM[0]-DRP[31][15]"><a href="#virtex4-DCM-bit-MAIN[3][19][76]">MAIN[3][19][76]</a></td></tr>

<tr><td>DRP_MASK bit 0</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[0]"><a href="#virtex4-DCM-bit-MAIN[0][20][18]">MAIN[0][20][18]</a></td></tr>

<tr><td>DRP_MASK bit 1</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[1]"><a href="#virtex4-DCM-bit-MAIN[0][20][38]">MAIN[0][20][38]</a></td></tr>

<tr><td>DRP_MASK bit 2</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[2]"><a href="#virtex4-DCM-bit-MAIN[0][20][58]">MAIN[0][20][58]</a></td></tr>

<tr><td>DRP_MASK bit 3</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[3]"><a href="#virtex4-DCM-bit-MAIN[0][20][78]">MAIN[0][20][78]</a></td></tr>

<tr><td>DRP_MASK bit 4</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[4]"><a href="#virtex4-DCM-bit-MAIN[1][20][18]">MAIN[1][20][18]</a></td></tr>

<tr><td>DRP_MASK bit 5</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[5]"><a href="#virtex4-DCM-bit-MAIN[1][20][38]">MAIN[1][20][38]</a></td></tr>

<tr><td>DRP_MASK bit 6</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[6]"><a href="#virtex4-DCM-bit-MAIN[1][20][58]">MAIN[1][20][58]</a></td></tr>

<tr><td>DRP_MASK bit 7</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[7]"><a href="#virtex4-DCM-bit-MAIN[1][20][78]">MAIN[1][20][78]</a></td></tr>

<tr><td>DRP_MASK bit 8</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[8]"><a href="#virtex4-DCM-bit-MAIN[2][20][18]">MAIN[2][20][18]</a></td></tr>

<tr><td>DRP_MASK bit 9</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[9]"><a href="#virtex4-DCM-bit-MAIN[2][20][38]">MAIN[2][20][38]</a></td></tr>

<tr><td>DRP_MASK bit 10</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[10]"><a href="#virtex4-DCM-bit-MAIN[2][20][58]">MAIN[2][20][58]</a></td></tr>

<tr><td>DRP_MASK bit 11</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[11]"><a href="#virtex4-DCM-bit-MAIN[2][20][78]">MAIN[2][20][78]</a></td></tr>

<tr><td>DRP_MASK bit 12</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[12]"><a href="#virtex4-DCM-bit-MAIN[3][20][18]">MAIN[3][20][18]</a></td></tr>

<tr><td>DRP_MASK bit 13</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[13]"><a href="#virtex4-DCM-bit-MAIN[3][20][38]">MAIN[3][20][38]</a></td></tr>

<tr><td>DRP_MASK bit 14</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[14]"><a href="#virtex4-DCM-bit-MAIN[3][20][58]">MAIN[3][20][58]</a></td></tr>

<tr><td>DRP_MASK bit 15</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[15]"><a href="#virtex4-DCM-bit-MAIN[3][20][78]">MAIN[3][20][78]</a></td></tr>

<tr><td>DRP_MASK bit 16</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[16]"><a href="#virtex4-DCM-bit-MAIN[0][19][18]">MAIN[0][19][18]</a></td></tr>

<tr><td>DRP_MASK bit 17</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[17]"><a href="#virtex4-DCM-bit-MAIN[0][19][38]">MAIN[0][19][38]</a></td></tr>

<tr><td>DRP_MASK bit 18</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[18]"><a href="#virtex4-DCM-bit-MAIN[0][19][58]">MAIN[0][19][58]</a></td></tr>

<tr><td>DRP_MASK bit 19</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[19]"><a href="#virtex4-DCM-bit-MAIN[0][19][78]">MAIN[0][19][78]</a></td></tr>

<tr><td>DRP_MASK bit 20</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[20]"><a href="#virtex4-DCM-bit-MAIN[1][19][18]">MAIN[1][19][18]</a></td></tr>

<tr><td>DRP_MASK bit 21</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[21]"><a href="#virtex4-DCM-bit-MAIN[1][19][38]">MAIN[1][19][38]</a></td></tr>

<tr><td>DRP_MASK bit 22</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[22]"><a href="#virtex4-DCM-bit-MAIN[1][19][58]">MAIN[1][19][58]</a></td></tr>

<tr><td>DRP_MASK bit 23</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[23]"><a href="#virtex4-DCM-bit-MAIN[1][19][78]">MAIN[1][19][78]</a></td></tr>

<tr><td>DRP_MASK bit 24</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[24]"><a href="#virtex4-DCM-bit-MAIN[2][19][18]">MAIN[2][19][18]</a></td></tr>

<tr><td>DRP_MASK bit 25</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[25]"><a href="#virtex4-DCM-bit-MAIN[2][19][38]">MAIN[2][19][38]</a></td></tr>

<tr><td>DRP_MASK bit 26</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[26]"><a href="#virtex4-DCM-bit-MAIN[2][19][58]">MAIN[2][19][58]</a></td></tr>

<tr><td>DRP_MASK bit 27</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[27]"><a href="#virtex4-DCM-bit-MAIN[2][19][78]">MAIN[2][19][78]</a></td></tr>

<tr><td>DRP_MASK bit 28</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[28]"><a href="#virtex4-DCM-bit-MAIN[3][19][18]">MAIN[3][19][18]</a></td></tr>

<tr><td>DRP_MASK bit 29</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[29]"><a href="#virtex4-DCM-bit-MAIN[3][19][38]">MAIN[3][19][38]</a></td></tr>

<tr><td>DRP_MASK bit 30</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[30]"><a href="#virtex4-DCM-bit-MAIN[3][19][58]">MAIN[3][19][58]</a></td></tr>

<tr><td>DRP_MASK bit 31</td><td id="virtex4-DCM-DCM[0]-DRP_MASK[31]"><a href="#virtex4-DCM-bit-MAIN[3][19][78]">MAIN[3][19][78]</a></td></tr>

<tr><td>OUT_CLK0_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK0_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][41]">MAIN[3][20][41]</a></td></tr>

<tr><td>OUT_CLK90_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK90_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][42]">MAIN[3][20][42]</a></td></tr>

<tr><td>OUT_CLK180_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK180_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][43]">MAIN[3][20][43]</a></td></tr>

<tr><td>OUT_CLK270_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK270_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][44]">MAIN[3][20][44]</a></td></tr>

<tr><td>OUT_CLK2X_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK2X_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][45]">MAIN[3][20][45]</a></td></tr>

<tr><td>OUT_CLK2X180_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLK2X180_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][46]">MAIN[3][20][46]</a></td></tr>

<tr><td>OUT_CLKDV_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLKDV_ENABLE"><a href="#virtex4-DCM-bit-MAIN[3][20][47]">MAIN[3][20][47]</a></td></tr>

<tr><td>OUT_CLKFX_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLKFX_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][30]">MAIN[0][19][30]</a></td></tr>

<tr><td>OUT_CLKFX180_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CLKFX180_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][29]">MAIN[0][19][29]</a></td></tr>

<tr><td>OUT_CONCUR_ENABLE</td><td id="virtex4-DCM-DCM[0]-OUT_CONCUR_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][31]">MAIN[0][19][31]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 0</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][25]">MAIN[3][20][25]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 1</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][26]">MAIN[3][20][26]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 2</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][27]">MAIN[3][20][27]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 3</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[3]"><a href="#virtex4-DCM-bit-MAIN[3][20][28]">MAIN[3][20][28]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 0</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][33]">MAIN[3][20][33]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 1</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][34]">MAIN[3][20][34]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 2</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][35]">MAIN[3][20][35]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 3</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[3]"><a href="#virtex4-DCM-bit-MAIN[3][20][36]">MAIN[3][20][36]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 0</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][29]">MAIN[3][20][29]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 1</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][30]">MAIN[3][20][30]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 2</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][31]">MAIN[3][20][31]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 3</td><td id="virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[3]"><a href="#virtex4-DCM-bit-MAIN[3][20][32]">MAIN[3][20][32]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 0</td><td id="virtex4-DCM-DCM[0]-CLKDV_PHASE_RISE[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][23]">MAIN[3][20][23]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 1</td><td id="virtex4-DCM-DCM[0]-CLKDV_PHASE_RISE[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][24]">MAIN[3][20][24]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 0</td><td id="virtex4-DCM-DCM[0]-CLKDV_PHASE_FALL[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][21]">MAIN[3][20][21]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 1</td><td id="virtex4-DCM-DCM[0]-CLKDV_PHASE_FALL[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][22]">MAIN[3][20][22]</a></td></tr>

<tr><td>CLKDV_MODE</td><td><a href="#virtex4-DCM-DCM[0]-CLKDV_MODE">[enum: DCM_CLKDV_MODE]</a></td></tr>

<tr><td>STARTUP_WAIT</td><td id="virtex4-DCM-DCM[0]-STARTUP_WAIT"><a href="#virtex4-DCM-bit-MAIN[0][19][75]">MAIN[0][19][75]</a></td></tr>

<tr><td>UNK_ALWAYS_SET</td><td id="virtex4-DCM-DCM[0]-UNK_ALWAYS_SET"><a href="#virtex4-DCM-bit-MAIN[1][19][50]">MAIN[1][19][50]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 0</td><td id="virtex4-DCM-DCM[0]-DESKEW_ADJUST[0]"><a href="#virtex4-DCM-bit-MAIN[0][20][41]">MAIN[0][20][41]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 1</td><td id="virtex4-DCM-DCM[0]-DESKEW_ADJUST[1]"><a href="#virtex4-DCM-bit-MAIN[0][20][42]">MAIN[0][20][42]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 2</td><td id="virtex4-DCM-DCM[0]-DESKEW_ADJUST[2]"><a href="#virtex4-DCM-bit-MAIN[0][20][43]">MAIN[0][20][43]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 3</td><td id="virtex4-DCM-DCM[0]-DESKEW_ADJUST[3]"><a href="#virtex4-DCM-bit-MAIN[0][20][44]">MAIN[0][20][44]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 4</td><td id="virtex4-DCM-DCM[0]-DESKEW_ADJUST[4]"><a href="#virtex4-DCM-bit-MAIN[0][20][45]">MAIN[0][20][45]</a></td></tr>

<tr><td>CLKIN_ENABLE</td><td id="virtex4-DCM-DCM[0]-CLKIN_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][25]">MAIN[0][19][25]</a></td></tr>

<tr><td>CLKIN_IOB</td><td id="virtex4-DCM-DCM[0]-CLKIN_IOB"><a href="#virtex4-DCM-bit-MAIN[0][20][47]">MAIN[0][20][47]</a></td></tr>

<tr><td>CLKFB_ENABLE</td><td id="virtex4-DCM-DCM[0]-CLKFB_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][73]">MAIN[0][19][73]</a></td></tr>

<tr><td>CLKFB_IOB</td><td id="virtex4-DCM-DCM[0]-CLKFB_IOB"><a href="#virtex4-DCM-bit-MAIN[0][20][46]">MAIN[0][20][46]</a></td></tr>

<tr><td>CLKFB_FEEDBACK</td><td id="virtex4-DCM-DCM[0]-CLKFB_FEEDBACK"><a href="#virtex4-DCM-bit-MAIN[2][19][5]">MAIN[2][19][5]</a></td></tr>

<tr><td>CLKIN_DIVIDE_BY_2</td><td id="virtex4-DCM-DCM[0]-CLKIN_DIVIDE_BY_2"><a href="#virtex4-DCM-bit-MAIN[0][19][24]">MAIN[0][19][24]</a></td></tr>

<tr><td>CLK_FEEDBACK</td><td><a href="#virtex4-DCM-DCM[0]-CLK_FEEDBACK">[enum: DCM_CLK_FEEDBACK]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 0</td><td id="virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][1]">MAIN[0][19][1]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 1</td><td id="virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[1]"><a href="#virtex4-DCM-bit-MAIN[0][19][2]">MAIN[0][19][2]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 2</td><td id="virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[2]"><a href="#virtex4-DCM-bit-MAIN[0][19][3]">MAIN[0][19][3]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 3</td><td id="virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[3]"><a href="#virtex4-DCM-bit-MAIN[0][19][4]">MAIN[0][19][4]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 4</td><td id="virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[4]"><a href="#virtex4-DCM-bit-MAIN[0][19][5]">MAIN[0][19][5]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 0</td><td id="virtex4-DCM-DCM[0]-CLKFX_DIVIDE[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][41]">MAIN[0][19][41]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 1</td><td id="virtex4-DCM-DCM[0]-CLKFX_DIVIDE[1]"><a href="#virtex4-DCM-bit-MAIN[0][19][42]">MAIN[0][19][42]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 2</td><td id="virtex4-DCM-DCM[0]-CLKFX_DIVIDE[2]"><a href="#virtex4-DCM-bit-MAIN[0][19][43]">MAIN[0][19][43]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 3</td><td id="virtex4-DCM-DCM[0]-CLKFX_DIVIDE[3]"><a href="#virtex4-DCM-bit-MAIN[0][19][44]">MAIN[0][19][44]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 4</td><td id="virtex4-DCM-DCM[0]-CLKFX_DIVIDE[4]"><a href="#virtex4-DCM-bit-MAIN[0][19][45]">MAIN[0][19][45]</a></td></tr>

<tr><td>DUTY_CYCLE_CORRECTION bit 0</td><td id="virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][53]">MAIN[3][20][53]</a></td></tr>

<tr><td>DUTY_CYCLE_CORRECTION bit 1</td><td id="virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][54]">MAIN[3][20][54]</a></td></tr>

<tr><td>DUTY_CYCLE_CORRECTION bit 2</td><td id="virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][55]">MAIN[3][20][55]</a></td></tr>

<tr><td>DUTY_CYCLE_CORRECTION bit 3</td><td id="virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[3]"><a href="#virtex4-DCM-bit-MAIN[3][20][56]">MAIN[3][20][56]</a></td></tr>

<tr><td>FACTORY_JF bit 0</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][21]">MAIN[2][19][21]</a></td></tr>

<tr><td>FACTORY_JF bit 1</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][22]">MAIN[2][19][22]</a></td></tr>

<tr><td>FACTORY_JF bit 2</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][23]">MAIN[2][19][23]</a></td></tr>

<tr><td>FACTORY_JF bit 3</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[3]"><a href="#virtex4-DCM-bit-MAIN[2][19][24]">MAIN[2][19][24]</a></td></tr>

<tr><td>FACTORY_JF bit 4</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[4]"><a href="#virtex4-DCM-bit-MAIN[2][19][25]">MAIN[2][19][25]</a></td></tr>

<tr><td>FACTORY_JF bit 5</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[5]"><a href="#virtex4-DCM-bit-MAIN[2][19][26]">MAIN[2][19][26]</a></td></tr>

<tr><td>FACTORY_JF bit 6</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[6]"><a href="#virtex4-DCM-bit-MAIN[2][19][27]">MAIN[2][19][27]</a></td></tr>

<tr><td>FACTORY_JF bit 7</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[7]"><a href="#virtex4-DCM-bit-MAIN[2][19][28]">MAIN[2][19][28]</a></td></tr>

<tr><td>FACTORY_JF bit 8</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[8]"><a href="#virtex4-DCM-bit-MAIN[2][19][29]">MAIN[2][19][29]</a></td></tr>

<tr><td>FACTORY_JF bit 9</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[9]"><a href="#virtex4-DCM-bit-MAIN[2][19][30]">MAIN[2][19][30]</a></td></tr>

<tr><td>FACTORY_JF bit 10</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[10]"><a href="#virtex4-DCM-bit-MAIN[2][19][31]">MAIN[2][19][31]</a></td></tr>

<tr><td>FACTORY_JF bit 11</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[11]"><a href="#virtex4-DCM-bit-MAIN[2][19][32]">MAIN[2][19][32]</a></td></tr>

<tr><td>FACTORY_JF bit 12</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[12]"><a href="#virtex4-DCM-bit-MAIN[2][19][33]">MAIN[2][19][33]</a></td></tr>

<tr><td>FACTORY_JF bit 13</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[13]"><a href="#virtex4-DCM-bit-MAIN[2][19][34]">MAIN[2][19][34]</a></td></tr>

<tr><td>FACTORY_JF bit 14</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[14]"><a href="#virtex4-DCM-bit-MAIN[2][19][35]">MAIN[2][19][35]</a></td></tr>

<tr><td>FACTORY_JF bit 15</td><td id="virtex4-DCM-DCM[0]-FACTORY_JF[15]"><a href="#virtex4-DCM-bit-MAIN[2][19][36]">MAIN[2][19][36]</a></td></tr>

<tr><td>PHASE_SHIFT bit 0</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][21]">MAIN[1][19][21]</a></td></tr>

<tr><td>PHASE_SHIFT bit 1</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][22]">MAIN[1][19][22]</a></td></tr>

<tr><td>PHASE_SHIFT bit 2</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][23]">MAIN[1][19][23]</a></td></tr>

<tr><td>PHASE_SHIFT bit 3</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[3]"><a href="#virtex4-DCM-bit-MAIN[1][19][24]">MAIN[1][19][24]</a></td></tr>

<tr><td>PHASE_SHIFT bit 4</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[4]"><a href="#virtex4-DCM-bit-MAIN[1][19][25]">MAIN[1][19][25]</a></td></tr>

<tr><td>PHASE_SHIFT bit 5</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[5]"><a href="#virtex4-DCM-bit-MAIN[1][19][26]">MAIN[1][19][26]</a></td></tr>

<tr><td>PHASE_SHIFT bit 6</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[6]"><a href="#virtex4-DCM-bit-MAIN[1][19][27]">MAIN[1][19][27]</a></td></tr>

<tr><td>PHASE_SHIFT bit 7</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[7]"><a href="#virtex4-DCM-bit-MAIN[1][19][28]">MAIN[1][19][28]</a></td></tr>

<tr><td>PHASE_SHIFT bit 8</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[8]"><a href="#virtex4-DCM-bit-MAIN[1][19][29]">MAIN[1][19][29]</a></td></tr>

<tr><td>PHASE_SHIFT bit 9</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT[9]"><a href="#virtex4-DCM-bit-MAIN[1][19][30]">MAIN[1][19][30]</a></td></tr>

<tr><td>PHASE_SHIFT_NEGATIVE</td><td id="virtex4-DCM-DCM[0]-PHASE_SHIFT_NEGATIVE"><a href="#virtex4-DCM-bit-MAIN[1][19][31]">MAIN[1][19][31]</a></td></tr>

<tr><td>PMCD_SYNC</td><td id="virtex4-DCM-DCM[0]-PMCD_SYNC"><a href="#virtex4-DCM-bit-MAIN[3][20][68]">MAIN[3][20][68]</a></td></tr>

<tr><td>PS_CENTERED</td><td id="virtex4-DCM-DCM[0]-PS_CENTERED"><a href="#virtex4-DCM-bit-MAIN[1][19][42]">MAIN[1][19][42]</a></td></tr>

<tr><td>PS_DIRECT</td><td id="virtex4-DCM-DCM[0]-PS_DIRECT"><a href="#virtex4-DCM-bit-MAIN[1][19][41]">MAIN[1][19][41]</a></td></tr>

<tr><td>PS_ENABLE</td><td id="virtex4-DCM-DCM[0]-PS_ENABLE"><a href="#virtex4-DCM-bit-MAIN[1][19][44]">MAIN[1][19][44]</a></td></tr>

<tr><td>PS_MODE</td><td><a href="#virtex4-DCM-DCM[0]-PS_MODE">[enum: DCM_PS_MODE]</a></td></tr>

<tr><td>DCM_CLKDV_CLKFX_ALIGNMENT</td><td id="virtex4-DCM-DCM[0]-DCM_CLKDV_CLKFX_ALIGNMENT"><a href="#virtex4-DCM-bit-MAIN[0][19][66]">MAIN[0][19][66]</a></td></tr>

<tr><td>DCM_EXT_FB_EN</td><td id="virtex4-DCM-DCM[0]-DCM_EXT_FB_EN"><a href="#virtex4-DCM-bit-MAIN[0][20][27]">MAIN[0][20][27]</a></td></tr>

<tr><td>DCM_LOCK_HIGH</td><td id="virtex4-DCM-DCM[0]-DCM_LOCK_HIGH"><a href="#virtex4-DCM-bit-MAIN[2][19][10]">!MAIN[2][19][10]</a></td></tr>

<tr><td>DCM_PERFORMANCE_MODE</td><td><a href="#virtex4-DCM-DCM[0]-DCM_PERFORMANCE_MODE">[enum: DCM_PERFORMANCE_MODE]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_LOW bit 0</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[0]"><a href="#virtex4-DCM-bit-MAIN[1][20][1]">MAIN[1][20][1]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_LOW bit 1</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[1]"><a href="#virtex4-DCM-bit-MAIN[1][20][2]">MAIN[1][20][2]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_LOW bit 2</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[2]"><a href="#virtex4-DCM-bit-MAIN[1][20][3]">MAIN[1][20][3]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_LOW bit 3</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[3]"><a href="#virtex4-DCM-bit-MAIN[1][20][4]">MAIN[1][20][4]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_LOW bit 4</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[4]"><a href="#virtex4-DCM-bit-MAIN[1][20][5]">MAIN[1][20][5]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_HIGH bit 0</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[0]"><a href="#virtex4-DCM-bit-MAIN[1][20][6]">MAIN[1][20][6]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_HIGH bit 1</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[1]"><a href="#virtex4-DCM-bit-MAIN[1][20][7]">MAIN[1][20][7]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_HIGH bit 2</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[2]"><a href="#virtex4-DCM-bit-MAIN[1][20][8]">MAIN[1][20][8]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_HIGH bit 3</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[3]"><a href="#virtex4-DCM-bit-MAIN[1][20][9]">MAIN[1][20][9]</a></td></tr>

<tr><td>DCM_PULSE_WIDTH_CORRECTION_HIGH bit 4</td><td id="virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[4]"><a href="#virtex4-DCM-bit-MAIN[1][20][10]">MAIN[1][20][10]</a></td></tr>

<tr><td>DCM_UNUSED_TAPS_POWERDOWN</td><td id="virtex4-DCM-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN"><a href="#virtex4-DCM-bit-MAIN[1][19][55]">MAIN[1][19][55]</a></td></tr>

<tr><td>DCM_VREG_ENABLE</td><td id="virtex4-DCM-DCM[0]-DCM_VREG_ENABLE"><a href="#virtex4-DCM-bit-MAIN[2][19][45]">MAIN[2][19][45]</a></td></tr>

<tr><td>DCM_VBG_PD bit 0</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_PD[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][50]">MAIN[2][19][50]</a></td></tr>

<tr><td>DCM_VBG_PD bit 1</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_PD[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][51]">MAIN[2][19][51]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 0</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][46]">MAIN[2][19][46]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 1</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_SEL[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][47]">MAIN[2][19][47]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 2</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_SEL[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][48]">MAIN[2][19][48]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 3</td><td id="virtex4-DCM-DCM[0]-DCM_VBG_SEL[3]"><a href="#virtex4-DCM-bit-MAIN[2][19][49]">MAIN[2][19][49]</a></td></tr>

<tr><td>DCM_VREF_SOURCE</td><td><a href="#virtex4-DCM-DCM[0]-DCM_VREF_SOURCE">[enum: DCM_VREF_SOURCE]</a></td></tr>

<tr><td>DCM_VREG_PHASE_MARGIN bit 0</td><td id="virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][52]">MAIN[2][19][52]</a></td></tr>

<tr><td>DCM_VREG_PHASE_MARGIN bit 1</td><td id="virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][53]">MAIN[2][19][53]</a></td></tr>

<tr><td>DCM_VREG_PHASE_MARGIN bit 2</td><td id="virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][54]">MAIN[2][19][54]</a></td></tr>

<tr><td>DLL_CONTROL_CLOCK_SPEED</td><td><a href="#virtex4-DCM-DCM[0]-DLL_CONTROL_CLOCK_SPEED">[enum: DCM_DLL_CONTROL_CLOCK_SPEED]</a></td></tr>

<tr><td>DLL_CTL_SEL_CLKIN_DIV2</td><td id="virtex4-DCM-DCM[0]-DLL_CTL_SEL_CLKIN_DIV2"><a href="#virtex4-DCM-bit-MAIN[0][19][65]">MAIN[0][19][65]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][29]">MAIN[3][19][29]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][30]">MAIN[3][19][30]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][31]">MAIN[3][19][31]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][32]">MAIN[3][19][32]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[4]"><a href="#virtex4-DCM-bit-MAIN[3][19][33]">MAIN[3][19][33]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[5]"><a href="#virtex4-DCM-bit-MAIN[3][19][34]">MAIN[3][19][34]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[6]"><a href="#virtex4-DCM-bit-MAIN[3][19][35]">MAIN[3][19][35]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_DEAD_TIME[7]"><a href="#virtex4-DCM-bit-MAIN[3][19][36]">MAIN[3][19][36]</a></td></tr>

<tr><td>DLL_DESKEW_LOCK_BY1</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_LOCK_BY1"><a href="#virtex4-DCM-bit-MAIN[2][19][2]">MAIN[2][19][2]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][69]">MAIN[2][19][69]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][70]">MAIN[2][19][70]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][71]">MAIN[2][19][71]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[3]"><a href="#virtex4-DCM-bit-MAIN[2][19][72]">MAIN[2][19][72]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[4]"><a href="#virtex4-DCM-bit-MAIN[2][19][73]">MAIN[2][19][73]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[5]"><a href="#virtex4-DCM-bit-MAIN[2][19][74]">MAIN[2][19][74]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[6]"><a href="#virtex4-DCM-bit-MAIN[2][19][75]">MAIN[2][19][75]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[7]"><a href="#virtex4-DCM-bit-MAIN[2][19][76]">MAIN[2][19][76]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][61]">MAIN[2][19][61]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][62]">MAIN[2][19][62]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][63]">MAIN[2][19][63]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[3]"><a href="#virtex4-DCM-bit-MAIN[2][19][64]">MAIN[2][19][64]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[4]"><a href="#virtex4-DCM-bit-MAIN[2][19][65]">MAIN[2][19][65]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[5]"><a href="#virtex4-DCM-bit-MAIN[2][19][66]">MAIN[2][19][66]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[6]"><a href="#virtex4-DCM-bit-MAIN[2][19][67]">MAIN[2][19][67]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[7]"><a href="#virtex4-DCM-bit-MAIN[2][19][68]">MAIN[2][19][68]</a></td></tr>

<tr><td>DLL_FREQUENCY_MODE</td><td><a href="#virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE">[enum: DCM_DLL_FREQUENCY_MODE]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][21]">MAIN[3][19][21]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][22]">MAIN[3][19][22]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][23]">MAIN[3][19][23]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][24]">MAIN[3][19][24]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[4]"><a href="#virtex4-DCM-bit-MAIN[3][19][25]">MAIN[3][19][25]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[5]"><a href="#virtex4-DCM-bit-MAIN[3][19][26]">MAIN[3][19][26]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[6]"><a href="#virtex4-DCM-bit-MAIN[3][19][27]">MAIN[3][19][27]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_LIVE_TIME[7]"><a href="#virtex4-DCM-bit-MAIN[3][19][28]">MAIN[3][19][28]</a></td></tr>

<tr><td>DLL_PD_DLY_SEL bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][69]">MAIN[3][20][69]</a></td></tr>

<tr><td>DLL_PD_DLY_SEL bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][70]">MAIN[3][20][70]</a></td></tr>

<tr><td>DLL_PD_DLY_SEL bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][71]">MAIN[3][20][71]</a></td></tr>

<tr><td>DLL_PERIOD_LOCK_BY1</td><td id="virtex4-DCM-DCM[0]-DLL_PERIOD_LOCK_BY1"><a href="#virtex4-DCM-bit-MAIN[2][19][1]">MAIN[2][19][1]</a></td></tr>

<tr><td>DLL_PHASE_DETECTOR_AUTO_RESET</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_AUTO_RESET"><a href="#virtex4-DCM-bit-MAIN[0][19][74]">MAIN[0][19][74]</a></td></tr>

<tr><td>DLL_PHASE_DETECTOR_MODE</td><td><a href="#virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_MODE">[enum: DCM_DLL_PHASE_DETECTOR_MODE]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_CALIBRATION</td><td><a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION">[enum: DCM_DLL_PHASE_SHIFT_CALIBRATION]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][69]">MAIN[1][19][69]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][70]">MAIN[1][19][70]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][71]">MAIN[1][19][71]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[3]"><a href="#virtex4-DCM-bit-MAIN[1][19][72]">MAIN[1][19][72]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[4]"><a href="#virtex4-DCM-bit-MAIN[1][19][73]">MAIN[1][19][73]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[5]"><a href="#virtex4-DCM-bit-MAIN[1][19][74]">MAIN[1][19][74]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[6]"><a href="#virtex4-DCM-bit-MAIN[1][19][75]">MAIN[1][19][75]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_HFC bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[7]"><a href="#virtex4-DCM-bit-MAIN[1][19][76]">MAIN[1][19][76]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][61]">MAIN[1][19][61]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][62]">MAIN[1][19][62]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][63]">MAIN[1][19][63]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[3]"><a href="#virtex4-DCM-bit-MAIN[1][19][64]">MAIN[1][19][64]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[4]"><a href="#virtex4-DCM-bit-MAIN[1][19][65]">MAIN[1][19][65]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[5]"><a href="#virtex4-DCM-bit-MAIN[1][19][66]">MAIN[1][19][66]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[6]"><a href="#virtex4-DCM-bit-MAIN[1][19][67]">MAIN[1][19][67]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[7]"><a href="#virtex4-DCM-bit-MAIN[1][19][68]">MAIN[1][19][68]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LOCK_BY1</td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LOCK_BY1"><a href="#virtex4-DCM-bit-MAIN[1][19][48]">MAIN[1][19][48]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][41]">MAIN[3][19][41]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][42]">MAIN[3][19][42]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][43]">MAIN[3][19][43]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][44]">MAIN[3][19][44]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[4]"><a href="#virtex4-DCM-bit-MAIN[3][19][45]">MAIN[3][19][45]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[5]"><a href="#virtex4-DCM-bit-MAIN[3][19][46]">MAIN[3][19][46]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[6]"><a href="#virtex4-DCM-bit-MAIN[3][19][47]">MAIN[3][19][47]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[7]"><a href="#virtex4-DCM-bit-MAIN[3][19][48]">MAIN[3][19][48]</a></td></tr>

<tr><td>DLL_TEST_MUX_SEL bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_TEST_MUX_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][49]">MAIN[3][20][49]</a></td></tr>

<tr><td>DLL_TEST_MUX_SEL bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_TEST_MUX_SEL[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][50]">MAIN[3][20][50]</a></td></tr>

<tr><td>DLL_ZD2_EN</td><td id="virtex4-DCM-DCM[0]-DLL_ZD2_EN"><a href="#virtex4-DCM-bit-MAIN[2][19][6]">MAIN[2][19][6]</a></td></tr>

<tr><td>DLL_SPARE bit 0</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[0]"><a href="#virtex4-DCM-bit-MAIN[2][20][1]">MAIN[2][20][1]</a></td></tr>

<tr><td>DLL_SPARE bit 1</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[1]"><a href="#virtex4-DCM-bit-MAIN[2][20][2]">MAIN[2][20][2]</a></td></tr>

<tr><td>DLL_SPARE bit 2</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[2]"><a href="#virtex4-DCM-bit-MAIN[2][20][3]">MAIN[2][20][3]</a></td></tr>

<tr><td>DLL_SPARE bit 3</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[3]"><a href="#virtex4-DCM-bit-MAIN[2][20][4]">MAIN[2][20][4]</a></td></tr>

<tr><td>DLL_SPARE bit 4</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[4]"><a href="#virtex4-DCM-bit-MAIN[2][20][5]">MAIN[2][20][5]</a></td></tr>

<tr><td>DLL_SPARE bit 5</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[5]"><a href="#virtex4-DCM-bit-MAIN[2][20][6]">MAIN[2][20][6]</a></td></tr>

<tr><td>DLL_SPARE bit 6</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[6]"><a href="#virtex4-DCM-bit-MAIN[2][20][7]">MAIN[2][20][7]</a></td></tr>

<tr><td>DLL_SPARE bit 7</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[7]"><a href="#virtex4-DCM-bit-MAIN[2][20][8]">MAIN[2][20][8]</a></td></tr>

<tr><td>DLL_SPARE bit 8</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[8]"><a href="#virtex4-DCM-bit-MAIN[2][20][9]">MAIN[2][20][9]</a></td></tr>

<tr><td>DLL_SPARE bit 9</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[9]"><a href="#virtex4-DCM-bit-MAIN[2][20][10]">MAIN[2][20][10]</a></td></tr>

<tr><td>DLL_SPARE bit 10</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[10]"><a href="#virtex4-DCM-bit-MAIN[2][20][11]">MAIN[2][20][11]</a></td></tr>

<tr><td>DLL_SPARE bit 11</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[11]"><a href="#virtex4-DCM-bit-MAIN[2][20][12]">MAIN[2][20][12]</a></td></tr>

<tr><td>DLL_SPARE bit 12</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[12]"><a href="#virtex4-DCM-bit-MAIN[2][20][13]">MAIN[2][20][13]</a></td></tr>

<tr><td>DLL_SPARE bit 13</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[13]"><a href="#virtex4-DCM-bit-MAIN[2][20][14]">MAIN[2][20][14]</a></td></tr>

<tr><td>DLL_SPARE bit 14</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[14]"><a href="#virtex4-DCM-bit-MAIN[2][20][15]">MAIN[2][20][15]</a></td></tr>

<tr><td>DLL_SPARE bit 15</td><td id="virtex4-DCM-DCM[0]-DLL_SPARE[15]"><a href="#virtex4-DCM-bit-MAIN[2][20][16]">MAIN[2][20][16]</a></td></tr>

<tr><td>DFS_AVE_FREQ_ADJ_INTERVAL bit 0</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][4]">MAIN[1][19][4]</a></td></tr>

<tr><td>DFS_AVE_FREQ_ADJ_INTERVAL bit 1</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][5]">MAIN[1][19][5]</a></td></tr>

<tr><td>DFS_AVE_FREQ_ADJ_INTERVAL bit 2</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][6]">MAIN[1][19][6]</a></td></tr>

<tr><td>DFS_AVE_FREQ_ADJ_INTERVAL bit 3</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[3]"><a href="#virtex4-DCM-bit-MAIN[1][19][7]">MAIN[1][19][7]</a></td></tr>

<tr><td>DFS_AVE_FREQ_GAIN</td><td><a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN">[enum: DCM_DFS_AVE_FREQ_GAIN]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 0</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][1]">MAIN[1][19][1]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 1</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][2]">MAIN[1][19][2]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 2</td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][3]">MAIN[1][19][3]</a></td></tr>

<tr><td>DFS_COARSE_SEL</td><td><a href="#virtex4-DCM-DCM[0]-DFS_COARSE_SEL">[enum: DCM_DFS_SEL]</a></td></tr>

<tr><td>DFS_COIN_WINDOW bit 0</td><td id="virtex4-DCM-DCM[0]-DFS_COIN_WINDOW[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][14]">MAIN[1][19][14]</a></td></tr>

<tr><td>DFS_COIN_WINDOW bit 1</td><td id="virtex4-DCM-DCM[0]-DFS_COIN_WINDOW[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][15]">MAIN[1][19][15]</a></td></tr>

<tr><td>DFS_EARLY_LOCK</td><td id="virtex4-DCM-DCM[0]-DFS_EARLY_LOCK"><a href="#virtex4-DCM-bit-MAIN[0][19][70]">MAIN[0][19][70]</a></td></tr>

<tr><td>DFS_ENABLE</td><td id="virtex4-DCM-DCM[0]-DFS_ENABLE"><a href="#virtex4-DCM-bit-MAIN[0][19][69]">MAIN[0][19][69]</a></td></tr>

<tr><td>DFS_EN_RELRST</td><td id="virtex4-DCM-DCM[0]-DFS_EN_RELRST"><a href="#virtex4-DCM-bit-MAIN[0][19][23]">!MAIN[0][19][23]</a></td></tr>

<tr><td>DFS_EXTEND_FLUSH_TIME</td><td id="virtex4-DCM-DCM[0]-DFS_EXTEND_FLUSH_TIME"><a href="#virtex4-DCM-bit-MAIN[1][19][11]">MAIN[1][19][11]</a></td></tr>

<tr><td>DFS_EXTEND_HALT_TIME</td><td id="virtex4-DCM-DCM[0]-DFS_EXTEND_HALT_TIME"><a href="#virtex4-DCM-bit-MAIN[1][19][13]">MAIN[1][19][13]</a></td></tr>

<tr><td>DFS_EXTEND_RUN_TIME</td><td id="virtex4-DCM-DCM[0]-DFS_EXTEND_RUN_TIME"><a href="#virtex4-DCM-bit-MAIN[1][19][12]">MAIN[1][19][12]</a></td></tr>

<tr><td>DFS_FEEDBACK</td><td id="virtex4-DCM-DCM[0]-DFS_FEEDBACK"><a href="#virtex4-DCM-bit-MAIN[0][20][23]">MAIN[0][20][23]</a></td></tr>

<tr><td>DFS_FINE_SEL</td><td><a href="#virtex4-DCM-DCM[0]-DFS_FINE_SEL">[enum: DCM_DFS_SEL]</a></td></tr>

<tr><td>DFS_FREQUENCY_MODE</td><td><a href="#virtex4-DCM-DCM[0]-DFS_FREQUENCY_MODE">[enum: DCM_DFS_FREQUENCY_MODE]</a></td></tr>

<tr><td>DFS_HARDSYNC bit 0</td><td id="virtex4-DCM-DCM[0]-DFS_HARDSYNC[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][67]">MAIN[0][19][67]</a></td></tr>

<tr><td>DFS_HARDSYNC bit 1</td><td id="virtex4-DCM-DCM[0]-DFS_HARDSYNC[1]"><a href="#virtex4-DCM-bit-MAIN[0][19][68]">MAIN[0][19][68]</a></td></tr>

<tr><td>DFS_NON_STOP</td><td id="virtex4-DCM-DCM[0]-DFS_NON_STOP"><a href="#virtex4-DCM-bit-MAIN[0][20][25]">MAIN[0][20][25]</a></td></tr>

<tr><td>DFS_OSCILLATOR_MODE</td><td><a href="#virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE">[enum: DCM_DFS_OSCILLATOR_MODE]</a></td></tr>

<tr><td>DFS_SKIP_FINE</td><td id="virtex4-DCM-DCM[0]-DFS_SKIP_FINE"><a href="#virtex4-DCM-bit-MAIN[0][20][24]">MAIN[0][20][24]</a></td></tr>

<tr><td>DFS_SPARE bit 0</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[0]"><a href="#virtex4-DCM-bit-MAIN[0][20][1]">MAIN[0][20][1]</a></td></tr>

<tr><td>DFS_SPARE bit 1</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[1]"><a href="#virtex4-DCM-bit-MAIN[0][20][2]">MAIN[0][20][2]</a></td></tr>

<tr><td>DFS_SPARE bit 2</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[2]"><a href="#virtex4-DCM-bit-MAIN[0][20][3]">MAIN[0][20][3]</a></td></tr>

<tr><td>DFS_SPARE bit 3</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[3]"><a href="#virtex4-DCM-bit-MAIN[0][20][4]">MAIN[0][20][4]</a></td></tr>

<tr><td>DFS_SPARE bit 4</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[4]"><a href="#virtex4-DCM-bit-MAIN[0][20][5]">MAIN[0][20][5]</a></td></tr>

<tr><td>DFS_SPARE bit 5</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[5]"><a href="#virtex4-DCM-bit-MAIN[0][20][6]">MAIN[0][20][6]</a></td></tr>

<tr><td>DFS_SPARE bit 6</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[6]"><a href="#virtex4-DCM-bit-MAIN[0][20][7]">MAIN[0][20][7]</a></td></tr>

<tr><td>DFS_SPARE bit 7</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[7]"><a href="#virtex4-DCM-bit-MAIN[0][20][8]">MAIN[0][20][8]</a></td></tr>

<tr><td>DFS_SPARE bit 8</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[8]"><a href="#virtex4-DCM-bit-MAIN[0][20][9]">MAIN[0][20][9]</a></td></tr>

<tr><td>DFS_SPARE bit 9</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[9]"><a href="#virtex4-DCM-bit-MAIN[0][20][10]">MAIN[0][20][10]</a></td></tr>

<tr><td>DFS_SPARE bit 10</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[10]"><a href="#virtex4-DCM-bit-MAIN[0][20][11]">MAIN[0][20][11]</a></td></tr>

<tr><td>DFS_SPARE bit 11</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[11]"><a href="#virtex4-DCM-bit-MAIN[0][20][12]">MAIN[0][20][12]</a></td></tr>

<tr><td>DFS_SPARE bit 12</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[12]"><a href="#virtex4-DCM-bit-MAIN[0][20][13]">MAIN[0][20][13]</a></td></tr>

<tr><td>DFS_SPARE bit 13</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[13]"><a href="#virtex4-DCM-bit-MAIN[0][20][14]">MAIN[0][20][14]</a></td></tr>

<tr><td>DFS_SPARE bit 14</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[14]"><a href="#virtex4-DCM-bit-MAIN[0][20][15]">MAIN[0][20][15]</a></td></tr>

<tr><td>DFS_SPARE bit 15</td><td id="virtex4-DCM-DCM[0]-DFS_SPARE[15]"><a href="#virtex4-DCM-bit-MAIN[0][20][16]">MAIN[0][20][16]</a></td></tr>

<tr><td>DFS_TP_SEL</td><td><a href="#virtex4-DCM-DCM[0]-DFS_TP_SEL">[enum: DCM_DFS_SEL]</a></td></tr>

<tr><td>DFS_TRACKMODE</td><td id="virtex4-DCM-DCM[0]-DFS_TRACKMODE"><a href="#virtex4-DCM-bit-MAIN[0][19][26]">MAIN[0][19][26]</a></td></tr>

<tr><td>BGM_CONFIG_REF_SEL</td><td><a href="#virtex4-DCM-DCM[0]-BGM_CONFIG_REF_SEL">[enum: DCM_BGM_CONFIG_REF_SEL]</a></td></tr>

<tr><td>BGM_LDLY bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_LDLY[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][10]">MAIN[3][20][10]</a></td></tr>

<tr><td>BGM_LDLY bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_LDLY[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][11]">MAIN[3][20][11]</a></td></tr>

<tr><td>BGM_LDLY bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_LDLY[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][12]">MAIN[3][20][12]</a></td></tr>

<tr><td>BGM_MODE</td><td><a href="#virtex4-DCM-DCM[0]-BGM_MODE">[enum: DCM_BGM_MODE]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][61]">MAIN[3][19][61]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][62]">MAIN[3][19][62]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][63]">MAIN[3][19][63]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 3</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][64]">MAIN[3][19][64]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 4</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[4]"><a href="#virtex4-DCM-bit-MAIN[3][19][65]">MAIN[3][19][65]</a></td></tr>

<tr><td>BGM_MULTIPLY bit 5</td><td id="virtex4-DCM-DCM[0]-BGM_MULTIPLY[5]"><a href="#virtex4-DCM-bit-MAIN[3][19][66]">MAIN[3][19][66]</a></td></tr>

<tr><td>BGM_DIVIDE bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][69]">MAIN[3][19][69]</a></td></tr>

<tr><td>BGM_DIVIDE bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][70]">MAIN[3][19][70]</a></td></tr>

<tr><td>BGM_DIVIDE bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][71]">MAIN[3][19][71]</a></td></tr>

<tr><td>BGM_DIVIDE bit 3</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][72]">MAIN[3][19][72]</a></td></tr>

<tr><td>BGM_DIVIDE bit 4</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[4]"><a href="#virtex4-DCM-bit-MAIN[3][19][73]">MAIN[3][19][73]</a></td></tr>

<tr><td>BGM_DIVIDE bit 5</td><td id="virtex4-DCM-DCM[0]-BGM_DIVIDE[5]"><a href="#virtex4-DCM-bit-MAIN[3][19][74]">MAIN[3][19][74]</a></td></tr>

<tr><td>BGM_SAMPLE_LEN bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][7]">MAIN[3][19][7]</a></td></tr>

<tr><td>BGM_SAMPLE_LEN bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][8]">MAIN[3][19][8]</a></td></tr>

<tr><td>BGM_SAMPLE_LEN bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][9]">MAIN[3][19][9]</a></td></tr>

<tr><td>BGM_SDLY bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_SDLY[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][7]">MAIN[3][20][7]</a></td></tr>

<tr><td>BGM_SDLY bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_SDLY[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][8]">MAIN[3][20][8]</a></td></tr>

<tr><td>BGM_SDLY bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_SDLY[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][9]">MAIN[3][20][9]</a></td></tr>

<tr><td>BGM_VADJ bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_VADJ[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][3]">MAIN[3][19][3]</a></td></tr>

<tr><td>BGM_VADJ bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_VADJ[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][4]">MAIN[3][19][4]</a></td></tr>

<tr><td>BGM_VADJ bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_VADJ[2]"><a href="#virtex4-DCM-bit-MAIN[3][19][5]">MAIN[3][19][5]</a></td></tr>

<tr><td>BGM_VADJ bit 3</td><td id="virtex4-DCM-DCM[0]-BGM_VADJ[3]"><a href="#virtex4-DCM-bit-MAIN[3][19][6]">MAIN[3][19][6]</a></td></tr>

<tr><td>BGM_VLDLY bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_VLDLY[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][4]">MAIN[3][20][4]</a></td></tr>

<tr><td>BGM_VLDLY bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_VLDLY[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][5]">MAIN[3][20][5]</a></td></tr>

<tr><td>BGM_VLDLY bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_VLDLY[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][6]">MAIN[3][20][6]</a></td></tr>

<tr><td>BGM_VSDLY bit 0</td><td id="virtex4-DCM-DCM[0]-BGM_VSDLY[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][1]">MAIN[3][20][1]</a></td></tr>

<tr><td>BGM_VSDLY bit 1</td><td id="virtex4-DCM-DCM[0]-BGM_VSDLY[1]"><a href="#virtex4-DCM-bit-MAIN[3][20][2]">MAIN[3][20][2]</a></td></tr>

<tr><td>BGM_VSDLY bit 2</td><td id="virtex4-DCM-DCM[0]-BGM_VSDLY[2]"><a href="#virtex4-DCM-bit-MAIN[3][20][3]">MAIN[3][20][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_CLKDV_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-CLKDV_MODE"><th>DCM[0].CLKDV_MODE</th><td id="virtex4-DCM-DCM[0]-CLKDV_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][16]">MAIN[3][20][16]</a></td></tr>

</thead>

<tbody>
<tr><td>HALF</td><td>0</td></tr>

<tr><td>INT</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_CLK_FEEDBACK</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-CLK_FEEDBACK"><th>DCM[0].CLK_FEEDBACK</th><td id="virtex4-DCM-DCM[0]-CLK_FEEDBACK[1]"><a href="#virtex4-DCM-bit-MAIN[0][20][22]">MAIN[0][20][22]</a></td><td id="virtex4-DCM-DCM[0]-CLK_FEEDBACK[0]"><a href="#virtex4-DCM-bit-MAIN[0][20][21]">MAIN[0][20][21]</a></td></tr>

</thead>

<tbody>
<tr><td>_1X</td><td>0</td><td>0</td></tr>

<tr><td>_2X</td><td>0</td><td>1</td></tr>

<tr><td>NONE</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_PS_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-PS_MODE"><th>DCM[0].PS_MODE</th><td id="virtex4-DCM-DCM[0]-PS_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][43]">MAIN[1][19][43]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>1</td></tr>

<tr><td>CLKFB</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_PERFORMANCE_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DCM_PERFORMANCE_MODE"><th>DCM[0].DCM_PERFORMANCE_MODE</th><td id="virtex4-DCM-DCM[0]-DCM_PERFORMANCE_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][41]">MAIN[2][19][41]</a></td></tr>

</thead>

<tbody>
<tr><td>MAX_RANGE</td><td>0</td></tr>

<tr><td>MAX_SPEED</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_VREF_SOURCE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DCM_VREF_SOURCE"><th>DCM[0].DCM_VREF_SOURCE</th><td id="virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[2]"><a href="#virtex4-DCM-bit-MAIN[2][19][44]">MAIN[2][19][44]</a></td><td id="virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][43]">MAIN[2][19][43]</a></td><td id="virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][42]">MAIN[2][19][42]</a></td></tr>

</thead>

<tbody>
<tr><td>VDD_VBG</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BGM_SNAP</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>BGM_ABS_SNAP</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>BGM_ABS_REF</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DLL_CONTROL_CLOCK_SPEED</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DLL_CONTROL_CLOCK_SPEED"><th>DCM[0].DLL_CONTROL_CLOCK_SPEED</th><td id="virtex4-DCM-DCM[0]-DLL_CONTROL_CLOCK_SPEED[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][76]">MAIN[0][19][76]</a></td></tr>

</thead>

<tbody>
<tr><td>HALF</td><td>0</td></tr>

<tr><td>QUARTER</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DLL_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE"><th>DCM[0].DLL_FREQUENCY_MODE</th><td id="virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE[1]"><a href="#virtex4-DCM-bit-MAIN[2][19][8]">MAIN[2][19][8]</a></td><td id="virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][7]">MAIN[2][19][7]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td><td>0</td></tr>

<tr><td>HIGH_SER</td><td>0</td><td>1</td></tr>

<tr><td>HIGH</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DLL_PHASE_DETECTOR_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_MODE"><th>DCM[0].DLL_PHASE_DETECTOR_MODE</th><td id="virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[2][19][9]">MAIN[2][19][9]</a></td></tr>

</thead>

<tbody>
<tr><td>LEVEL</td><td>0</td></tr>

<tr><td>ENHANCED</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DLL_PHASE_SHIFT_CALIBRATION</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION"><th>DCM[0].DLL_PHASE_SHIFT_CALIBRATION</th><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][46]">MAIN[1][19][46]</a></td><td id="virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][45]">MAIN[1][19][45]</a></td></tr>

</thead>

<tbody>
<tr><td>AUTO_DPS</td><td>0</td><td>0</td></tr>

<tr><td>CONFIG</td><td>0</td><td>1</td></tr>

<tr><td>MASK</td><td>1</td><td>0</td></tr>

<tr><td>AUTO_ZD2</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DFS_AVE_FREQ_GAIN</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN"><th>DCM[0].DFS_AVE_FREQ_GAIN</th><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[2]"><a href="#virtex4-DCM-bit-MAIN[1][19][10]">MAIN[1][19][10]</a></td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[1]"><a href="#virtex4-DCM-bit-MAIN[1][19][9]">MAIN[1][19][9]</a></td><td id="virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[0]"><a href="#virtex4-DCM-bit-MAIN[1][19][8]">MAIN[1][19][8]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_0P5</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_0P25</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_0P125</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_1P0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_2P0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4P0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_8P0</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DFS_SEL</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DFS_COARSE_SEL"><th>DCM[0].DFS_COARSE_SEL</th><td id="virtex4-DCM-DCM[0]-DFS_COARSE_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][71]">MAIN[0][19][71]</a></td></tr>

<tr id="virtex4-DCM-DCM[0]-DFS_FINE_SEL"><th>DCM[0].DFS_FINE_SEL</th><td id="virtex4-DCM-DCM[0]-DFS_FINE_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][72]">MAIN[0][19][72]</a></td></tr>

<tr id="virtex4-DCM-DCM[0]-DFS_TP_SEL"><th>DCM[0].DFS_TP_SEL</th><td id="virtex4-DCM-DCM[0]-DFS_TP_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][62]">MAIN[0][19][62]</a></td></tr>

</thead>

<tbody>
<tr><td>LEVEL</td><td>0</td></tr>

<tr><td>LEGACY</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DFS_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DFS_FREQUENCY_MODE"><th>DCM[0].DFS_FREQUENCY_MODE</th><td id="virtex4-DCM-DCM[0]-DFS_FREQUENCY_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[0][20][26]">MAIN[0][20][26]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td></tr>

<tr><td>HIGH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_DFS_OSCILLATOR_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE"><th>DCM[0].DFS_OSCILLATOR_MODE</th><td id="virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE[1]"><a href="#virtex4-DCM-bit-MAIN[0][19][64]">MAIN[0][19][64]</a></td><td id="virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[0][19][63]">MAIN[0][19][63]</a></td></tr>

</thead>

<tbody>
<tr><td>PHASE_FREQ_LOCK</td><td>0</td><td>0</td></tr>

<tr><td>FREQ_LOCK</td><td>0</td><td>1</td></tr>

<tr><td>AVE_FREQ_LOCK</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_BGM_CONFIG_REF_SEL</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-BGM_CONFIG_REF_SEL"><th>DCM[0].BGM_CONFIG_REF_SEL</th><td id="virtex4-DCM-DCM[0]-BGM_CONFIG_REF_SEL[0]"><a href="#virtex4-DCM-bit-MAIN[3][20][15]">MAIN[3][20][15]</a></td></tr>

</thead>

<tbody>
<tr><td>DCLK</td><td>0</td></tr>

<tr><td>CLKIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM enum DCM_BGM_MODE</caption>
<thead>
<tr id="virtex4-DCM-DCM[0]-BGM_MODE"><th>DCM[0].BGM_MODE</th><td id="virtex4-DCM-DCM[0]-BGM_MODE[1]"><a href="#virtex4-DCM-bit-MAIN[3][19][2]">MAIN[3][19][2]</a></td><td id="virtex4-DCM-DCM[0]-BGM_MODE[0]"><a href="#virtex4-DCM-bit-MAIN[3][19][1]">MAIN[3][19][1]</a></td></tr>

</thead>

<tbody>
<tr><td>BG_SNAPSHOT</td><td>0</td><td>0</td></tr>

<tr><td>ABS_FREQ_SNAPSHOT</td><td>1</td><td>0</td></tr>

<tr><td>ABS_FREQ_REF</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 DCM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CE_OPTINV[0]</td><td>DCM[0].CTLMODE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>DCM[0].CTLSEL[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>DCM[0].CTLSEL[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>DCM[0].CTLSEL[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>DCM[0].PSINCDEC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>DCM[0].PSEN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>DCM[0].CTLOSC1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>DCM[0].CTLOSC2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>DCM[0].CTLGO</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[0]</td><td>DCM[0].CLKDV</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[4]</td><td>DCM[0].DO[12]</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[5]</td><td>DCM[0].DO[13]</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[6]</td><td>DCM[0].DO[14]</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[7]</td><td>DCM[0].DO[15]</td></tr>

<tr><td>CELL[0].OUT_DCM[1]</td><td>DCM[0].CONCUR</td></tr>

<tr><td>CELL[0].OUT_DCM[2]</td><td>DCM[0].CLKFX</td></tr>

<tr><td>CELL[0].OUT_DCM[3]</td><td>DCM[0].CLKFX180</td></tr>

<tr><td>CELL[0].OUT_DCM[4]</td><td>DCM[0].CLK0</td></tr>

<tr><td>CELL[0].OUT_DCM[5]</td><td>DCM[0].CLK180</td></tr>

<tr><td>CELL[0].OUT_DCM[6]</td><td>DCM[0].CLK90</td></tr>

<tr><td>CELL[0].OUT_DCM[7]</td><td>DCM[0].CLK270</td></tr>

<tr><td>CELL[0].OUT_DCM[8]</td><td>DCM[0].CLK2X180</td></tr>

<tr><td>CELL[0].OUT_DCM[9]</td><td>DCM[0].CLK2X</td></tr>

<tr><td>CELL[0].OUT_DCM[10]</td><td>DCM[0].CLKDV</td></tr>

<tr><td>CELL[0].OUT_DCM_LOCKED</td><td>DCM[0].LOCKED</td></tr>

<tr><td>CELL[1].IMUX_SR_OPTINV[0]</td><td>DCM[0].FREEZE_DLL</td></tr>

<tr><td>CELL[1].IMUX_SR_OPTINV[1]</td><td>DCM[0].FREEZE_DFS</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>DCM[0].DI[8]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>DCM[0].DI[9]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>DCM[0].DI[10]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>DCM[0].DI[11]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>DCM[0].DI[12]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>DCM[0].DI[13]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>DCM[0].DI[14]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>DCM[0].DI[15]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[0]</td><td>DCM[0].CLK270</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[1]</td><td>DCM[0].CLK2X180</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[2]</td><td>DCM[0].CLK2X</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[4]</td><td>DCM[0].DO[8]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[5]</td><td>DCM[0].DO[9]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[6]</td><td>DCM[0].DO[10]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[7]</td><td>DCM[0].DO[11]</td></tr>

<tr><td>CELL[2].IMUX_CLK_OPTINV[0]</td><td>DCM[0].DCLK</td></tr>

<tr><td>CELL[2].IMUX_CLK_OPTINV[1]</td><td>DCM[0].PSCLK</td></tr>

<tr><td>CELL[2].IMUX_CE_OPTINV[0]</td><td>DCM[0].DWE</td></tr>

<tr><td>CELL[2].IMUX_CE_OPTINV[1]</td><td>DCM[0].DEN</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>DCM[0].DI[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>DCM[0].DI[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[2]</td><td>DCM[0].DI[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[3]</td><td>DCM[0].DI[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>DCM[0].DI[4]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[5]</td><td>DCM[0].DI[5]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>DCM[0].DI[6]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[7]</td><td>DCM[0].DI[7]</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[0]</td><td>DCM[0].CLK0</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[1]</td><td>DCM[0].CLK180</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[2]</td><td>DCM[0].CLK90</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[4]</td><td>DCM[0].DO[4]</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[5]</td><td>DCM[0].DO[5]</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[6]</td><td>DCM[0].DO[6]</td></tr>

<tr><td>CELL[2].OUT_BEST_TMIN[7]</td><td>DCM[0].DO[7]</td></tr>

<tr><td>CELL[2].IMUX_SPEC[0]</td><td>DCM[0].CLKFB</td></tr>

<tr><td>CELL[3].IMUX_SR_OPTINV[0]</td><td>DCM[0].RST</td></tr>

<tr><td>CELL[3].IMUX_IMUX[0]</td><td>DCM[0].DADDR[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[1]</td><td>DCM[0].DADDR[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[2]</td><td>DCM[0].DADDR[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[3]</td><td>DCM[0].DADDR[3]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[4]</td><td>DCM[0].DADDR[4]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[5]</td><td>DCM[0].DADDR[5]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[6]</td><td>DCM[0].DADDR[6]</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[0]</td><td>DCM[0].CONCUR</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[1]</td><td>DCM[0].CLKFX</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[2]</td><td>DCM[0].CLKFX180</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[4]</td><td>DCM[0].DO[0]</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[5]</td><td>DCM[0].DO[1]</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[6]</td><td>DCM[0].DO[2]</td></tr>

<tr><td>CELL[3].OUT_BEST_TMIN[7]</td><td>DCM[0].DO[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_TMIN[0]</td><td>DCM[0].LOCKED</td></tr>

<tr><td>CELL[3].OUT_SEC_TMIN[1]</td><td>DCM[0].PSDONE</td></tr>

<tr><td>CELL[3].OUT_SEC_TMIN[2]</td><td>DCM[0].DRDY</td></tr>

<tr><td>CELL[3].IMUX_SPEC[0]</td><td>DCM[0].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 DCM rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][78]" title="MAIN[0][19][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[19]">DCM[0]:  DRP_MASK bit 19</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][78]" title="MAIN[0][20][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[3]">DCM[0]:  DRP_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][77]" title="MAIN[0][21][77]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][76]" title="MAIN[0][19][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][15]">DCM[0]:  DRP[19] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DLL_CONTROL_CLOCK_SPEED[0]">DCM[0]:  DLL_CONTROL_CLOCK_SPEED bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][76]" title="MAIN[0][20][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][15]">DCM[0]:  DRP[3] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][76]" title="MAIN[0][21][76]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][75]" title="MAIN[0][19][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][14]">DCM[0]:  DRP[19] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-STARTUP_WAIT">DCM[0]:  STARTUP_WAIT</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][75]" title="MAIN[0][20][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][14]">DCM[0]:  DRP[3] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][75]" title="MAIN[0][21][75]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][74]" title="MAIN[0][19][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][13]">DCM[0]:  DRP[19] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_AUTO_RESET">DCM[0]:  DLL_PHASE_DETECTOR_AUTO_RESET</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][74]" title="MAIN[0][20][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][13]">DCM[0]:  DRP[3] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][74]" title="MAIN[0][21][74]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][73]" title="MAIN[0][19][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][12]">DCM[0]:  DRP[19] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-CLKFB_ENABLE">DCM[0]:  CLKFB_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][73]" title="MAIN[0][20][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][12]">DCM[0]:  DRP[3] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][73]" title="MAIN[0][21][73]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][72]" title="MAIN[0][19][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][11]">DCM[0]:  DRP[19] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DFS_FINE_SEL[0]">DCM[0]:  DFS_FINE_SEL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][72]" title="MAIN[0][20][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][11]">DCM[0]:  DRP[3] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][72]" title="MAIN[0][21][72]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][71]" title="MAIN[0][19][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][10]">DCM[0]:  DRP[19] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DFS_COARSE_SEL[0]">DCM[0]:  DFS_COARSE_SEL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][71]" title="MAIN[0][20][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][10]">DCM[0]:  DRP[3] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][71]" title="MAIN[0][21][71]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][70]" title="MAIN[0][19][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][9]">DCM[0]:  DRP[19] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DFS_EARLY_LOCK">DCM[0]:  DFS_EARLY_LOCK</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][70]" title="MAIN[0][20][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][9]">DCM[0]:  DRP[3] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][70]" title="MAIN[0][21][70]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][69]" title="MAIN[0][19][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][8]">DCM[0]:  DRP[19] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DFS_ENABLE">DCM[0]:  DFS_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][69]" title="MAIN[0][20][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][8]">DCM[0]:  DRP[3] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][69]" title="MAIN[0][21][69]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][68]" title="MAIN[0][19][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][7]">DCM[0]:  DRP[19] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DFS_HARDSYNC[1]">DCM[0]:  DFS_HARDSYNC bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][68]" title="MAIN[0][20][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][7]">DCM[0]:  DRP[3] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][68]" title="MAIN[0][21][68]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][67]" title="MAIN[0][19][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][6]">DCM[0]:  DRP[19] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DFS_HARDSYNC[0]">DCM[0]:  DFS_HARDSYNC bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][67]" title="MAIN[0][20][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][6]">DCM[0]:  DRP[3] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][67]" title="MAIN[0][21][67]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][66]" title="MAIN[0][19][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][5]">DCM[0]:  DRP[19] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DCM_CLKDV_CLKFX_ALIGNMENT">DCM[0]:  DCM_CLKDV_CLKFX_ALIGNMENT</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][66]" title="MAIN[0][20][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][5]">DCM[0]:  DRP[3] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][66]" title="MAIN[0][21][66]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][65]" title="MAIN[0][19][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][4]">DCM[0]:  DRP[19] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_CTL_SEL_CLKIN_DIV2">DCM[0]:  DLL_CTL_SEL_CLKIN_DIV2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][65]" title="MAIN[0][20][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][4]">DCM[0]:  DRP[3] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][65]" title="MAIN[0][21][65]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][64]" title="MAIN[0][19][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][3]">DCM[0]:  DRP[19] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE[1]">DCM[0]:  DFS_OSCILLATOR_MODE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][64]" title="MAIN[0][20][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][3]">DCM[0]:  DRP[3] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][64]" title="MAIN[0][21][64]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][63]" title="MAIN[0][19][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][2]">DCM[0]:  DRP[19] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DFS_OSCILLATOR_MODE[0]">DCM[0]:  DFS_OSCILLATOR_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][63]" title="MAIN[0][20][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][2]">DCM[0]:  DRP[3] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][63]" title="MAIN[0][21][63]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][62]" title="MAIN[0][19][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][1]">DCM[0]:  DRP[19] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DFS_TP_SEL[0]">DCM[0]:  DFS_TP_SEL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][62]" title="MAIN[0][20][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][1]">DCM[0]:  DRP[3] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][62]" title="MAIN[0][21][62]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][61]" title="MAIN[0][18][61]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLOSC1">DCM[0]: !invert CTLOSC1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][19][61]" title="MAIN[0][19][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[19][0]">DCM[0]:  DRP[19] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][61]" title="MAIN[0][20][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[3][0]">DCM[0]:  DRP[3] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][61]" title="MAIN[0][21][61]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][60]" title="MAIN[0][18][60]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLGO">DCM[0]: !invert CTLGO</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][60]" title="MAIN[0][21][60]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][59]" title="MAIN[0][21][59]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][58]" title="MAIN[0][18][58]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLSEL[1]">DCM[0]: !invert CTLSEL[1]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][19][58]" title="MAIN[0][19][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[18]">DCM[0]:  DRP_MASK bit 18</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][58]" title="MAIN[0][20][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[2]">DCM[0]:  DRP_MASK bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][58]" title="MAIN[0][21][58]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][57]" title="MAIN[0][18][57]">
<a href="#virtex4-DCM-DCM[0]-inpinv-PSINCDEC">DCM[0]: !invert PSINCDEC</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][57]" title="MAIN[0][21][57]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][56]" title="MAIN[0][19][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][15]">DCM[0]:  DRP[18] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][56]" title="MAIN[0][20][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][15]">DCM[0]:  DRP[2] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][56]" title="MAIN[0][21][56]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][55]" title="MAIN[0][19][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][14]">DCM[0]:  DRP[18] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][55]" title="MAIN[0][20][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][14]">DCM[0]:  DRP[2] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][55]" title="MAIN[0][21][55]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][54]" title="MAIN[0][19][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][13]">DCM[0]:  DRP[18] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][54]" title="MAIN[0][20][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][13]">DCM[0]:  DRP[2] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][54]" title="MAIN[0][21][54]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][53]" title="MAIN[0][19][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][12]">DCM[0]:  DRP[18] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][53]" title="MAIN[0][20][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][12]">DCM[0]:  DRP[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][52]" title="MAIN[0][19][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][11]">DCM[0]:  DRP[18] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][52]" title="MAIN[0][20][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][11]">DCM[0]:  DRP[2] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][51]" title="MAIN[0][19][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][10]">DCM[0]:  DRP[18] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][51]" title="MAIN[0][20][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][10]">DCM[0]:  DRP[2] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][50]" title="MAIN[0][19][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][9]">DCM[0]:  DRP[18] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][50]" title="MAIN[0][20][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][9]">DCM[0]:  DRP[2] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][49]" title="MAIN[0][19][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][8]">DCM[0]:  DRP[18] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][49]" title="MAIN[0][20][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][8]">DCM[0]:  DRP[2] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][49]" title="MAIN[0][21][49]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[3]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][48]" title="MAIN[0][19][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][7]">DCM[0]:  DRP[18] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][48]" title="MAIN[0][20][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][7]">DCM[0]:  DRP[2] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][48]" title="MAIN[0][21][48]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[2]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][47]" title="MAIN[0][19][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][6]">DCM[0]:  DRP[18] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][47]" title="MAIN[0][20][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][6]">DCM[0]:  DRP[2] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-CLKIN_IOB">DCM[0]:  CLKIN_IOB</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][47]" title="MAIN[0][21][47]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[1]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][46]" title="MAIN[0][19][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][5]">DCM[0]:  DRP[18] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][46]" title="MAIN[0][20][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][5]">DCM[0]:  DRP[2] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-CLKFB_IOB">DCM[0]:  CLKFB_IOB</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][46]" title="MAIN[0][21][46]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].MGT_DCM[0]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][45]" title="MAIN[0][19][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][4]">DCM[0]:  DRP[18] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_DIVIDE[4]">DCM[0]:  CLKFX_DIVIDE bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][45]" title="MAIN[0][20][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][4]">DCM[0]:  DRP[2] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DESKEW_ADJUST[4]">DCM[0]:  DESKEW_ADJUST bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][45]" title="MAIN[0][21][45]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[15]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[15]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][44]" title="MAIN[0][19][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][3]">DCM[0]:  DRP[18] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_DIVIDE[3]">DCM[0]:  CLKFX_DIVIDE bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][44]" title="MAIN[0][20][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][3]">DCM[0]:  DRP[2] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DESKEW_ADJUST[3]">DCM[0]:  DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][44]" title="MAIN[0][21][44]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[14]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[14]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][43]" title="MAIN[0][19][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][2]">DCM[0]:  DRP[18] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_DIVIDE[2]">DCM[0]:  CLKFX_DIVIDE bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][43]" title="MAIN[0][20][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][2]">DCM[0]:  DRP[2] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DESKEW_ADJUST[2]">DCM[0]:  DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][43]" title="MAIN[0][21][43]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[13]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[13]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][42]" title="MAIN[0][19][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][1]">DCM[0]:  DRP[18] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_DIVIDE[1]">DCM[0]:  CLKFX_DIVIDE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][42]" title="MAIN[0][20][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][1]">DCM[0]:  DRP[2] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DESKEW_ADJUST[1]">DCM[0]:  DESKEW_ADJUST bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][42]" title="MAIN[0][21][42]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[12]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[12]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][41]" title="MAIN[0][19][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[18][0]">DCM[0]:  DRP[18] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_DIVIDE[0]">DCM[0]:  CLKFX_DIVIDE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][41]" title="MAIN[0][20][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[2][0]">DCM[0]:  DRP[2] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DESKEW_ADJUST[0]">DCM[0]:  DESKEW_ADJUST bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][41]" title="MAIN[0][21][41]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[11]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[11]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][40]" title="MAIN[0][21][40]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[10]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[10]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][39]" title="MAIN[0][21][39]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[9]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[9]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][38]" title="MAIN[0][19][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[17]">DCM[0]:  DRP_MASK bit 17</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][38]" title="MAIN[0][20][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[1]">DCM[0]:  DRP_MASK bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][38]" title="MAIN[0][21][38]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[8]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[8]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][37]" title="MAIN[0][21][37]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[7]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[7]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][36]" title="MAIN[0][19][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][15]">DCM[0]:  DRP[17] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][36]" title="MAIN[0][20][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][15]">DCM[0]:  DRP[1] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][36]" title="MAIN[0][21][36]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[6]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[6]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][35]" title="MAIN[0][19][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][14]">DCM[0]:  DRP[17] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][35]" title="MAIN[0][20][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][14]">DCM[0]:  DRP[1] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][35]" title="MAIN[0][21][35]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[5]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[5]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][34]" title="MAIN[0][19][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][13]">DCM[0]:  DRP[17] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][34]" title="MAIN[0][20][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][13]">DCM[0]:  DRP[1] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][34]" title="MAIN[0][21][34]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[4]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[4]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][33]" title="MAIN[0][19][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][12]">DCM[0]:  DRP[17] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][33]" title="MAIN[0][20][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][12]">DCM[0]:  DRP[1] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][33]" title="MAIN[0][21][33]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[3]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][32]" title="MAIN[0][19][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][11]">DCM[0]:  DRP[17] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][32]" title="MAIN[0][20][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][11]">DCM[0]:  DRP[1] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][32]" title="MAIN[0][21][32]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[2]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][31]" title="MAIN[0][19][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][10]">DCM[0]:  DRP[17] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CONCUR_ENABLE">DCM[0]:  OUT_CONCUR_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][31]" title="MAIN[0][20][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][10]">DCM[0]:  DRP[1] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][31]" title="MAIN[0][21][31]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[1]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][30]" title="MAIN[0][19][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][9]">DCM[0]:  DRP[17] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLKFX_ENABLE">DCM[0]:  OUT_CLKFX_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][30]" title="MAIN[0][20][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][9]">DCM[0]:  DRP[1] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][30]" title="MAIN[0][21][30]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].GIOB_DCM[0]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][29]" title="MAIN[0][19][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][8]">DCM[0]:  DRP[17] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLKFX180_ENABLE">DCM[0]:  OUT_CLKFX180_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][29]" title="MAIN[0][20][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][8]">DCM[0]:  DRP[1] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][29]" title="MAIN[0][21][29]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[7]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[7]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][28]" title="MAIN[0][19][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][7]">DCM[0]:  DRP[17] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][28]" title="MAIN[0][20][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][7]">DCM[0]:  DRP[1] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][28]" title="MAIN[0][21][28]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[6]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[6]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][27]" title="MAIN[0][19][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][6]">DCM[0]:  DRP[17] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][27]" title="MAIN[0][20][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][6]">DCM[0]:  DRP[1] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DCM_EXT_FB_EN">DCM[0]:  DCM_EXT_FB_EN</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][27]" title="MAIN[0][21][27]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[5]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[5]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][26]" title="MAIN[0][19][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][5]">DCM[0]:  DRP[17] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DFS_TRACKMODE">DCM[0]:  DFS_TRACKMODE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][26]" title="MAIN[0][20][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][5]">DCM[0]:  DRP[1] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DFS_FREQUENCY_MODE[0]">DCM[0]:  DFS_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][26]" title="MAIN[0][21][26]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[4]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[4]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][25]" title="MAIN[0][19][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][4]">DCM[0]:  DRP[17] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-CLKIN_ENABLE">DCM[0]:  CLKIN_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][25]" title="MAIN[0][20][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][4]">DCM[0]:  DRP[1] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DFS_NON_STOP">DCM[0]:  DFS_NON_STOP</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][25]" title="MAIN[0][21][25]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[3]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][24]" title="MAIN[0][19][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][3]">DCM[0]:  DRP[17] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-CLKIN_DIVIDE_BY_2">DCM[0]:  CLKIN_DIVIDE_BY_2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][24]" title="MAIN[0][20][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][3]">DCM[0]:  DRP[1] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SKIP_FINE">DCM[0]:  DFS_SKIP_FINE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][24]" title="MAIN[0][21][24]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[2]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][23]" title="MAIN[0][19][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][2]">DCM[0]:  DRP[17] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DFS_EN_RELRST">DCM[0]: ! DFS_EN_RELRST</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][23]" title="MAIN[0][20][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][2]">DCM[0]:  DRP[1] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DFS_FEEDBACK">DCM[0]:  DFS_FEEDBACK</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][23]" title="MAIN[0][21][23]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[1]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][22]" title="MAIN[0][18][22]">
<a href="#virtex4-DCM-DCM[0]-inpinv-PSEN">DCM[0]: !invert PSEN</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][19][22]" title="MAIN[0][19][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][1]">DCM[0]:  DRP[17] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][22]" title="MAIN[0][20][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][1]">DCM[0]:  DRP[1] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-CLK_FEEDBACK[1]">DCM[0]:  CLK_FEEDBACK bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][22]" title="MAIN[0][21][22]">
<a href="#virtex4-DCM-SPEC_INT-support-CELL[0].HCLK_DCM[0]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][21]" title="MAIN[0][18][21]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLOSC2">DCM[0]: !invert CTLOSC2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][19][21]" title="MAIN[0][19][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[17][0]">DCM[0]:  DRP[17] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][21]" title="MAIN[0][20][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[1][0]">DCM[0]:  DRP[1] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-CLK_FEEDBACK[0]">DCM[0]:  CLK_FEEDBACK bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][21]" title="MAIN[0][21][21]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][20]" title="MAIN[0][21][20]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][19]" title="MAIN[0][18][19]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLSEL[0]">DCM[0]: !invert CTLSEL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][19]" title="MAIN[0][21][19]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][18][18]" title="MAIN[0][18][18]">
<a href="#virtex4-DCM-DCM[0]-inpinv-CTLSEL[2]">DCM[0]: !invert CTLSEL[2]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][19][18]" title="MAIN[0][19][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[16]">DCM[0]:  DRP_MASK bit 16</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][18]" title="MAIN[0][20][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[0]">DCM[0]:  DRP_MASK bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][18]" title="MAIN[0][21][18]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][17]" title="MAIN[0][21][17]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][16]" title="MAIN[0][19][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][15]">DCM[0]:  DRP[16] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][16]" title="MAIN[0][20][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][15]">DCM[0]:  DRP[0] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[15]">DCM[0]:  DFS_SPARE bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][16]" title="MAIN[0][21][16]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][15]" title="MAIN[0][19][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][14]">DCM[0]:  DRP[16] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][15]" title="MAIN[0][20][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][14]">DCM[0]:  DRP[0] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[14]">DCM[0]:  DFS_SPARE bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][15]" title="MAIN[0][21][15]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][14]" title="MAIN[0][19][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][13]">DCM[0]:  DRP[16] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][14]" title="MAIN[0][20][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][13]">DCM[0]:  DRP[0] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[13]">DCM[0]:  DFS_SPARE bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][14]" title="MAIN[0][21][14]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][13]" title="MAIN[0][19][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][12]">DCM[0]:  DRP[16] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][13]" title="MAIN[0][20][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][12]">DCM[0]:  DRP[0] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[12]">DCM[0]:  DFS_SPARE bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][13]" title="MAIN[0][21][13]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][12]" title="MAIN[0][19][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][11]">DCM[0]:  DRP[16] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][12]" title="MAIN[0][20][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][11]">DCM[0]:  DRP[0] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[11]">DCM[0]:  DFS_SPARE bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][12]" title="MAIN[0][21][12]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][11]" title="MAIN[0][19][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][10]">DCM[0]:  DRP[16] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][11]" title="MAIN[0][20][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][10]">DCM[0]:  DRP[0] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[10]">DCM[0]:  DFS_SPARE bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][11]" title="MAIN[0][21][11]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][10]" title="MAIN[0][19][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][9]">DCM[0]:  DRP[16] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][10]" title="MAIN[0][20][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][9]">DCM[0]:  DRP[0] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[9]">DCM[0]:  DFS_SPARE bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][10]" title="MAIN[0][21][10]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][9]" title="MAIN[0][19][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][8]">DCM[0]:  DRP[16] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][9]" title="MAIN[0][20][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][8]">DCM[0]:  DRP[0] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[8]">DCM[0]:  DFS_SPARE bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][9]" title="MAIN[0][21][9]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][8]" title="MAIN[0][19][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][7]">DCM[0]:  DRP[16] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][8]" title="MAIN[0][20][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][7]">DCM[0]:  DRP[0] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[7]">DCM[0]:  DFS_SPARE bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][8]" title="MAIN[0][21][8]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][7]" title="MAIN[0][19][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][6]">DCM[0]:  DRP[16] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][7]" title="MAIN[0][20][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][6]">DCM[0]:  DRP[0] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[6]">DCM[0]:  DFS_SPARE bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][7]" title="MAIN[0][21][7]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][6]" title="MAIN[0][19][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][5]">DCM[0]:  DRP[16] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][6]" title="MAIN[0][20][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][5]">DCM[0]:  DRP[0] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[5]">DCM[0]:  DFS_SPARE bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][6]" title="MAIN[0][21][6]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][5]" title="MAIN[0][19][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][4]">DCM[0]:  DRP[16] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[4]">DCM[0]:  CLKFX_MULTIPLY bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][5]" title="MAIN[0][20][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][4]">DCM[0]:  DRP[0] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[4]">DCM[0]:  DFS_SPARE bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][5]" title="MAIN[0][21][5]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][4]" title="MAIN[0][19][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][3]">DCM[0]:  DRP[16] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[3]">DCM[0]:  CLKFX_MULTIPLY bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][4]" title="MAIN[0][20][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][3]">DCM[0]:  DRP[0] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[3]">DCM[0]:  DFS_SPARE bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][4]" title="MAIN[0][21][4]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][3]" title="MAIN[0][19][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][2]">DCM[0]:  DRP[16] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[2]">DCM[0]:  CLKFX_MULTIPLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][3]" title="MAIN[0][20][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][2]">DCM[0]:  DRP[0] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[2]">DCM[0]:  DFS_SPARE bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][3]" title="MAIN[0][21][3]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][2]" title="MAIN[0][19][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][1]">DCM[0]:  DRP[16] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[1]">DCM[0]:  CLKFX_MULTIPLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][2]" title="MAIN[0][20][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][1]">DCM[0]:  DRP[0] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[1]">DCM[0]:  DFS_SPARE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][2]" title="MAIN[0][21][2]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][19][1]" title="MAIN[0][19][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[16][0]">DCM[0]:  DRP[16] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-CLKFX_MULTIPLY[0]">DCM[0]:  CLKFX_MULTIPLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][20][1]" title="MAIN[0][20][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[0][0]">DCM[0]:  DRP[0] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DFS_SPARE[0]">DCM[0]:  DFS_SPARE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[0][21][1]" title="MAIN[0][21][1]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[0][21][0]" title="MAIN[0][21][0]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][78]" title="MAIN[1][19][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[23]">DCM[0]:  DRP_MASK bit 23</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][78]" title="MAIN[1][20][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[7]">DCM[0]:  DRP_MASK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][76]" title="MAIN[1][19][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][15]">DCM[0]:  DRP[23] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[7]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][76]" title="MAIN[1][20][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][15]">DCM[0]:  DRP[7] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][75]" title="MAIN[1][19][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][14]">DCM[0]:  DRP[23] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[6]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][75]" title="MAIN[1][20][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][14]">DCM[0]:  DRP[7] bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][74]" title="MAIN[1][19][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][13]">DCM[0]:  DRP[23] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[5]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][74]" title="MAIN[1][20][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][13]">DCM[0]:  DRP[7] bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][73]" title="MAIN[1][19][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][12]">DCM[0]:  DRP[23] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[4]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][73]" title="MAIN[1][20][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][12]">DCM[0]:  DRP[7] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][72]" title="MAIN[1][19][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][11]">DCM[0]:  DRP[23] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[3]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][72]" title="MAIN[1][20][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][11]">DCM[0]:  DRP[7] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][71]" title="MAIN[1][19][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][10]">DCM[0]:  DRP[23] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[2]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][71]" title="MAIN[1][20][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][10]">DCM[0]:  DRP[7] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][71]" title="MAIN[1][21][71]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][70]" title="MAIN[1][19][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][9]">DCM[0]:  DRP[23] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[1]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][70]" title="MAIN[1][20][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][9]">DCM[0]:  DRP[7] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][70]" title="MAIN[1][21][70]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][69]" title="MAIN[1][19][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][8]">DCM[0]:  DRP[23] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_HFC[0]">DCM[0]:  DLL_PHASE_SHIFT_HFC bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][69]" title="MAIN[1][20][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][8]">DCM[0]:  DRP[7] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][69]" title="MAIN[1][21][69]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][68]" title="MAIN[1][19][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][7]">DCM[0]:  DRP[23] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[7]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][68]" title="MAIN[1][20][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][7]">DCM[0]:  DRP[7] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][68]" title="MAIN[1][21][68]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][67]" title="MAIN[1][19][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][6]">DCM[0]:  DRP[23] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[6]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][67]" title="MAIN[1][20][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][6]">DCM[0]:  DRP[7] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][67]" title="MAIN[1][21][67]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][66]" title="MAIN[1][19][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][5]">DCM[0]:  DRP[23] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[5]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][66]" title="MAIN[1][20][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][5]">DCM[0]:  DRP[7] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][66]" title="MAIN[1][21][66]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][65]" title="MAIN[1][19][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][4]">DCM[0]:  DRP[23] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[4]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][65]" title="MAIN[1][20][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][4]">DCM[0]:  DRP[7] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][65]" title="MAIN[1][21][65]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][64]" title="MAIN[1][19][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][3]">DCM[0]:  DRP[23] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[3]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][64]" title="MAIN[1][20][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][3]">DCM[0]:  DRP[7] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][64]" title="MAIN[1][21][64]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][63]" title="MAIN[1][19][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][2]">DCM[0]:  DRP[23] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[2]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][63]" title="MAIN[1][20][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][2]">DCM[0]:  DRP[7] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][63]" title="MAIN[1][21][63]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][62]" title="MAIN[1][19][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][1]">DCM[0]:  DRP[23] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[1]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][62]" title="MAIN[1][20][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][1]">DCM[0]:  DRP[7] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][62]" title="MAIN[1][21][62]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][61]" title="MAIN[1][18][61]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[13]">DCM[0]: !invert DI[13]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][19][61]" title="MAIN[1][19][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[23][0]">DCM[0]:  DRP[23] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LFC[0]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][61]" title="MAIN[1][20][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[7][0]">DCM[0]:  DRP[7] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][61]" title="MAIN[1][21][61]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][60]" title="MAIN[1][18][60]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[15]">DCM[0]: !invert DI[15]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][60]" title="MAIN[1][21][60]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][59]" title="MAIN[1][21][59]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][58]" title="MAIN[1][18][58]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[9]">DCM[0]: !invert DI[9]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][19][58]" title="MAIN[1][19][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[22]">DCM[0]:  DRP_MASK bit 22</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][58]" title="MAIN[1][20][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[6]">DCM[0]:  DRP_MASK bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][58]" title="MAIN[1][21][58]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][57]" title="MAIN[1][18][57]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[11]">DCM[0]: !invert DI[11]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][57]" title="MAIN[1][21][57]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][56]" title="MAIN[1][19][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][15]">DCM[0]:  DRP[22] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][56]" title="MAIN[1][20][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][15]">DCM[0]:  DRP[6] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][56]" title="MAIN[1][21][56]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][55]" title="MAIN[1][19][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][14]">DCM[0]:  DRP[22] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN">DCM[0]:  DCM_UNUSED_TAPS_POWERDOWN</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][55]" title="MAIN[1][20][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][14]">DCM[0]:  DRP[6] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][55]" title="MAIN[1][21][55]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][54]" title="MAIN[1][19][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][13]">DCM[0]:  DRP[22] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][54]" title="MAIN[1][20][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][13]">DCM[0]:  DRP[6] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][54]" title="MAIN[1][21][54]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][53]" title="MAIN[1][19][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][12]">DCM[0]:  DRP[22] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][53]" title="MAIN[1][20][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][12]">DCM[0]:  DRP[6] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][53]" title="MAIN[1][21][53]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][52]" title="MAIN[1][19][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][11]">DCM[0]:  DRP[22] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][52]" title="MAIN[1][20][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][11]">DCM[0]:  DRP[6] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][52]" title="MAIN[1][21][52]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][51]" title="MAIN[1][19][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][10]">DCM[0]:  DRP[22] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][51]" title="MAIN[1][20][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][10]">DCM[0]:  DRP[6] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][51]" title="MAIN[1][21][51]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][50]" title="MAIN[1][19][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][9]">DCM[0]:  DRP[22] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-UNK_ALWAYS_SET">DCM[0]:  UNK_ALWAYS_SET</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][50]" title="MAIN[1][20][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][9]">DCM[0]:  DRP[6] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][50]" title="MAIN[1][21][50]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][49]" title="MAIN[1][19][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][8]">DCM[0]:  DRP[22] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][49]" title="MAIN[1][20][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][8]">DCM[0]:  DRP[6] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][49]" title="MAIN[1][21][49]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][48]" title="MAIN[1][19][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][7]">DCM[0]:  DRP[22] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_LOCK_BY1">DCM[0]:  DLL_PHASE_SHIFT_LOCK_BY1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][48]" title="MAIN[1][20][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][7]">DCM[0]:  DRP[6] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][48]" title="MAIN[1][21][48]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][47]" title="MAIN[1][19][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][6]">DCM[0]:  DRP[22] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][47]" title="MAIN[1][20][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][6]">DCM[0]:  DRP[6] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][47]" title="MAIN[1][21][47]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][46]" title="MAIN[1][19][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][5]">DCM[0]:  DRP[22] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[1]">DCM[0]:  DLL_PHASE_SHIFT_CALIBRATION bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][46]" title="MAIN[1][20][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][5]">DCM[0]:  DRP[6] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][46]" title="MAIN[1][21][46]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][45]" title="MAIN[1][19][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][4]">DCM[0]:  DRP[22] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[0]">DCM[0]:  DLL_PHASE_SHIFT_CALIBRATION bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][45]" title="MAIN[1][20][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][4]">DCM[0]:  DRP[6] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][45]" title="MAIN[1][21][45]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][44]" title="MAIN[1][19][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][3]">DCM[0]:  DRP[22] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-PS_ENABLE">DCM[0]:  PS_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][44]" title="MAIN[1][20][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][3]">DCM[0]:  DRP[6] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][44]" title="MAIN[1][21][44]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][43]" title="MAIN[1][19][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][2]">DCM[0]:  DRP[22] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-PS_MODE[0]">DCM[0]:  PS_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][43]" title="MAIN[1][20][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][2]">DCM[0]:  DRP[6] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][43]" title="MAIN[1][21][43]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][42]" title="MAIN[1][19][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][1]">DCM[0]:  DRP[22] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-PS_CENTERED">DCM[0]:  PS_CENTERED</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][42]" title="MAIN[1][20][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][1]">DCM[0]:  DRP[6] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][42]" title="MAIN[1][21][42]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][41]" title="MAIN[1][19][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[22][0]">DCM[0]:  DRP[22] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-PS_DIRECT">DCM[0]:  PS_DIRECT</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][41]" title="MAIN[1][20][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[6][0]">DCM[0]:  DRP[6] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][41]" title="MAIN[1][21][41]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][40]" title="MAIN[1][21][40]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][39]" title="MAIN[1][21][39]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][38]" title="MAIN[1][19][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[21]">DCM[0]:  DRP_MASK bit 21</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][38]" title="MAIN[1][20][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[5]">DCM[0]:  DRP_MASK bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][38]" title="MAIN[1][21][38]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][37]" title="MAIN[1][21][37]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][36]" title="MAIN[1][19][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][15]">DCM[0]:  DRP[21] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][36]" title="MAIN[1][20][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][15]">DCM[0]:  DRP[5] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][36]" title="MAIN[1][21][36]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][35]" title="MAIN[1][19][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][14]">DCM[0]:  DRP[21] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][35]" title="MAIN[1][20][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][14]">DCM[0]:  DRP[5] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][35]" title="MAIN[1][21][35]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][34]" title="MAIN[1][19][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][13]">DCM[0]:  DRP[21] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][34]" title="MAIN[1][20][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][13]">DCM[0]:  DRP[5] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][34]" title="MAIN[1][21][34]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][33]" title="MAIN[1][19][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][12]">DCM[0]:  DRP[21] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][33]" title="MAIN[1][20][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][12]">DCM[0]:  DRP[5] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][33]" title="MAIN[1][21][33]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][32]" title="MAIN[1][19][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][11]">DCM[0]:  DRP[21] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][32]" title="MAIN[1][20][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][11]">DCM[0]:  DRP[5] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][32]" title="MAIN[1][21][32]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][31]" title="MAIN[1][19][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][10]">DCM[0]:  DRP[21] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT_NEGATIVE">DCM[0]:  PHASE_SHIFT_NEGATIVE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][31]" title="MAIN[1][20][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][10]">DCM[0]:  DRP[5] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][31]" title="MAIN[1][21][31]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][30]" title="MAIN[1][19][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][9]">DCM[0]:  DRP[21] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[9]">DCM[0]:  PHASE_SHIFT bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][30]" title="MAIN[1][20][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][9]">DCM[0]:  DRP[5] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][30]" title="MAIN[1][21][30]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][29]" title="MAIN[1][19][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][8]">DCM[0]:  DRP[21] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[8]">DCM[0]:  PHASE_SHIFT bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][29]" title="MAIN[1][20][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][8]">DCM[0]:  DRP[5] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][29]" title="MAIN[1][21][29]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][28]" title="MAIN[1][19][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][7]">DCM[0]:  DRP[21] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[7]">DCM[0]:  PHASE_SHIFT bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][28]" title="MAIN[1][20][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][7]">DCM[0]:  DRP[5] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][28]" title="MAIN[1][21][28]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][27]" title="MAIN[1][19][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][6]">DCM[0]:  DRP[21] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[6]">DCM[0]:  PHASE_SHIFT bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][27]" title="MAIN[1][20][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][6]">DCM[0]:  DRP[5] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][27]" title="MAIN[1][21][27]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][26]" title="MAIN[1][19][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][5]">DCM[0]:  DRP[21] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[5]">DCM[0]:  PHASE_SHIFT bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][26]" title="MAIN[1][20][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][5]">DCM[0]:  DRP[5] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][26]" title="MAIN[1][21][26]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][25]" title="MAIN[1][19][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][4]">DCM[0]:  DRP[21] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[4]">DCM[0]:  PHASE_SHIFT bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][25]" title="MAIN[1][20][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][4]">DCM[0]:  DRP[5] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][25]" title="MAIN[1][21][25]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][24]" title="MAIN[1][19][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][3]">DCM[0]:  DRP[21] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[3]">DCM[0]:  PHASE_SHIFT bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][24]" title="MAIN[1][20][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][3]">DCM[0]:  DRP[5] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][24]" title="MAIN[1][21][24]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][23]" title="MAIN[1][19][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][2]">DCM[0]:  DRP[21] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[2]">DCM[0]:  PHASE_SHIFT bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][23]" title="MAIN[1][20][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][2]">DCM[0]:  DRP[5] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][23]" title="MAIN[1][21][23]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][22]" title="MAIN[1][18][22]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[12]">DCM[0]: !invert DI[12]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][19][22]" title="MAIN[1][19][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][1]">DCM[0]:  DRP[21] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[1]">DCM[0]:  PHASE_SHIFT bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][22]" title="MAIN[1][20][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][1]">DCM[0]:  DRP[5] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][22]" title="MAIN[1][21][22]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][21]" title="MAIN[1][18][21]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[14]">DCM[0]: !invert DI[14]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][19][21]" title="MAIN[1][19][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[21][0]">DCM[0]:  DRP[21] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-PHASE_SHIFT[0]">DCM[0]:  PHASE_SHIFT bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][21]" title="MAIN[1][20][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[5][0]">DCM[0]:  DRP[5] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][21]" title="MAIN[1][21][21]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][20]" title="MAIN[1][21][20]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][19]" title="MAIN[1][18][19]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[8]">DCM[0]: !invert DI[8]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][19]" title="MAIN[1][21][19]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][18][18]" title="MAIN[1][18][18]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[10]">DCM[0]: !invert DI[10]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][19][18]" title="MAIN[1][19][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[20]">DCM[0]:  DRP_MASK bit 20</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][18]" title="MAIN[1][20][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[4]">DCM[0]:  DRP_MASK bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][18]" title="MAIN[1][21][18]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][17]" title="MAIN[1][21][17]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][16]" title="MAIN[1][19][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][15]">DCM[0]:  DRP[20] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][16]" title="MAIN[1][20][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][15]">DCM[0]:  DRP[4] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][16]" title="MAIN[1][21][16]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][15]" title="MAIN[1][19][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][14]">DCM[0]:  DRP[20] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DFS_COIN_WINDOW[1]">DCM[0]:  DFS_COIN_WINDOW bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][15]" title="MAIN[1][20][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][14]">DCM[0]:  DRP[4] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][15]" title="MAIN[1][21][15]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][14]" title="MAIN[1][19][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][13]">DCM[0]:  DRP[20] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DFS_COIN_WINDOW[0]">DCM[0]:  DFS_COIN_WINDOW bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][14]" title="MAIN[1][20][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][13]">DCM[0]:  DRP[4] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][14]" title="MAIN[1][21][14]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][13]" title="MAIN[1][19][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][12]">DCM[0]:  DRP[20] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DFS_EXTEND_HALT_TIME">DCM[0]:  DFS_EXTEND_HALT_TIME</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][13]" title="MAIN[1][20][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][12]">DCM[0]:  DRP[4] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][13]" title="MAIN[1][21][13]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][12]" title="MAIN[1][19][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][11]">DCM[0]:  DRP[20] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DFS_EXTEND_RUN_TIME">DCM[0]:  DFS_EXTEND_RUN_TIME</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][12]" title="MAIN[1][20][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][11]">DCM[0]:  DRP[4] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][12]" title="MAIN[1][21][12]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][11]" title="MAIN[1][19][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][10]">DCM[0]:  DRP[20] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DFS_EXTEND_FLUSH_TIME">DCM[0]:  DFS_EXTEND_FLUSH_TIME</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][11]" title="MAIN[1][20][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][10]">DCM[0]:  DRP[4] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][11]" title="MAIN[1][21][11]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][10]" title="MAIN[1][19][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][9]">DCM[0]:  DRP[20] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[2]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][10]" title="MAIN[1][20][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][9]">DCM[0]:  DRP[4] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[4]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_HIGH bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][10]" title="MAIN[1][21][10]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][9]" title="MAIN[1][19][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][8]">DCM[0]:  DRP[20] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[1]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][9]" title="MAIN[1][20][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][8]">DCM[0]:  DRP[4] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[3]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_HIGH bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][9]" title="MAIN[1][21][9]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][8]" title="MAIN[1][19][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][7]">DCM[0]:  DRP[20] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_GAIN[0]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][8]" title="MAIN[1][20][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][7]">DCM[0]:  DRP[4] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[2]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_HIGH bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][8]" title="MAIN[1][21][8]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][7]" title="MAIN[1][19][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][6]">DCM[0]:  DRP[20] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[3]">DCM[0]:  DFS_AVE_FREQ_ADJ_INTERVAL bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][7]" title="MAIN[1][20][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][6]">DCM[0]:  DRP[4] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[1]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_HIGH bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][7]" title="MAIN[1][21][7]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][6]" title="MAIN[1][19][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][5]">DCM[0]:  DRP[20] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[2]">DCM[0]:  DFS_AVE_FREQ_ADJ_INTERVAL bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][6]" title="MAIN[1][20][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][5]">DCM[0]:  DRP[4] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_HIGH[0]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_HIGH bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][6]" title="MAIN[1][21][6]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][5]" title="MAIN[1][19][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][4]">DCM[0]:  DRP[20] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[1]">DCM[0]:  DFS_AVE_FREQ_ADJ_INTERVAL bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][5]" title="MAIN[1][20][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][4]">DCM[0]:  DRP[4] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[4]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_LOW bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][5]" title="MAIN[1][21][5]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][4]" title="MAIN[1][19][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][3]">DCM[0]:  DRP[20] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_ADJ_INTERVAL[0]">DCM[0]:  DFS_AVE_FREQ_ADJ_INTERVAL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][4]" title="MAIN[1][20][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][3]">DCM[0]:  DRP[4] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[3]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_LOW bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][4]" title="MAIN[1][21][4]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][3]" title="MAIN[1][19][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][2]">DCM[0]:  DRP[20] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][3]" title="MAIN[1][20][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][2]">DCM[0]:  DRP[4] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[2]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_LOW bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][3]" title="MAIN[1][21][3]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][2]" title="MAIN[1][19][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][1]">DCM[0]:  DRP[20] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][2]" title="MAIN[1][20][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][1]">DCM[0]:  DRP[4] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[1]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_LOW bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][2]" title="MAIN[1][21][2]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][19][1]" title="MAIN[1][19][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[20][0]">DCM[0]:  DRP[20] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][20][1]" title="MAIN[1][20][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[4][0]">DCM[0]:  DRP[4] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PULSE_WIDTH_CORRECTION_LOW[0]">DCM[0]:  DCM_PULSE_WIDTH_CORRECTION_LOW bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[1][21][1]" title="MAIN[1][21][1]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[1][21][0]" title="MAIN[1][21][0]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][78]" title="MAIN[2][19][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[27]">DCM[0]:  DRP_MASK bit 27</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][78]" title="MAIN[2][20][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[11]">DCM[0]:  DRP_MASK bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][76]" title="MAIN[2][19][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][15]">DCM[0]:  DRP[27] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[7]">DCM[0]:  DLL_DESKEW_MAXTAP bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][76]" title="MAIN[2][20][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][15]">DCM[0]:  DRP[11] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][75]" title="MAIN[2][19][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][14]">DCM[0]:  DRP[27] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[6]">DCM[0]:  DLL_DESKEW_MAXTAP bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][75]" title="MAIN[2][20][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][14]">DCM[0]:  DRP[11] bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][74]" title="MAIN[2][19][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][13]">DCM[0]:  DRP[27] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[5]">DCM[0]:  DLL_DESKEW_MAXTAP bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][74]" title="MAIN[2][20][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][13]">DCM[0]:  DRP[11] bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][73]" title="MAIN[2][19][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][12]">DCM[0]:  DRP[27] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[4]">DCM[0]:  DLL_DESKEW_MAXTAP bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][73]" title="MAIN[2][20][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][12]">DCM[0]:  DRP[11] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][72]" title="MAIN[2][19][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][11]">DCM[0]:  DRP[27] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[3]">DCM[0]:  DLL_DESKEW_MAXTAP bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][72]" title="MAIN[2][20][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][11]">DCM[0]:  DRP[11] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][71]" title="MAIN[2][19][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][10]">DCM[0]:  DRP[27] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[2]">DCM[0]:  DLL_DESKEW_MAXTAP bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][71]" title="MAIN[2][20][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][10]">DCM[0]:  DRP[11] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][70]" title="MAIN[2][19][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][9]">DCM[0]:  DRP[27] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[1]">DCM[0]:  DLL_DESKEW_MAXTAP bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][70]" title="MAIN[2][20][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][9]">DCM[0]:  DRP[11] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][69]" title="MAIN[2][19][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][8]">DCM[0]:  DRP[27] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MAXTAP[0]">DCM[0]:  DLL_DESKEW_MAXTAP bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][69]" title="MAIN[2][20][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][8]">DCM[0]:  DRP[11] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][68]" title="MAIN[2][19][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][7]">DCM[0]:  DRP[27] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[7]">DCM[0]:  DLL_DESKEW_MINTAP bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][68]" title="MAIN[2][20][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][7]">DCM[0]:  DRP[11] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][67]" title="MAIN[2][19][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][6]">DCM[0]:  DRP[27] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[6]">DCM[0]:  DLL_DESKEW_MINTAP bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][67]" title="MAIN[2][20][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][6]">DCM[0]:  DRP[11] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][66]" title="MAIN[2][19][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][5]">DCM[0]:  DRP[27] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[5]">DCM[0]:  DLL_DESKEW_MINTAP bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][66]" title="MAIN[2][20][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][5]">DCM[0]:  DRP[11] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][65]" title="MAIN[2][19][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][4]">DCM[0]:  DRP[27] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[4]">DCM[0]:  DLL_DESKEW_MINTAP bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][65]" title="MAIN[2][20][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][4]">DCM[0]:  DRP[11] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][64]" title="MAIN[2][19][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][3]">DCM[0]:  DRP[27] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[3]">DCM[0]:  DLL_DESKEW_MINTAP bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][64]" title="MAIN[2][20][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][3]">DCM[0]:  DRP[11] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][63]" title="MAIN[2][19][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][2]">DCM[0]:  DRP[27] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[2]">DCM[0]:  DLL_DESKEW_MINTAP bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][63]" title="MAIN[2][20][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][2]">DCM[0]:  DRP[11] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][62]" title="MAIN[2][19][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][1]">DCM[0]:  DRP[27] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[1]">DCM[0]:  DLL_DESKEW_MINTAP bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][62]" title="MAIN[2][20][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][1]">DCM[0]:  DRP[11] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][61]" title="MAIN[2][18][61]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[5]">DCM[0]: !invert DI[5]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][19][61]" title="MAIN[2][19][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[27][0]">DCM[0]:  DRP[27] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_MINTAP[0]">DCM[0]:  DLL_DESKEW_MINTAP bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][61]" title="MAIN[2][20][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[11][0]">DCM[0]:  DRP[11] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][60]" title="MAIN[2][18][60]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[7]">DCM[0]: !invert DI[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][58]" title="MAIN[2][18][58]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[1]">DCM[0]: !invert DI[1]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][19][58]" title="MAIN[2][19][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[26]">DCM[0]:  DRP_MASK bit 26</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][58]" title="MAIN[2][20][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[10]">DCM[0]:  DRP_MASK bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][57]" title="MAIN[2][18][57]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[3]">DCM[0]: !invert DI[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][56]" title="MAIN[2][19][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][15]">DCM[0]:  DRP[26] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][56]" title="MAIN[2][20][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][15]">DCM[0]:  DRP[10] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][55]" title="MAIN[2][19][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][14]">DCM[0]:  DRP[26] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][55]" title="MAIN[2][20][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][14]">DCM[0]:  DRP[10] bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][54]" title="MAIN[2][19][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][13]">DCM[0]:  DRP[26] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[2]">DCM[0]:  DCM_VREG_PHASE_MARGIN bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][54]" title="MAIN[2][20][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][13]">DCM[0]:  DRP[10] bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][53]" title="MAIN[2][19][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][12]">DCM[0]:  DRP[26] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[1]">DCM[0]:  DCM_VREG_PHASE_MARGIN bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][53]" title="MAIN[2][20][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][12]">DCM[0]:  DRP[10] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][52]" title="MAIN[2][19][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][11]">DCM[0]:  DRP[26] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREG_PHASE_MARGIN[0]">DCM[0]:  DCM_VREG_PHASE_MARGIN bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][52]" title="MAIN[2][20][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][11]">DCM[0]:  DRP[10] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][51]" title="MAIN[2][19][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][10]">DCM[0]:  DRP[26] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_PD[1]">DCM[0]:  DCM_VBG_PD bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][51]" title="MAIN[2][20][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][10]">DCM[0]:  DRP[10] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][50]" title="MAIN[2][19][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][9]">DCM[0]:  DRP[26] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_PD[0]">DCM[0]:  DCM_VBG_PD bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][50]" title="MAIN[2][20][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][9]">DCM[0]:  DRP[10] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][49]" title="MAIN[2][19][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][8]">DCM[0]:  DRP[26] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_SEL[3]">DCM[0]:  DCM_VBG_SEL bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][49]" title="MAIN[2][20][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][8]">DCM[0]:  DRP[10] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][48]" title="MAIN[2][19][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][7]">DCM[0]:  DRP[26] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_SEL[2]">DCM[0]:  DCM_VBG_SEL bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][48]" title="MAIN[2][20][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][7]">DCM[0]:  DRP[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][47]" title="MAIN[2][19][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][6]">DCM[0]:  DRP[26] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_SEL[1]">DCM[0]:  DCM_VBG_SEL bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][47]" title="MAIN[2][20][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][6]">DCM[0]:  DRP[10] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][47]" title="MAIN[2][21][47]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][46]" title="MAIN[2][19][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][5]">DCM[0]:  DRP[26] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VBG_SEL[0]">DCM[0]:  DCM_VBG_SEL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][46]" title="MAIN[2][20][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][5]">DCM[0]:  DRP[10] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][46]" title="MAIN[2][21][46]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][45]" title="MAIN[2][19][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][4]">DCM[0]:  DRP[26] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREG_ENABLE">DCM[0]:  DCM_VREG_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][45]" title="MAIN[2][20][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][4]">DCM[0]:  DRP[10] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][45]" title="MAIN[2][21][45]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][44]" title="MAIN[2][19][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][3]">DCM[0]:  DRP[26] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[2]">DCM[0]:  DCM_VREF_SOURCE bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][44]" title="MAIN[2][20][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][3]">DCM[0]:  DRP[10] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][44]" title="MAIN[2][21][44]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][43]" title="MAIN[2][19][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][2]">DCM[0]:  DRP[26] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[1]">DCM[0]:  DCM_VREF_SOURCE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][43]" title="MAIN[2][20][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][2]">DCM[0]:  DRP[10] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][43]" title="MAIN[2][21][43]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][42]" title="MAIN[2][19][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][1]">DCM[0]:  DRP[26] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DCM_VREF_SOURCE[0]">DCM[0]:  DCM_VREF_SOURCE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][42]" title="MAIN[2][20][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][1]">DCM[0]:  DRP[10] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][42]" title="MAIN[2][21][42]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][41]" title="MAIN[2][19][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[26][0]">DCM[0]:  DRP[26] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DCM_PERFORMANCE_MODE[0]">DCM[0]:  DCM_PERFORMANCE_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][41]" title="MAIN[2][20][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[10][0]">DCM[0]:  DRP[10] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][41]" title="MAIN[2][21][41]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][40]" title="MAIN[2][21][40]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][39]" title="MAIN[2][21][39]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][38]" title="MAIN[2][19][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[25]">DCM[0]:  DRP_MASK bit 25</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][38]" title="MAIN[2][20][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[9]">DCM[0]:  DRP_MASK bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][38]" title="MAIN[2][21][38]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][37]" title="MAIN[2][21][37]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][36]" title="MAIN[2][19][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][15]">DCM[0]:  DRP[25] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[15]">DCM[0]:  FACTORY_JF bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][36]" title="MAIN[2][20][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][15]">DCM[0]:  DRP[9] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][36]" title="MAIN[2][21][36]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][35]" title="MAIN[2][19][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][14]">DCM[0]:  DRP[25] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[14]">DCM[0]:  FACTORY_JF bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][35]" title="MAIN[2][20][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][14]">DCM[0]:  DRP[9] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][35]" title="MAIN[2][21][35]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][34]" title="MAIN[2][19][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][13]">DCM[0]:  DRP[25] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[13]">DCM[0]:  FACTORY_JF bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][34]" title="MAIN[2][20][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][13]">DCM[0]:  DRP[9] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][34]" title="MAIN[2][21][34]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][33]" title="MAIN[2][19][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][12]">DCM[0]:  DRP[25] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[12]">DCM[0]:  FACTORY_JF bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][33]" title="MAIN[2][20][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][12]">DCM[0]:  DRP[9] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][33]" title="MAIN[2][21][33]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][32]" title="MAIN[2][19][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][11]">DCM[0]:  DRP[25] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[11]">DCM[0]:  FACTORY_JF bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][32]" title="MAIN[2][20][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][11]">DCM[0]:  DRP[9] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][32]" title="MAIN[2][21][32]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][31]" title="MAIN[2][19][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][10]">DCM[0]:  DRP[25] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[10]">DCM[0]:  FACTORY_JF bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][31]" title="MAIN[2][20][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][10]">DCM[0]:  DRP[9] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][31]" title="MAIN[2][21][31]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][30]" title="MAIN[2][19][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][9]">DCM[0]:  DRP[25] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[9]">DCM[0]:  FACTORY_JF bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][30]" title="MAIN[2][20][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][9]">DCM[0]:  DRP[9] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][30]" title="MAIN[2][21][30]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][29]" title="MAIN[2][19][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][8]">DCM[0]:  DRP[25] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[8]">DCM[0]:  FACTORY_JF bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][29]" title="MAIN[2][20][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][8]">DCM[0]:  DRP[9] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][29]" title="MAIN[2][21][29]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][28]" title="MAIN[2][19][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][7]">DCM[0]:  DRP[25] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[7]">DCM[0]:  FACTORY_JF bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][28]" title="MAIN[2][20][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][7]">DCM[0]:  DRP[9] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][28]" title="MAIN[2][21][28]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][27]" title="MAIN[2][19][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][6]">DCM[0]:  DRP[25] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[6]">DCM[0]:  FACTORY_JF bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][27]" title="MAIN[2][20][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][6]">DCM[0]:  DRP[9] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][27]" title="MAIN[2][21][27]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][26]" title="MAIN[2][19][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][5]">DCM[0]:  DRP[25] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[5]">DCM[0]:  FACTORY_JF bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][26]" title="MAIN[2][20][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][5]">DCM[0]:  DRP[9] bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][26]" title="MAIN[2][21][26]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][25]" title="MAIN[2][19][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][4]">DCM[0]:  DRP[25] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[4]">DCM[0]:  FACTORY_JF bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][25]" title="MAIN[2][20][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][4]">DCM[0]:  DRP[9] bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][25]" title="MAIN[2][21][25]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][24]" title="MAIN[2][19][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][3]">DCM[0]:  DRP[25] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[3]">DCM[0]:  FACTORY_JF bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][24]" title="MAIN[2][20][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][3]">DCM[0]:  DRP[9] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][24]" title="MAIN[2][21][24]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][23]" title="MAIN[2][19][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][2]">DCM[0]:  DRP[25] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[2]">DCM[0]:  FACTORY_JF bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][23]" title="MAIN[2][20][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][2]">DCM[0]:  DRP[9] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][23]" title="MAIN[2][21][23]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][22]" title="MAIN[2][18][22]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[4]">DCM[0]: !invert DI[4]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][19][22]" title="MAIN[2][19][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][1]">DCM[0]:  DRP[25] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[1]">DCM[0]:  FACTORY_JF bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][22]" title="MAIN[2][20][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][1]">DCM[0]:  DRP[9] bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][22]" title="MAIN[2][21][22]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][21]" title="MAIN[2][18][21]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[6]">DCM[0]: !invert DI[6]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][19][21]" title="MAIN[2][19][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[25][0]">DCM[0]:  DRP[25] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-FACTORY_JF[0]">DCM[0]:  FACTORY_JF bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][21]" title="MAIN[2][20][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[9][0]">DCM[0]:  DRP[9] bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][21]" title="MAIN[2][21][21]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][20]" title="MAIN[2][21][20]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][19]" title="MAIN[2][18][19]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[0]">DCM[0]: !invert DI[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][19]" title="MAIN[2][21][19]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][18][18]" title="MAIN[2][18][18]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DI[2]">DCM[0]: !invert DI[2]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][19][18]" title="MAIN[2][19][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[24]">DCM[0]:  DRP_MASK bit 24</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][18]" title="MAIN[2][20][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[8]">DCM[0]:  DRP_MASK bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][18]" title="MAIN[2][21][18]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][17]" title="MAIN[2][21][17]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][16]" title="MAIN[2][19][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][15]">DCM[0]:  DRP[24] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][16]" title="MAIN[2][20][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][15]">DCM[0]:  DRP[8] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[15]">DCM[0]:  DLL_SPARE bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][16]" title="MAIN[2][21][16]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][15]" title="MAIN[2][19][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][14]">DCM[0]:  DRP[24] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][15]" title="MAIN[2][20][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][14]">DCM[0]:  DRP[8] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[14]">DCM[0]:  DLL_SPARE bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][15]" title="MAIN[2][21][15]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][14]" title="MAIN[2][19][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][13]">DCM[0]:  DRP[24] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][14]" title="MAIN[2][20][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][13]">DCM[0]:  DRP[8] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[13]">DCM[0]:  DLL_SPARE bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][14]" title="MAIN[2][21][14]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][13]" title="MAIN[2][19][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][12]">DCM[0]:  DRP[24] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][13]" title="MAIN[2][20][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][12]">DCM[0]:  DRP[8] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[12]">DCM[0]:  DLL_SPARE bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][13]" title="MAIN[2][21][13]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][12]" title="MAIN[2][19][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][11]">DCM[0]:  DRP[24] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][12]" title="MAIN[2][20][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][11]">DCM[0]:  DRP[8] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[11]">DCM[0]:  DLL_SPARE bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][12]" title="MAIN[2][21][12]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][11]" title="MAIN[2][19][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][10]">DCM[0]:  DRP[24] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][11]" title="MAIN[2][20][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][10]">DCM[0]:  DRP[8] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[10]">DCM[0]:  DLL_SPARE bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][11]" title="MAIN[2][21][11]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][10]" title="MAIN[2][19][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][9]">DCM[0]:  DRP[24] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DCM_LOCK_HIGH">DCM[0]: ! DCM_LOCK_HIGH</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][10]" title="MAIN[2][20][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][9]">DCM[0]:  DRP[8] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[9]">DCM[0]:  DLL_SPARE bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][10]" title="MAIN[2][21][10]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][9]" title="MAIN[2][19][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][8]">DCM[0]:  DRP[24] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PHASE_DETECTOR_MODE[0]">DCM[0]:  DLL_PHASE_DETECTOR_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][9]" title="MAIN[2][20][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][8]">DCM[0]:  DRP[8] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[8]">DCM[0]:  DLL_SPARE bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][9]" title="MAIN[2][21][9]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][8]" title="MAIN[2][19][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][7]">DCM[0]:  DRP[24] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE[1]">DCM[0]:  DLL_FREQUENCY_MODE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][8]" title="MAIN[2][20][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][7]">DCM[0]:  DRP[8] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[7]">DCM[0]:  DLL_SPARE bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][8]" title="MAIN[2][21][8]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][7]" title="MAIN[2][19][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][6]">DCM[0]:  DRP[24] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_FREQUENCY_MODE[0]">DCM[0]:  DLL_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][7]" title="MAIN[2][20][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][6]">DCM[0]:  DRP[8] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[6]">DCM[0]:  DLL_SPARE bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][7]" title="MAIN[2][21][7]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][6]" title="MAIN[2][19][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][5]">DCM[0]:  DRP[24] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_ZD2_EN">DCM[0]:  DLL_ZD2_EN</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][6]" title="MAIN[2][20][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][5]">DCM[0]:  DRP[8] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[5]">DCM[0]:  DLL_SPARE bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][6]" title="MAIN[2][21][6]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][5]" title="MAIN[2][19][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][4]">DCM[0]:  DRP[24] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-CLKFB_FEEDBACK">DCM[0]:  CLKFB_FEEDBACK</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][5]" title="MAIN[2][20][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][4]">DCM[0]:  DRP[8] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[4]">DCM[0]:  DLL_SPARE bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][5]" title="MAIN[2][21][5]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][4]" title="MAIN[2][19][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][3]">DCM[0]:  DRP[24] bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][4]" title="MAIN[2][20][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][3]">DCM[0]:  DRP[8] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[3]">DCM[0]:  DLL_SPARE bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][4]" title="MAIN[2][21][4]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][3]" title="MAIN[2][19][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][2]">DCM[0]:  DRP[24] bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][3]" title="MAIN[2][20][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][2]">DCM[0]:  DRP[8] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[2]">DCM[0]:  DLL_SPARE bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][3]" title="MAIN[2][21][3]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][2]" title="MAIN[2][19][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][1]">DCM[0]:  DRP[24] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DESKEW_LOCK_BY1">DCM[0]:  DLL_DESKEW_LOCK_BY1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][2]" title="MAIN[2][20][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][1]">DCM[0]:  DRP[8] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[1]">DCM[0]:  DLL_SPARE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][2]" title="MAIN[2][21][2]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][19][1]" title="MAIN[2][19][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[24][0]">DCM[0]:  DRP[24] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PERIOD_LOCK_BY1">DCM[0]:  DLL_PERIOD_LOCK_BY1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][20][1]" title="MAIN[2][20][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[8][0]">DCM[0]:  DRP[8] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SPARE[0]">DCM[0]:  DLL_SPARE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[2][21][1]" title="MAIN[2][21][1]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[2][21][0]" title="MAIN[2][21][0]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 DCM rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][78]" title="MAIN[3][19][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[31]">DCM[0]:  DRP_MASK bit 31</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][78]" title="MAIN[3][20][78]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[15]">DCM[0]:  DRP_MASK bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][76]" title="MAIN[3][19][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][15]">DCM[0]:  DRP[31] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][76]" title="MAIN[3][20][76]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][15]">DCM[0]:  DRP[15] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][75]" title="MAIN[3][19][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][14]">DCM[0]:  DRP[31] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][75]" title="MAIN[3][20][75]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][14]">DCM[0]:  DRP[15] bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][74]" title="MAIN[3][19][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][13]">DCM[0]:  DRP[31] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[5]">DCM[0]:  BGM_DIVIDE bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][74]" title="MAIN[3][20][74]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][13]">DCM[0]:  DRP[15] bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][73]" title="MAIN[3][19][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][12]">DCM[0]:  DRP[31] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[4]">DCM[0]:  BGM_DIVIDE bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][73]" title="MAIN[3][20][73]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][12]">DCM[0]:  DRP[15] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][72]" title="MAIN[3][19][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][11]">DCM[0]:  DRP[31] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[3]">DCM[0]:  BGM_DIVIDE bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][72]" title="MAIN[3][20][72]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][11]">DCM[0]:  DRP[15] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][71]" title="MAIN[3][19][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][10]">DCM[0]:  DRP[31] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[2]">DCM[0]:  BGM_DIVIDE bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][71]" title="MAIN[3][20][71]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][10]">DCM[0]:  DRP[15] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[2]">DCM[0]:  DLL_PD_DLY_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][70]" title="MAIN[3][19][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][9]">DCM[0]:  DRP[31] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[1]">DCM[0]:  BGM_DIVIDE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][70]" title="MAIN[3][20][70]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][9]">DCM[0]:  DRP[15] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[1]">DCM[0]:  DLL_PD_DLY_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][69]" title="MAIN[3][19][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][8]">DCM[0]:  DRP[31] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-BGM_DIVIDE[0]">DCM[0]:  BGM_DIVIDE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][69]" title="MAIN[3][20][69]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][8]">DCM[0]:  DRP[15] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_PD_DLY_SEL[0]">DCM[0]:  DLL_PD_DLY_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][68]" title="MAIN[3][19][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][7]">DCM[0]:  DRP[31] bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][68]" title="MAIN[3][20][68]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][7]">DCM[0]:  DRP[15] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-PMCD_SYNC">DCM[0]:  PMCD_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][67]" title="MAIN[3][19][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][6]">DCM[0]:  DRP[31] bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][67]" title="MAIN[3][20][67]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][6]">DCM[0]:  DRP[15] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][66]" title="MAIN[3][19][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][5]">DCM[0]:  DRP[31] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[5]">DCM[0]:  BGM_MULTIPLY bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][66]" title="MAIN[3][20][66]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][5]">DCM[0]:  DRP[15] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][65]" title="MAIN[3][19][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][4]">DCM[0]:  DRP[31] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[4]">DCM[0]:  BGM_MULTIPLY bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][65]" title="MAIN[3][20][65]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][4]">DCM[0]:  DRP[15] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][64]" title="MAIN[3][19][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][3]">DCM[0]:  DRP[31] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[3]">DCM[0]:  BGM_MULTIPLY bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][64]" title="MAIN[3][20][64]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][3]">DCM[0]:  DRP[15] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][63]" title="MAIN[3][19][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][2]">DCM[0]:  DRP[31] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[2]">DCM[0]:  BGM_MULTIPLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][63]" title="MAIN[3][20][63]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][2]">DCM[0]:  DRP[15] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][62]" title="MAIN[3][19][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][1]">DCM[0]:  DRP[31] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[1]">DCM[0]:  BGM_MULTIPLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][62]" title="MAIN[3][20][62]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][1]">DCM[0]:  DRP[15] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][61]" title="MAIN[3][18][61]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[5]">DCM[0]: !invert DADDR[5]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][19][61]" title="MAIN[3][19][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[31][0]">DCM[0]:  DRP[31] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MULTIPLY[0]">DCM[0]:  BGM_MULTIPLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][61]" title="MAIN[3][20][61]">
<a href="#virtex4-DCM-DCM[0]-DRP[15][0]">DCM[0]:  DRP[15] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][58]" title="MAIN[3][18][58]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[1]">DCM[0]: !invert DADDR[1]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][19][58]" title="MAIN[3][19][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[30]">DCM[0]:  DRP_MASK bit 30</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][58]" title="MAIN[3][20][58]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[14]">DCM[0]:  DRP_MASK bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][57]" title="MAIN[3][18][57]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[3]">DCM[0]: !invert DADDR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][56]" title="MAIN[3][19][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][15]">DCM[0]:  DRP[30] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][56]" title="MAIN[3][20][56]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][15]">DCM[0]:  DRP[14] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[3]">DCM[0]:  DUTY_CYCLE_CORRECTION bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][55]" title="MAIN[3][19][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][14]">DCM[0]:  DRP[30] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][55]" title="MAIN[3][20][55]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][14]">DCM[0]:  DRP[14] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[2]">DCM[0]:  DUTY_CYCLE_CORRECTION bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][54]" title="MAIN[3][19][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][13]">DCM[0]:  DRP[30] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][54]" title="MAIN[3][20][54]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][13]">DCM[0]:  DRP[14] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[1]">DCM[0]:  DUTY_CYCLE_CORRECTION bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][53]" title="MAIN[3][19][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][12]">DCM[0]:  DRP[30] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][53]" title="MAIN[3][20][53]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][12]">DCM[0]:  DRP[14] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DUTY_CYCLE_CORRECTION[0]">DCM[0]:  DUTY_CYCLE_CORRECTION bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][52]" title="MAIN[3][19][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][11]">DCM[0]:  DRP[30] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][52]" title="MAIN[3][20][52]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][11]">DCM[0]:  DRP[14] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][51]" title="MAIN[3][19][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][10]">DCM[0]:  DRP[30] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][51]" title="MAIN[3][20][51]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][10]">DCM[0]:  DRP[14] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][50]" title="MAIN[3][19][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][9]">DCM[0]:  DRP[30] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][50]" title="MAIN[3][20][50]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][9]">DCM[0]:  DRP[14] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_TEST_MUX_SEL[1]">DCM[0]:  DLL_TEST_MUX_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][49]" title="MAIN[3][19][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][8]">DCM[0]:  DRP[30] bit 8</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][49]" title="MAIN[3][20][49]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][8]">DCM[0]:  DRP[14] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_TEST_MUX_SEL[0]">DCM[0]:  DLL_TEST_MUX_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][48]" title="MAIN[3][19][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][7]">DCM[0]:  DRP[30] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[7]">DCM[0]:  DLL_SETTLE_TIME bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][48]" title="MAIN[3][20][48]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][7]">DCM[0]:  DRP[14] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][47]" title="MAIN[3][19][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][6]">DCM[0]:  DRP[30] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[6]">DCM[0]:  DLL_SETTLE_TIME bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][47]" title="MAIN[3][20][47]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][6]">DCM[0]:  DRP[14] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLKDV_ENABLE">DCM[0]:  OUT_CLKDV_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][47]" title="MAIN[3][21][47]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][46]" title="MAIN[3][19][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][5]">DCM[0]:  DRP[30] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[5]">DCM[0]:  DLL_SETTLE_TIME bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][46]" title="MAIN[3][20][46]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][5]">DCM[0]:  DRP[14] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK2X180_ENABLE">DCM[0]:  OUT_CLK2X180_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][46]" title="MAIN[3][21][46]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][45]" title="MAIN[3][19][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][4]">DCM[0]:  DRP[30] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[4]">DCM[0]:  DLL_SETTLE_TIME bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][45]" title="MAIN[3][20][45]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][4]">DCM[0]:  DRP[14] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK2X_ENABLE">DCM[0]:  OUT_CLK2X_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][45]" title="MAIN[3][21][45]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][44]" title="MAIN[3][19][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][3]">DCM[0]:  DRP[30] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[3]">DCM[0]:  DLL_SETTLE_TIME bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][44]" title="MAIN[3][20][44]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][3]">DCM[0]:  DRP[14] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK270_ENABLE">DCM[0]:  OUT_CLK270_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][44]" title="MAIN[3][21][44]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][43]" title="MAIN[3][19][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][2]">DCM[0]:  DRP[30] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[2]">DCM[0]:  DLL_SETTLE_TIME bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][43]" title="MAIN[3][20][43]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][2]">DCM[0]:  DRP[14] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK180_ENABLE">DCM[0]:  OUT_CLK180_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][43]" title="MAIN[3][21][43]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[19]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[19] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][42]" title="MAIN[3][19][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][1]">DCM[0]:  DRP[30] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[1]">DCM[0]:  DLL_SETTLE_TIME bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][42]" title="MAIN[3][20][42]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][1]">DCM[0]:  DRP[14] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK90_ENABLE">DCM[0]:  OUT_CLK90_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][42]" title="MAIN[3][21][42]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[18]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[18] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][41]" title="MAIN[3][19][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[30][0]">DCM[0]:  DRP[30] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_SETTLE_TIME[0]">DCM[0]:  DLL_SETTLE_TIME bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][41]" title="MAIN[3][20][41]">
<a href="#virtex4-DCM-DCM[0]-DRP[14][0]">DCM[0]:  DRP[14] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-OUT_CLK0_ENABLE">DCM[0]:  OUT_CLK0_ENABLE</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][41]" title="MAIN[3][21][41]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[17]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[17] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][40]" title="MAIN[3][21][40]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[16]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[16] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][39]" title="MAIN[3][21][39]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[15]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[15] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][38]" title="MAIN[3][19][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[29]">DCM[0]:  DRP_MASK bit 29</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][38]" title="MAIN[3][20][38]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[13]">DCM[0]:  DRP_MASK bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][38]" title="MAIN[3][21][38]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[14]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[14] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][37]" title="MAIN[3][21][37]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[13]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[13] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][36]" title="MAIN[3][19][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][15]">DCM[0]:  DRP[29] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[7]">DCM[0]:  DLL_DEAD_TIME bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][36]" title="MAIN[3][20][36]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][15]">DCM[0]:  DRP[13] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[3]">DCM[0]:  CLKDV_COUNT_FALL bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][36]" title="MAIN[3][21][36]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[12]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[12] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][35]" title="MAIN[3][19][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][14]">DCM[0]:  DRP[29] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[6]">DCM[0]:  DLL_DEAD_TIME bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][35]" title="MAIN[3][20][35]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][14]">DCM[0]:  DRP[13] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[2]">DCM[0]:  CLKDV_COUNT_FALL bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][35]" title="MAIN[3][21][35]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[11]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[11] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][34]" title="MAIN[3][19][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][13]">DCM[0]:  DRP[29] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[5]">DCM[0]:  DLL_DEAD_TIME bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][34]" title="MAIN[3][20][34]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][13]">DCM[0]:  DRP[13] bit 13</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[1]">DCM[0]:  CLKDV_COUNT_FALL bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][34]" title="MAIN[3][21][34]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[10]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[10] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][33]" title="MAIN[3][19][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][12]">DCM[0]:  DRP[29] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[4]">DCM[0]:  DLL_DEAD_TIME bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][33]" title="MAIN[3][20][33]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][12]">DCM[0]:  DRP[13] bit 12</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL[0]">DCM[0]:  CLKDV_COUNT_FALL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][33]" title="MAIN[3][21][33]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[9]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][32]" title="MAIN[3][19][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][11]">DCM[0]:  DRP[29] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[3]">DCM[0]:  DLL_DEAD_TIME bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][32]" title="MAIN[3][20][32]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][11]">DCM[0]:  DRP[13] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[3]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][32]" title="MAIN[3][21][32]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[8]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][31]" title="MAIN[3][19][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][10]">DCM[0]:  DRP[29] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[2]">DCM[0]:  DLL_DEAD_TIME bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][31]" title="MAIN[3][20][31]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][10]">DCM[0]:  DRP[13] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[2]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][31]" title="MAIN[3][21][31]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[7]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][30]" title="MAIN[3][19][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][9]">DCM[0]:  DRP[29] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[1]">DCM[0]:  DLL_DEAD_TIME bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][30]" title="MAIN[3][20][30]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][9]">DCM[0]:  DRP[13] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[1]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][30]" title="MAIN[3][21][30]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[6]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][29]" title="MAIN[3][19][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][8]">DCM[0]:  DRP[29] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-DLL_DEAD_TIME[0]">DCM[0]:  DLL_DEAD_TIME bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][29]" title="MAIN[3][20][29]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][8]">DCM[0]:  DRP[13] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_FALL_2[0]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][29]" title="MAIN[3][21][29]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[5]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][28]" title="MAIN[3][19][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][7]">DCM[0]:  DRP[29] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[7]">DCM[0]:  DLL_LIVE_TIME bit 7</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][28]" title="MAIN[3][20][28]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][7]">DCM[0]:  DRP[13] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[3]">DCM[0]:  CLKDV_COUNT_MAX bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][28]" title="MAIN[3][21][28]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[4]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][27]" title="MAIN[3][19][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][6]">DCM[0]:  DRP[29] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[6]">DCM[0]:  DLL_LIVE_TIME bit 6</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][27]" title="MAIN[3][20][27]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][6]">DCM[0]:  DRP[13] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[2]">DCM[0]:  CLKDV_COUNT_MAX bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][27]" title="MAIN[3][21][27]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[3]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][26]" title="MAIN[3][19][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][5]">DCM[0]:  DRP[29] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[5]">DCM[0]:  DLL_LIVE_TIME bit 5</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][26]" title="MAIN[3][20][26]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][5]">DCM[0]:  DRP[13] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[1]">DCM[0]:  CLKDV_COUNT_MAX bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][26]" title="MAIN[3][21][26]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[2]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][25]" title="MAIN[3][19][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][4]">DCM[0]:  DRP[29] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[4]">DCM[0]:  DLL_LIVE_TIME bit 4</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][25]" title="MAIN[3][20][25]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][4]">DCM[0]:  DRP[13] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_COUNT_MAX[0]">DCM[0]:  CLKDV_COUNT_MAX bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][25]" title="MAIN[3][21][25]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[1]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][24]" title="MAIN[3][19][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][3]">DCM[0]:  DRP[29] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[3]">DCM[0]:  DLL_LIVE_TIME bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][24]" title="MAIN[3][20][24]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][3]">DCM[0]:  DRP[13] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_PHASE_RISE[1]">DCM[0]:  CLKDV_PHASE_RISE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][24]" title="MAIN[3][21][24]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[0]-0">SPEC_INT: mux CELL[0].DCM_DCM_O[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][23]" title="MAIN[3][19][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][2]">DCM[0]:  DRP[29] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[2]">DCM[0]:  DLL_LIVE_TIME bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][23]" title="MAIN[3][20][23]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][2]">DCM[0]:  DRP[13] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_PHASE_RISE[0]">DCM[0]:  CLKDV_PHASE_RISE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][23]" title="MAIN[3][21][23]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][22]" title="MAIN[3][18][22]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[4]">DCM[0]: !invert DADDR[4]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][19][22]" title="MAIN[3][19][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][1]">DCM[0]:  DRP[29] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[1]">DCM[0]:  DLL_LIVE_TIME bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][22]" title="MAIN[3][20][22]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][1]">DCM[0]:  DRP[13] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_PHASE_FALL[1]">DCM[0]:  CLKDV_PHASE_FALL bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][22]" title="MAIN[3][21][22]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][21]" title="MAIN[3][18][21]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[6]">DCM[0]: !invert DADDR[6]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][19][21]" title="MAIN[3][19][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[29][0]">DCM[0]:  DRP[29] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-DLL_LIVE_TIME[0]">DCM[0]:  DLL_LIVE_TIME bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][21]" title="MAIN[3][20][21]">
<a href="#virtex4-DCM-DCM[0]-DRP[13][0]">DCM[0]:  DRP[13] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_PHASE_FALL[0]">DCM[0]:  CLKDV_PHASE_FALL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][21]" title="MAIN[3][21][21]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][20]" title="MAIN[3][21][20]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][19]" title="MAIN[3][18][19]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[0]">DCM[0]: !invert DADDR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][19]" title="MAIN[3][21][19]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][18][18]" title="MAIN[3][18][18]">
<a href="#virtex4-DCM-DCM[0]-inpinv-DADDR[2]">DCM[0]: !invert DADDR[2]</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][19][18]" title="MAIN[3][19][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[28]">DCM[0]:  DRP_MASK bit 28</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][18]" title="MAIN[3][20][18]">
<a href="#virtex4-DCM-DCM[0]-DRP_MASK[12]">DCM[0]:  DRP_MASK bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][18]" title="MAIN[3][21][18]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][17]" title="MAIN[3][21][17]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[23]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[23] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][16]" title="MAIN[3][19][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][15]">DCM[0]:  DRP[28] bit 15</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][16]" title="MAIN[3][20][16]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][15]">DCM[0]:  DRP[12] bit 15</a>
<a href="#virtex4-DCM-DCM[0]-CLKDV_MODE[0]">DCM[0]:  CLKDV_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][16]" title="MAIN[3][21][16]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][15]" title="MAIN[3][19][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][14]">DCM[0]:  DRP[28] bit 14</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][15]" title="MAIN[3][20][15]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][14]">DCM[0]:  DRP[12] bit 14</a>
<a href="#virtex4-DCM-DCM[0]-BGM_CONFIG_REF_SEL[0]">DCM[0]:  BGM_CONFIG_REF_SEL bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][15]" title="MAIN[3][21][15]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][14]" title="MAIN[3][19][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][13]">DCM[0]:  DRP[28] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][14]" title="MAIN[3][20][14]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][13]">DCM[0]:  DRP[12] bit 13</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][14]" title="MAIN[3][21][14]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][13]" title="MAIN[3][19][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][12]">DCM[0]:  DRP[28] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][13]" title="MAIN[3][20][13]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][12]">DCM[0]:  DRP[12] bit 12</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][13]" title="MAIN[3][21][13]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][12]" title="MAIN[3][19][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][11]">DCM[0]:  DRP[28] bit 11</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][12]" title="MAIN[3][20][12]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][11]">DCM[0]:  DRP[12] bit 11</a>
<a href="#virtex4-DCM-DCM[0]-BGM_LDLY[2]">DCM[0]:  BGM_LDLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][12]" title="MAIN[3][21][12]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][11]" title="MAIN[3][19][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][10]">DCM[0]:  DRP[28] bit 10</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][11]" title="MAIN[3][20][11]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][10]">DCM[0]:  DRP[12] bit 10</a>
<a href="#virtex4-DCM-DCM[0]-BGM_LDLY[1]">DCM[0]:  BGM_LDLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][11]" title="MAIN[3][21][11]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][10]" title="MAIN[3][19][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][9]">DCM[0]:  DRP[28] bit 9</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][10]" title="MAIN[3][20][10]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][9]">DCM[0]:  DRP[12] bit 9</a>
<a href="#virtex4-DCM-DCM[0]-BGM_LDLY[0]">DCM[0]:  BGM_LDLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][10]" title="MAIN[3][21][10]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[22]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[22] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][9]" title="MAIN[3][19][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][8]">DCM[0]:  DRP[28] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[2]">DCM[0]:  BGM_SAMPLE_LEN bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][9]" title="MAIN[3][20][9]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][8]">DCM[0]:  DRP[12] bit 8</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SDLY[2]">DCM[0]:  BGM_SDLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][9]" title="MAIN[3][21][9]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][8]" title="MAIN[3][19][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][7]">DCM[0]:  DRP[28] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[1]">DCM[0]:  BGM_SAMPLE_LEN bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][8]" title="MAIN[3][20][8]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][7]">DCM[0]:  DRP[12] bit 7</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SDLY[1]">DCM[0]:  BGM_SDLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][8]" title="MAIN[3][21][8]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][7]" title="MAIN[3][19][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][6]">DCM[0]:  DRP[28] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SAMPLE_LEN[0]">DCM[0]:  BGM_SAMPLE_LEN bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][7]" title="MAIN[3][20][7]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][6]">DCM[0]:  DRP[12] bit 6</a>
<a href="#virtex4-DCM-DCM[0]-BGM_SDLY[0]">DCM[0]:  BGM_SDLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][7]" title="MAIN[3][21][7]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][6]" title="MAIN[3][19][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][5]">DCM[0]:  DRP[28] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VADJ[3]">DCM[0]:  BGM_VADJ bit 3</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][6]" title="MAIN[3][20][6]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][5]">DCM[0]:  DRP[12] bit 5</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VLDLY[2]">DCM[0]:  BGM_VLDLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][6]" title="MAIN[3][21][6]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-4">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][5]" title="MAIN[3][19][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][4]">DCM[0]:  DRP[28] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VADJ[2]">DCM[0]:  BGM_VADJ bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][5]" title="MAIN[3][20][5]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][4]">DCM[0]:  DRP[12] bit 4</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VLDLY[1]">DCM[0]:  BGM_VLDLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][5]" title="MAIN[3][21][5]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-1">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][4]" title="MAIN[3][19][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][3]">DCM[0]:  DRP[28] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VADJ[1]">DCM[0]:  BGM_VADJ bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][4]" title="MAIN[3][20][4]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][3]">DCM[0]:  DRP[12] bit 3</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VLDLY[0]">DCM[0]:  BGM_VLDLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][4]" title="MAIN[3][21][4]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-3">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][3]" title="MAIN[3][19][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][2]">DCM[0]:  DRP[28] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VADJ[0]">DCM[0]:  BGM_VADJ bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][3]" title="MAIN[3][20][3]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][2]">DCM[0]:  DRP[12] bit 2</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VSDLY[2]">DCM[0]:  BGM_VSDLY bit 2</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][3]" title="MAIN[3][21][3]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[21]-2">SPEC_INT: mux CELL[0].DCM_DCM_O[21] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][2]" title="MAIN[3][19][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][1]">DCM[0]:  DRP[28] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MODE[1]">DCM[0]:  BGM_MODE bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][2]" title="MAIN[3][20][2]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][1]">DCM[0]:  DRP[12] bit 1</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VSDLY[1]">DCM[0]:  BGM_VSDLY bit 1</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][2]" title="MAIN[3][21][2]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-7">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][19][1]" title="MAIN[3][19][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[28][0]">DCM[0]:  DRP[28] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-BGM_MODE[0]">DCM[0]:  BGM_MODE bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][20][1]" title="MAIN[3][20][1]">
<a href="#virtex4-DCM-DCM[0]-DRP[12][0]">DCM[0]:  DRP[12] bit 0</a>
<a href="#virtex4-DCM-DCM[0]-BGM_VSDLY[0]">DCM[0]:  BGM_VSDLY bit 0</a>
</td>
<td id="virtex4-DCM-bit-MAIN[3][21][1]" title="MAIN[3][21][1]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-5">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-DCM-bit-MAIN[3][21][0]" title="MAIN[3][21][0]">
<a href="#virtex4-DCM-SPEC_INT-mux-CELL[0].DCM_DCM_O[20]-6">SPEC_INT: mux CELL[0].DCM_DCM_O[20] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/center.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/ccm.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/center.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/ccm.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
