                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6121 (Nov 17 2015) (CYGWIN)
                              4 ; This file was generated Sat Jan 27 13:27:54 2018
                              5 ;--------------------------------------------------------
                              6 	.module uart_init
                              7 	.optsdcc -mmcs51 --model-large
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _IRCON2_P2IF
                             13 	.globl _IRCON2_UTX0IF
                             14 	.globl _IRCON2_UTX1IF
                             15 	.globl _IRCON2_P1IF
                             16 	.globl _IRCON2_WDTIF
                             17 	.globl _CY
                             18 	.globl _AC
                             19 	.globl _F0
                             20 	.globl _RS1
                             21 	.globl _RS0
                             22 	.globl _OV
                             23 	.globl _F1
                             24 	.globl _P
                             25 	.globl _IRCON_DMAIF
                             26 	.globl _IRCON_T1IF
                             27 	.globl _IRCON_T2IF
                             28 	.globl _IRCON_T3IF
                             29 	.globl _IRCON_T4IF
                             30 	.globl _IRCON_P0IF
                             31 	.globl _IRCON_STIF
                             32 	.globl _IEN1_DMAIE
                             33 	.globl _IEN1_T1IE
                             34 	.globl _IEN1_T2IE
                             35 	.globl _IEN1_T3IE
                             36 	.globl _IEN1_T4IE
                             37 	.globl _IEN1_P0IE
                             38 	.globl _IEN0_RFERRIE
                             39 	.globl _IEN0_ADCIE
                             40 	.globl _IEN0_URX0IE
                             41 	.globl _IEN0_URX1IE
                             42 	.globl _IEN0_ENCIE
                             43 	.globl _IEN0_STIE
                             44 	.globl _IEN0_EA
                             45 	.globl _EA
                             46 	.globl _P2_4
                             47 	.globl _P2_3
                             48 	.globl _P2_2
                             49 	.globl _P2_1
                             50 	.globl _P2_0
                             51 	.globl _S0CON_ENCIF_0
                             52 	.globl _S0CON_ENCIF_1
                             53 	.globl _P1_7
                             54 	.globl _P1_6
                             55 	.globl _P1_5
                             56 	.globl _P1_4
                             57 	.globl _P1_3
                             58 	.globl _P1_2
                             59 	.globl _P1_1
                             60 	.globl _P1_0
                             61 	.globl _TCON_IT0
                             62 	.globl _TCON_RFERRIF
                             63 	.globl _TCON_IT1
                             64 	.globl _TCON_URX0IF
                             65 	.globl _TCON_ADCIF
                             66 	.globl _TCON_URX1IF
                             67 	.globl _P0_0
                             68 	.globl _P0_1
                             69 	.globl _P0_2
                             70 	.globl _P0_3
                             71 	.globl _P0_4
                             72 	.globl _P0_5
                             73 	.globl _P0_6
                             74 	.globl _P0_7
                             75 	.globl _P2DIR
                             76 	.globl _P1DIR
                             77 	.globl _P0DIR
                             78 	.globl _U1GCR
                             79 	.globl _U1UCR
                             80 	.globl _U1BAUD
                             81 	.globl _U1BUF
                             82 	.globl _U1CSR
                             83 	.globl _P2INP
                             84 	.globl _P1INP
                             85 	.globl _P2SEL
                             86 	.globl _P1SEL
                             87 	.globl _P0SEL
                             88 	.globl _ADCCFG
                             89 	.globl _PERCFG
                             90 	.globl _B
                             91 	.globl _T4CC1
                             92 	.globl _T4CCTL1
                             93 	.globl _T4CC0
                             94 	.globl _T4CCTL0
                             95 	.globl _T4CTL
                             96 	.globl _T4CNT
                             97 	.globl _RFIF
                             98 	.globl _IRCON2
                             99 	.globl _T1CCTL2
                            100 	.globl _T1CCTL1
                            101 	.globl _T1CCTL0
                            102 	.globl _T1CTL
                            103 	.globl _T1CNTH
                            104 	.globl _T1CNTL
                            105 	.globl _RFST
                            106 	.globl _ACC
                            107 	.globl _T1CC2H
                            108 	.globl _T1CC2L
                            109 	.globl _T1CC1H
                            110 	.globl _T1CC1L
                            111 	.globl _T1CC0H
                            112 	.globl _T1CC0L
                            113 	.globl _RFD
                            114 	.globl _TIMIF
                            115 	.globl _DMAREQ
                            116 	.globl _DMAARM
                            117 	.globl _DMA0CFGH
                            118 	.globl _DMA0CFGL
                            119 	.globl _DMA1CFGH
                            120 	.globl _DMA1CFGL
                            121 	.globl _DMAIRQ
                            122 	.globl _PSW
                            123 	.globl _T3CC1
                            124 	.globl _T3CCTL1
                            125 	.globl _T3CC0
                            126 	.globl _T3CCTL0
                            127 	.globl _T3CTL
                            128 	.globl _T3CNT
                            129 	.globl _WDCTL
                            130 	.globl _T2CON
                            131 	.globl _MEMCTR
                            132 	.globl _CLKCON
                            133 	.globl _U0GCR
                            134 	.globl _U0UCR
                            135 	.globl _T2CNF
                            136 	.globl _U0BAUD
                            137 	.globl _U0BUF
                            138 	.globl _IRCON
                            139 	.globl _SLEEP
                            140 	.globl _RNDH
                            141 	.globl _RNDL
                            142 	.globl _ADCH
                            143 	.globl _ADCL
                            144 	.globl _IP1
                            145 	.globl _IEN1
                            146 	.globl _RCCTL
                            147 	.globl _ADCCON3
                            148 	.globl _ADCCON2
                            149 	.globl _ADCCON1
                            150 	.globl _ENCCS
                            151 	.globl _ENCDO
                            152 	.globl _ENCDI
                            153 	.globl _FWDATA
                            154 	.globl _FCTL
                            155 	.globl _FADDRH
                            156 	.globl _FADDRL
                            157 	.globl _FWT
                            158 	.globl _IP0
                            159 	.globl _IEN0
                            160 	.globl _IE
                            161 	.globl _T2THD
                            162 	.globl _T2TLD
                            163 	.globl _T2CAPHPH
                            164 	.globl _T2CAPLPL
                            165 	.globl _T2OF2
                            166 	.globl _T2OF1
                            167 	.globl _T2OF0
                            168 	.globl _P2
                            169 	.globl _PSBANK
                            170 	.globl _FMAP
                            171 	.globl _T2PEROF2
                            172 	.globl _T2PEROF1
                            173 	.globl _T2PEROF0
                            174 	.globl _S1CON
                            175 	.globl _IEN2
                            176 	.globl _HSRC
                            177 	.globl _S0CON
                            178 	.globl _ST2
                            179 	.globl _ST1
                            180 	.globl _ST0
                            181 	.globl _T2CMP
                            182 	.globl __XPAGE
                            183 	.globl _DPS
                            184 	.globl _RFIM
                            185 	.globl _P1
                            186 	.globl _P0INP
                            187 	.globl _P1IEN
                            188 	.globl _PICTL
                            189 	.globl _P2IFG
                            190 	.globl _P1IFG
                            191 	.globl _P0IFG
                            192 	.globl _TCON
                            193 	.globl _PCON
                            194 	.globl _U0CSR
                            195 	.globl _DPH1
                            196 	.globl _DPL1
                            197 	.globl _DPH0
                            198 	.globl _DPL0
                            199 	.globl _SP
                            200 	.globl _P0
                            201 	.globl _ADC_SHADOW
                            202 	.globl _U1BUF_SHADOW
                            203 	.globl _RFD_SHADOW
                            204 	.globl _U0BUF_SHADOW
                            205 	.globl _RFSTATUS
                            206 	.globl _CHIPID
                            207 	.globl _CHVER
                            208 	.globl _FSMTC1
                            209 	.globl _RXFIFOCNT
                            210 	.globl _IOCFG3
                            211 	.globl _IOCFG2
                            212 	.globl _IOCFG1
                            213 	.globl _IOCFG0
                            214 	.globl _SHORTADDRL
                            215 	.globl _SHORTADDRH
                            216 	.globl _PANIDL
                            217 	.globl _PANIDH
                            218 	.globl _IEEE_ADDR7
                            219 	.globl _IEEE_ADDR6
                            220 	.globl _IEEE_ADDR5
                            221 	.globl _IEEE_ADDR4
                            222 	.globl _IEEE_ADDR3
                            223 	.globl _IEEE_ADDR2
                            224 	.globl _IEEE_ADDR1
                            225 	.globl _IEEE_ADDR0
                            226 	.globl _DACTSTL
                            227 	.globl _DACTSTH
                            228 	.globl _ADCTSTL
                            229 	.globl _ADCTSTH
                            230 	.globl _FSMSTATE
                            231 	.globl _AGCCTRLL
                            232 	.globl _AGCCTRLH
                            233 	.globl _MANORL
                            234 	.globl _MANORH
                            235 	.globl _MANANDL
                            236 	.globl _MANANDH
                            237 	.globl _FSMTCL
                            238 	.globl _FSMTCH
                            239 	.globl _RFPWR
                            240 	.globl _CSPT
                            241 	.globl _CSPCTRL
                            242 	.globl _CSPZ
                            243 	.globl _CSPY
                            244 	.globl _CSPX
                            245 	.globl _FSCTRLL
                            246 	.globl _FSCTRLH
                            247 	.globl _RXCTRL1L
                            248 	.globl _RXCTRL1H
                            249 	.globl _RXCTRL0L
                            250 	.globl _RXCTRL0H
                            251 	.globl _TXCTRLL
                            252 	.globl _TXCTRLH
                            253 	.globl _SYNCWORDL
                            254 	.globl _SYNCWORDH
                            255 	.globl _RSSIL
                            256 	.globl _RSSIH
                            257 	.globl _MDMCTRL1L
                            258 	.globl _MDMCTRL1H
                            259 	.globl _MDMCTRL0L
                            260 	.globl _MDMCTRL0H
                            261 	.globl _uart0_init
                            262 	.globl _uart1_init
                            263 ;--------------------------------------------------------
                            264 ; special function registers
                            265 ;--------------------------------------------------------
                            266 	.area RSEG    (ABS,DATA)
   0000                     267 	.org 0x0000
                    0080    268 _P0	=	0x0080
                    0081    269 _SP	=	0x0081
                    0082    270 _DPL0	=	0x0082
                    0083    271 _DPH0	=	0x0083
                    0084    272 _DPL1	=	0x0084
                    0085    273 _DPH1	=	0x0085
                    0086    274 _U0CSR	=	0x0086
                    0087    275 _PCON	=	0x0087
                    0088    276 _TCON	=	0x0088
                    0089    277 _P0IFG	=	0x0089
                    008A    278 _P1IFG	=	0x008a
                    008B    279 _P2IFG	=	0x008b
                    008C    280 _PICTL	=	0x008c
                    008D    281 _P1IEN	=	0x008d
                    008F    282 _P0INP	=	0x008f
                    0090    283 _P1	=	0x0090
                    0091    284 _RFIM	=	0x0091
                    0092    285 _DPS	=	0x0092
                    0093    286 __XPAGE	=	0x0093
                    0094    287 _T2CMP	=	0x0094
                    0095    288 _ST0	=	0x0095
                    0096    289 _ST1	=	0x0096
                    0097    290 _ST2	=	0x0097
                    0098    291 _S0CON	=	0x0098
                    0099    292 _HSRC	=	0x0099
                    009A    293 _IEN2	=	0x009a
                    009B    294 _S1CON	=	0x009b
                    009C    295 _T2PEROF0	=	0x009c
                    009D    296 _T2PEROF1	=	0x009d
                    009E    297 _T2PEROF2	=	0x009e
                    009F    298 _FMAP	=	0x009f
                    009F    299 _PSBANK	=	0x009f
                    00A0    300 _P2	=	0x00a0
                    00A1    301 _T2OF0	=	0x00a1
                    00A2    302 _T2OF1	=	0x00a2
                    00A3    303 _T2OF2	=	0x00a3
                    00A4    304 _T2CAPLPL	=	0x00a4
                    00A5    305 _T2CAPHPH	=	0x00a5
                    00A6    306 _T2TLD	=	0x00a6
                    00A7    307 _T2THD	=	0x00a7
                    00A8    308 _IE	=	0x00a8
                    00A8    309 _IEN0	=	0x00a8
                    00A9    310 _IP0	=	0x00a9
                    00AB    311 _FWT	=	0x00ab
                    00AC    312 _FADDRL	=	0x00ac
                    00AD    313 _FADDRH	=	0x00ad
                    00AE    314 _FCTL	=	0x00ae
                    00AF    315 _FWDATA	=	0x00af
                    00B1    316 _ENCDI	=	0x00b1
                    00B2    317 _ENCDO	=	0x00b2
                    00B3    318 _ENCCS	=	0x00b3
                    00B4    319 _ADCCON1	=	0x00b4
                    00B5    320 _ADCCON2	=	0x00b5
                    00B6    321 _ADCCON3	=	0x00b6
                    00B7    322 _RCCTL	=	0x00b7
                    00B8    323 _IEN1	=	0x00b8
                    00B9    324 _IP1	=	0x00b9
                    00BA    325 _ADCL	=	0x00ba
                    00BB    326 _ADCH	=	0x00bb
                    00BC    327 _RNDL	=	0x00bc
                    00BD    328 _RNDH	=	0x00bd
                    00BE    329 _SLEEP	=	0x00be
                    00C0    330 _IRCON	=	0x00c0
                    00C1    331 _U0BUF	=	0x00c1
                    00C2    332 _U0BAUD	=	0x00c2
                    00C3    333 _T2CNF	=	0x00c3
                    00C4    334 _U0UCR	=	0x00c4
                    00C5    335 _U0GCR	=	0x00c5
                    00C6    336 _CLKCON	=	0x00c6
                    00C7    337 _MEMCTR	=	0x00c7
                    00C8    338 _T2CON	=	0x00c8
                    00C9    339 _WDCTL	=	0x00c9
                    00CA    340 _T3CNT	=	0x00ca
                    00CB    341 _T3CTL	=	0x00cb
                    00CC    342 _T3CCTL0	=	0x00cc
                    00CD    343 _T3CC0	=	0x00cd
                    00CE    344 _T3CCTL1	=	0x00ce
                    00CF    345 _T3CC1	=	0x00cf
                    00D0    346 _PSW	=	0x00d0
                    00D1    347 _DMAIRQ	=	0x00d1
                    00D2    348 _DMA1CFGL	=	0x00d2
                    00D3    349 _DMA1CFGH	=	0x00d3
                    00D4    350 _DMA0CFGL	=	0x00d4
                    00D5    351 _DMA0CFGH	=	0x00d5
                    00D6    352 _DMAARM	=	0x00d6
                    00D7    353 _DMAREQ	=	0x00d7
                    00D8    354 _TIMIF	=	0x00d8
                    00D9    355 _RFD	=	0x00d9
                    00DA    356 _T1CC0L	=	0x00da
                    00DB    357 _T1CC0H	=	0x00db
                    00DC    358 _T1CC1L	=	0x00dc
                    00DD    359 _T1CC1H	=	0x00dd
                    00DE    360 _T1CC2L	=	0x00de
                    00DF    361 _T1CC2H	=	0x00df
                    00E0    362 _ACC	=	0x00e0
                    00E1    363 _RFST	=	0x00e1
                    00E2    364 _T1CNTL	=	0x00e2
                    00E3    365 _T1CNTH	=	0x00e3
                    00E4    366 _T1CTL	=	0x00e4
                    00E5    367 _T1CCTL0	=	0x00e5
                    00E6    368 _T1CCTL1	=	0x00e6
                    00E7    369 _T1CCTL2	=	0x00e7
                    00E8    370 _IRCON2	=	0x00e8
                    00E9    371 _RFIF	=	0x00e9
                    00EA    372 _T4CNT	=	0x00ea
                    00EB    373 _T4CTL	=	0x00eb
                    00EC    374 _T4CCTL0	=	0x00ec
                    00ED    375 _T4CC0	=	0x00ed
                    00EE    376 _T4CCTL1	=	0x00ee
                    00EF    377 _T4CC1	=	0x00ef
                    00F0    378 _B	=	0x00f0
                    00F1    379 _PERCFG	=	0x00f1
                    00F2    380 _ADCCFG	=	0x00f2
                    00F3    381 _P0SEL	=	0x00f3
                    00F4    382 _P1SEL	=	0x00f4
                    00F5    383 _P2SEL	=	0x00f5
                    00F6    384 _P1INP	=	0x00f6
                    00F7    385 _P2INP	=	0x00f7
                    00F8    386 _U1CSR	=	0x00f8
                    00F9    387 _U1BUF	=	0x00f9
                    00FA    388 _U1BAUD	=	0x00fa
                    00FB    389 _U1UCR	=	0x00fb
                    00FC    390 _U1GCR	=	0x00fc
                    00FD    391 _P0DIR	=	0x00fd
                    00FE    392 _P1DIR	=	0x00fe
                    00FF    393 _P2DIR	=	0x00ff
                            394 ;--------------------------------------------------------
                            395 ; special function bits
                            396 ;--------------------------------------------------------
                            397 	.area RSEG    (ABS,DATA)
   0000                     398 	.org 0x0000
                    0087    399 _P0_7	=	0x0087
                    0086    400 _P0_6	=	0x0086
                    0085    401 _P0_5	=	0x0085
                    0084    402 _P0_4	=	0x0084
                    0083    403 _P0_3	=	0x0083
                    0082    404 _P0_2	=	0x0082
                    0081    405 _P0_1	=	0x0081
                    0080    406 _P0_0	=	0x0080
                    008F    407 _TCON_URX1IF	=	0x008f
                    008D    408 _TCON_ADCIF	=	0x008d
                    008B    409 _TCON_URX0IF	=	0x008b
                    008A    410 _TCON_IT1	=	0x008a
                    0089    411 _TCON_RFERRIF	=	0x0089
                    0088    412 _TCON_IT0	=	0x0088
                    0090    413 _P1_0	=	0x0090
                    0091    414 _P1_1	=	0x0091
                    0092    415 _P1_2	=	0x0092
                    0093    416 _P1_3	=	0x0093
                    0094    417 _P1_4	=	0x0094
                    0095    418 _P1_5	=	0x0095
                    0096    419 _P1_6	=	0x0096
                    0097    420 _P1_7	=	0x0097
                    0099    421 _S0CON_ENCIF_1	=	0x0099
                    0098    422 _S0CON_ENCIF_0	=	0x0098
                    00A0    423 _P2_0	=	0x00a0
                    00A1    424 _P2_1	=	0x00a1
                    00A2    425 _P2_2	=	0x00a2
                    00A3    426 _P2_3	=	0x00a3
                    00A4    427 _P2_4	=	0x00a4
                    00AF    428 _EA	=	0x00af
                    00AF    429 _IEN0_EA	=	0x00af
                    00AD    430 _IEN0_STIE	=	0x00ad
                    00AC    431 _IEN0_ENCIE	=	0x00ac
                    00AB    432 _IEN0_URX1IE	=	0x00ab
                    00AA    433 _IEN0_URX0IE	=	0x00aa
                    00A9    434 _IEN0_ADCIE	=	0x00a9
                    00A8    435 _IEN0_RFERRIE	=	0x00a8
                    00BD    436 _IEN1_P0IE	=	0x00bd
                    00BC    437 _IEN1_T4IE	=	0x00bc
                    00BB    438 _IEN1_T3IE	=	0x00bb
                    00BA    439 _IEN1_T2IE	=	0x00ba
                    00B9    440 _IEN1_T1IE	=	0x00b9
                    00B8    441 _IEN1_DMAIE	=	0x00b8
                    00C7    442 _IRCON_STIF	=	0x00c7
                    00C5    443 _IRCON_P0IF	=	0x00c5
                    00C4    444 _IRCON_T4IF	=	0x00c4
                    00C3    445 _IRCON_T3IF	=	0x00c3
                    00C2    446 _IRCON_T2IF	=	0x00c2
                    00C1    447 _IRCON_T1IF	=	0x00c1
                    00C0    448 _IRCON_DMAIF	=	0x00c0
                    00D0    449 _P	=	0x00d0
                    00D1    450 _F1	=	0x00d1
                    00D2    451 _OV	=	0x00d2
                    00D3    452 _RS0	=	0x00d3
                    00D4    453 _RS1	=	0x00d4
                    00D5    454 _F0	=	0x00d5
                    00D6    455 _AC	=	0x00d6
                    00D7    456 _CY	=	0x00d7
                    00EC    457 _IRCON2_WDTIF	=	0x00ec
                    00EB    458 _IRCON2_P1IF	=	0x00eb
                    00EA    459 _IRCON2_UTX1IF	=	0x00ea
                    00E9    460 _IRCON2_UTX0IF	=	0x00e9
                    00E8    461 _IRCON2_P2IF	=	0x00e8
                            462 ;--------------------------------------------------------
                            463 ; overlayable register banks
                            464 ;--------------------------------------------------------
                            465 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                     466 	.ds 8
                            467 ;--------------------------------------------------------
                            468 ; internal ram data
                            469 ;--------------------------------------------------------
                            470 	.area DSEG    (DATA)
                            471 ;--------------------------------------------------------
                            472 ; overlayable items in internal ram 
                            473 ;--------------------------------------------------------
                            474 	.area OSEG    (OVR,DATA)
                            475 ;--------------------------------------------------------
                            476 ; indirectly addressable internal ram data
                            477 ;--------------------------------------------------------
                            478 	.area ISEG    (DATA)
                            479 ;--------------------------------------------------------
                            480 ; absolute internal ram data
                            481 ;--------------------------------------------------------
                            482 	.area IABS    (ABS,DATA)
                            483 	.area IABS    (ABS,DATA)
                            484 ;--------------------------------------------------------
                            485 ; bit data
                            486 ;--------------------------------------------------------
                            487 	.area BSEG    (BIT)
                            488 ;--------------------------------------------------------
                            489 ; paged external ram data
                            490 ;--------------------------------------------------------
                            491 	.area PSEG    (PAG,XDATA)
                            492 ;--------------------------------------------------------
                            493 ; external ram data
                            494 ;--------------------------------------------------------
                            495 	.area XSEG    (XDATA)
                    DF02    496 _MDMCTRL0H	=	0xdf02
                    DF03    497 _MDMCTRL0L	=	0xdf03
                    DF04    498 _MDMCTRL1H	=	0xdf04
                    DF05    499 _MDMCTRL1L	=	0xdf05
                    DF06    500 _RSSIH	=	0xdf06
                    DF07    501 _RSSIL	=	0xdf07
                    DF08    502 _SYNCWORDH	=	0xdf08
                    DF09    503 _SYNCWORDL	=	0xdf09
                    DF0A    504 _TXCTRLH	=	0xdf0a
                    DF0B    505 _TXCTRLL	=	0xdf0b
                    DF0C    506 _RXCTRL0H	=	0xdf0c
                    DF0D    507 _RXCTRL0L	=	0xdf0d
                    DF0E    508 _RXCTRL1H	=	0xdf0e
                    DF0F    509 _RXCTRL1L	=	0xdf0f
                    DF10    510 _FSCTRLH	=	0xdf10
                    DF11    511 _FSCTRLL	=	0xdf11
                    DF12    512 _CSPX	=	0xdf12
                    DF13    513 _CSPY	=	0xdf13
                    DF14    514 _CSPZ	=	0xdf14
                    DF15    515 _CSPCTRL	=	0xdf15
                    DF16    516 _CSPT	=	0xdf16
                    DF17    517 _RFPWR	=	0xdf17
                    DF20    518 _FSMTCH	=	0xdf20
                    DF21    519 _FSMTCL	=	0xdf21
                    DF22    520 _MANANDH	=	0xdf22
                    DF23    521 _MANANDL	=	0xdf23
                    DF24    522 _MANORH	=	0xdf24
                    DF25    523 _MANORL	=	0xdf25
                    DF26    524 _AGCCTRLH	=	0xdf26
                    DF27    525 _AGCCTRLL	=	0xdf27
                    DF39    526 _FSMSTATE	=	0xdf39
                    DF3A    527 _ADCTSTH	=	0xdf3a
                    DF3B    528 _ADCTSTL	=	0xdf3b
                    DF3C    529 _DACTSTH	=	0xdf3c
                    DF3D    530 _DACTSTL	=	0xdf3d
                    DF43    531 _IEEE_ADDR0	=	0xdf43
                    DF44    532 _IEEE_ADDR1	=	0xdf44
                    DF45    533 _IEEE_ADDR2	=	0xdf45
                    DF46    534 _IEEE_ADDR3	=	0xdf46
                    DF47    535 _IEEE_ADDR4	=	0xdf47
                    DF48    536 _IEEE_ADDR5	=	0xdf48
                    DF49    537 _IEEE_ADDR6	=	0xdf49
                    DF4A    538 _IEEE_ADDR7	=	0xdf4a
                    DF4B    539 _PANIDH	=	0xdf4b
                    DF4C    540 _PANIDL	=	0xdf4c
                    DF4D    541 _SHORTADDRH	=	0xdf4d
                    DF4E    542 _SHORTADDRL	=	0xdf4e
                    DF4F    543 _IOCFG0	=	0xdf4f
                    DF50    544 _IOCFG1	=	0xdf50
                    DF51    545 _IOCFG2	=	0xdf51
                    DF52    546 _IOCFG3	=	0xdf52
                    DF53    547 _RXFIFOCNT	=	0xdf53
                    DF54    548 _FSMTC1	=	0xdf54
                    DF60    549 _CHVER	=	0xdf60
                    DF61    550 _CHIPID	=	0xdf61
                    DF62    551 _RFSTATUS	=	0xdf62
                    DFC1    552 _U0BUF_SHADOW	=	0xdfc1
                    DFD9    553 _RFD_SHADOW	=	0xdfd9
                    DFF9    554 _U1BUF_SHADOW	=	0xdff9
                    DFBA    555 _ADC_SHADOW	=	0xdfba
                            556 ;--------------------------------------------------------
                            557 ; absolute external ram data
                            558 ;--------------------------------------------------------
                            559 	.area XABS    (ABS,XDATA)
                            560 ;--------------------------------------------------------
                            561 ; external initialized ram data
                            562 ;--------------------------------------------------------
                            563 	.area XISEG   (XDATA)
                            564 	.area HOME    (CODE)
                            565 	.area GSINIT0 (CODE)
                            566 	.area GSINIT1 (CODE)
                            567 	.area GSINIT2 (CODE)
                            568 	.area GSINIT3 (CODE)
                            569 	.area GSINIT4 (CODE)
                            570 	.area GSINIT5 (CODE)
                            571 	.area GSINIT  (CODE)
                            572 	.area GSFINAL (CODE)
                            573 	.area CSEG    (CODE)
                            574 ;--------------------------------------------------------
                            575 ; global & static initialisations
                            576 ;--------------------------------------------------------
                            577 	.area HOME    (CODE)
                            578 	.area GSINIT  (CODE)
                            579 	.area GSFINAL (CODE)
                            580 	.area GSINIT  (CODE)
                            581 ;--------------------------------------------------------
                            582 ; Home
                            583 ;--------------------------------------------------------
                            584 	.area HOME    (CODE)
                            585 	.area HOME    (CODE)
                            586 ;--------------------------------------------------------
                            587 ; code
                            588 ;--------------------------------------------------------
                            589 	.area CSEG    (CODE)
                            590 ;------------------------------------------------------------
                            591 ;Allocation info for local variables in function 'uart0_init'
                            592 ;------------------------------------------------------------
                            593 ;speed                     Allocated to registers r2 r3 r4 r5 
                            594 ;------------------------------------------------------------
                            595 ;	../../../cpu/cc2430/dev/uart_init.c:24: uart0_init(uint32_t speed) __banked
                            596 ;	-----------------------------------------
                            597 ;	 function uart0_init
                            598 ;	-----------------------------------------
   0000                     599 _uart0_init:
                    0002    600 	ar2 = 0x02
                    0003    601 	ar3 = 0x03
                    0004    602 	ar4 = 0x04
                    0005    603 	ar5 = 0x05
                    0006    604 	ar6 = 0x06
                    0007    605 	ar7 = 0x07
                    0000    606 	ar0 = 0x00
                    0001    607 	ar1 = 0x01
   0000 AA 82               608 	mov	r2,dpl
   0002 AB 83               609 	mov	r3,dph
   0004 AC F0               610 	mov	r4,b
   0006 FD                  611 	mov	r5,a
                            612 ;	../../../cpu/cc2430/dev/uart_init.c:26: if(speed == 115200) {
   0007 BA 00 11            613 	cjne	r2,#0x00,00108$
   000A BB C2 0E            614 	cjne	r3,#0xC2,00108$
   000D BC 01 0B            615 	cjne	r4,#0x01,00108$
   0010 BD 00 08            616 	cjne	r5,#0x00,00108$
                            617 ;	../../../cpu/cc2430/dev/uart_init.c:27: U0BAUD=216;	/*115200*/
   0013 75 C2 D8            618 	mov	_U0BAUD,#0xD8
                            619 ;	../../../cpu/cc2430/dev/uart_init.c:28: U0GCR =11; 	/*LSB first and 115200*/
   0016 75 C5 0B            620 	mov	_U0GCR,#0x0B
   0019 80 29               621 	sjmp	00109$
   001B                     622 00108$:
                            623 ;	../../../cpu/cc2430/dev/uart_init.c:30: else if(speed == 38400) {
   001B BA 00 11            624 	cjne	r2,#0x00,00105$
   001E BB 96 0E            625 	cjne	r3,#0x96,00105$
   0021 BC 00 0B            626 	cjne	r4,#0x00,00105$
   0024 BD 00 08            627 	cjne	r5,#0x00,00105$
                            628 ;	../../../cpu/cc2430/dev/uart_init.c:31: U0BAUD=59;	/*38400*/
   0027 75 C2 3B            629 	mov	_U0BAUD,#0x3B
                            630 ;	../../../cpu/cc2430/dev/uart_init.c:32: U0GCR =10; 	/*LSB first and 38400*/
   002A 75 C5 0A            631 	mov	_U0GCR,#0x0A
   002D 80 15               632 	sjmp	00109$
   002F                     633 00105$:
                            634 ;	../../../cpu/cc2430/dev/uart_init.c:34: else if(speed == 9600) {
   002F BA 80 11            635 	cjne	r2,#0x80,00102$
   0032 BB 25 0E            636 	cjne	r3,#0x25,00102$
   0035 BC 00 0B            637 	cjne	r4,#0x00,00102$
   0038 BD 00 08            638 	cjne	r5,#0x00,00102$
                            639 ;	../../../cpu/cc2430/dev/uart_init.c:35: U0BAUD= 59;	/* 9600 */
   003B 75 C2 3B            640 	mov	_U0BAUD,#0x3B
                            641 ;	../../../cpu/cc2430/dev/uart_init.c:36: U0GCR = 8; 	/*LSB first and 9600*/
   003E 75 C5 08            642 	mov	_U0GCR,#0x08
   0041 80 01               643 	sjmp	00109$
   0043                     644 00102$:
                            645 ;	../../../cpu/cc2430/dev/uart_init.c:38: else { return; }
   0043 22                  646 	ret
   0044                     647 00109$:
                            648 ;	../../../cpu/cc2430/dev/uart_init.c:51: PERCFG &= ~U0CFG;	/*alternative port 1 = P0.5-2*/
   0044 53 F1 FE            649 	anl	_PERCFG,#0xFE
                            650 ;	../../../cpu/cc2430/dev/uart_init.c:55: P0SEL |= 0x0C;		/*peripheral select for TX and RX*/
   0047 43 F3 0C            651 	orl	_P0SEL,#0x0C
                            652 ;	../../../cpu/cc2430/dev/uart_init.c:56: P0 &= ~0x20;		/*RTS down*/
   004A 53 80 DF            653 	anl	_P0,#0xDF
                            654 ;	../../../cpu/cc2430/dev/uart_init.c:58: P0DIR |= 0x28;		/*RTS & TX out*/
   004D 43 FD 28            655 	orl	_P0DIR,#0x28
                            656 ;	../../../cpu/cc2430/dev/uart_init.c:59: P0DIR &= ~0x14;		/*CTS & RX in*/
   0050 53 FD EB            657 	anl	_P0DIR,#0xEB
                            658 ;	../../../cpu/cc2430/dev/uart_init.c:66: U0UCR = 0x02;		/*defaults: 8N1, no flow control, high stop bit*/
   0053 75 C4 02            659 	mov	_U0UCR,#0x02
                            660 ;	../../../cpu/cc2430/dev/uart_init.c:69: U0CSR = U_MODE | U_RE | U_TXB;  /*UART mode, receiver enable, TX done*/
   0056 75 86 C2            661 	mov	_U0CSR,#0xC2
                            662 ;	../../../cpu/cc2430/dev/uart_init.c:72: IP1 |= IP1_3;
   0059 43 B9 08            663 	orl	_IP1,#0x08
                            664 ;	../../../cpu/cc2430/dev/uart_init.c:73: IP0 |= IP0_3;
   005C 43 A9 08            665 	orl	_IP0,#0x08
                            666 ;	../../../cpu/cc2430/dev/uart_init.c:75: IEN0_URX0IE = 1;
   005F D2 AA               667 	setb	_IEN0_URX0IE
   0061 22                  668 	ret
                            669 ;------------------------------------------------------------
                            670 ;Allocation info for local variables in function 'uart1_init'
                            671 ;------------------------------------------------------------
                            672 ;speed                     Allocated to registers r2 r3 r4 r5 
                            673 ;------------------------------------------------------------
                            674 ;	../../../cpu/cc2430/dev/uart_init.c:80: uart1_init(uint32_t speed) __banked
                            675 ;	-----------------------------------------
                            676 ;	 function uart1_init
                            677 ;	-----------------------------------------
   0062                     678 _uart1_init:
   0062 AA 82               679 	mov	r2,dpl
   0064 AB 83               680 	mov	r3,dph
   0066 AC F0               681 	mov	r4,b
   0068 FD                  682 	mov	r5,a
                            683 ;	../../../cpu/cc2430/dev/uart_init.c:93: PERCFG |= U1CFG;	/*alternative port 2 = P1.7-4*/
   0069 43 F1 02            684 	orl	_PERCFG,#0x02
                            685 ;	../../../cpu/cc2430/dev/uart_init.c:97: P1SEL |= 0xC0;		/*peripheral select for TX and RX*/
   006C 43 F4 C0            686 	orl	_P1SEL,#0xC0
                            687 ;	../../../cpu/cc2430/dev/uart_init.c:98: P1 &= ~0x20;		/*RTS down*/
   006F 53 90 DF            688 	anl	_P1,#0xDF
                            689 ;	../../../cpu/cc2430/dev/uart_init.c:100: P1DIR |= 0x60;		/*RTS, TX out*/
   0072 43 FE 60            690 	orl	_P1DIR,#0x60
                            691 ;	../../../cpu/cc2430/dev/uart_init.c:101: P1DIR &= ~0x90;		/*CTS, RX in*/
   0075 53 FE 6F            692 	anl	_P1DIR,#0x6F
                            693 ;	../../../cpu/cc2430/dev/uart_init.c:104: if(speed == 115200) {
   0078 BA 00 0F            694 	cjne	r2,#0x00,00102$
   007B BB C2 0C            695 	cjne	r3,#0xC2,00102$
   007E BC 01 09            696 	cjne	r4,#0x01,00102$
   0081 BD 00 06            697 	cjne	r5,#0x00,00102$
                            698 ;	../../../cpu/cc2430/dev/uart_init.c:105: U1BAUD=216;	/*115200*/
   0084 75 FA D8            699 	mov	_U1BAUD,#0xD8
                            700 ;	../../../cpu/cc2430/dev/uart_init.c:106: U1GCR =11; 	/*LSB first and 115200*/
   0087 75 FC 0B            701 	mov	_U1GCR,#0x0B
   008A                     702 00102$:
                            703 ;	../../../cpu/cc2430/dev/uart_init.c:109: if(speed == 38400) {
   008A BA 00 0F            704 	cjne	r2,#0x00,00104$
   008D BB 96 0C            705 	cjne	r3,#0x96,00104$
   0090 BC 00 09            706 	cjne	r4,#0x00,00104$
   0093 BD 00 06            707 	cjne	r5,#0x00,00104$
                            708 ;	../../../cpu/cc2430/dev/uart_init.c:110: U1BAUD=59;	/*38400*/
   0096 75 FA 3B            709 	mov	_U1BAUD,#0x3B
                            710 ;	../../../cpu/cc2430/dev/uart_init.c:111: U1GCR =10; 	/*LSB first and 38400*/
   0099 75 FC 0A            711 	mov	_U1GCR,#0x0A
   009C                     712 00104$:
                            713 ;	../../../cpu/cc2430/dev/uart_init.c:114: if(speed == 9600) {
   009C BA 80 0F            714 	cjne	r2,#0x80,00106$
   009F BB 25 0C            715 	cjne	r3,#0x25,00106$
   00A2 BC 00 09            716 	cjne	r4,#0x00,00106$
   00A5 BD 00 06            717 	cjne	r5,#0x00,00106$
                            718 ;	../../../cpu/cc2430/dev/uart_init.c:115: U1BAUD= 59;	/* 9600 */
   00A8 75 FA 3B            719 	mov	_U1BAUD,#0x3B
                            720 ;	../../../cpu/cc2430/dev/uart_init.c:116: U1GCR = 8; 	/*LSB first and 9600*/
   00AB 75 FC 08            721 	mov	_U1GCR,#0x08
   00AE                     722 00106$:
                            723 ;	../../../cpu/cc2430/dev/uart_init.c:122: U1UCR = 0x02;	/*defaults: 8N1, no flow control, high stop bit*/
   00AE 75 FB 02            724 	mov	_U1UCR,#0x02
                            725 ;	../../../cpu/cc2430/dev/uart_init.c:125: U1CSR = U_MODE | U_RE | U_TXB;  /*UART mode, receiver enable, TX done*/
   00B1 75 F8 C2            726 	mov	_U1CSR,#0xC2
                            727 ;	../../../cpu/cc2430/dev/uart_init.c:128: IP1 |= IP1_3;
   00B4 43 B9 08            728 	orl	_IP1,#0x08
                            729 ;	../../../cpu/cc2430/dev/uart_init.c:129: IP0 |= IP0_3;
   00B7 43 A9 08            730 	orl	_IP0,#0x08
                            731 ;	../../../cpu/cc2430/dev/uart_init.c:131: IEN0_URX1IE = 1;	/* Enable the RX interrupt */
   00BA D2 AB               732 	setb	_IEN0_URX1IE
   00BC 22                  733 	ret
                            734 	.area CSEG    (CODE)
                            735 	.area CONST   (CODE)
                            736 	.area XINIT   (CODE)
                            737 	.area CABS    (ABS,CODE)
