
*** Running vivado
    with args -log super_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source super_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source super_wrapper.tcl -notrace
Command: open_checkpoint D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 239.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1694.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1694.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3400 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 26 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 3248 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1694.141 ; gain = 1463.289
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.141 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 4194 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e08faad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 179ec995a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 496 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 179ec995a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 221ee3e5c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18f3a1f32

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1213 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 18f3a1f32

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 24867b9e9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: 260cdb351

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Remap created 9179 cells and removed 9187 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1ea038dd6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1773.160 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 198f03be0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1773.160 ; gain = 79.020

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 198f03be0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:02 . Memory (MB): peak = 1773.160 ; gain = 79.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
Command: report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW1A1-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW1A2-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW2A2-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/lfcW1A1-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/lfcW1A2-ultra96'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2601.621 ; gain = 828.461
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2761.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1290c44ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2761.453 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2761.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae36c965

Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1659c6c9c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:44 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1659c6c9c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:45 . Memory (MB): peak = 3737.793 ; gain = 976.340
Phase 1 Placer Initialization | Checksum: 1659c6c9c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:45 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0703b11

Time (s): cpu = 00:01:57 ; elapsed = 00:01:52 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]. Replicated 27 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 27 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 27 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights4_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_28[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_23_i_17 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_28_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_23_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_1[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights7_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights5_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_2_U0/E[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_2_U0/i___2_i_1_LOPT_REMAP_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights8_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights6_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_3[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_19[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_19[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_18[6] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_18[7] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_19[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/rnext_0[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/rnext_0[6] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_16_U0/rnext[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_16_U0/mem_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/rnext_0[5] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/rnext_0[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_3[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/rnext_0[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_19[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_4__4 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 3737.793 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           27  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           27  |              0  |                     1  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ea4f5970

Time (s): cpu = 00:04:02 ; elapsed = 00:03:26 . Memory (MB): peak = 3737.793 ; gain = 976.340
Phase 2 Global Placement | Checksum: 140eadd02

Time (s): cpu = 00:04:07 ; elapsed = 00:03:31 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140eadd02

Time (s): cpu = 00:04:07 ; elapsed = 00:03:31 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1378bbe6f

Time (s): cpu = 00:04:24 ; elapsed = 00:03:47 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f5b619ee

Time (s): cpu = 00:04:26 ; elapsed = 00:03:48 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de9d7c3a

Time (s): cpu = 00:04:26 ; elapsed = 00:03:48 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 188c1dbf0

Time (s): cpu = 00:04:28 ; elapsed = 00:03:50 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 188c1dbf0

Time (s): cpu = 00:04:28 ; elapsed = 00:03:50 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 172ef9c23

Time (s): cpu = 00:04:30 ; elapsed = 00:03:53 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 18f28c7e8

Time (s): cpu = 00:04:42 ; elapsed = 00:04:04 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 14a4367ec

Time (s): cpu = 00:05:16 ; elapsed = 00:04:28 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 170893187

Time (s): cpu = 00:05:17 ; elapsed = 00:04:30 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 1a1b8a497

Time (s): cpu = 00:05:36 ; elapsed = 00:04:50 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 3ef55a98

Time (s): cpu = 00:06:14 ; elapsed = 00:05:12 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: c89b38c6

Time (s): cpu = 00:06:22 ; elapsed = 00:05:25 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 1a2ed2824

Time (s): cpu = 00:06:23 ; elapsed = 00:05:25 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 1bae6f8a1

Time (s): cpu = 00:07:50 ; elapsed = 00:06:27 . Memory (MB): peak = 3737.793 ; gain = 976.340
Phase 3 Detail Placement | Checksum: 1bae6f8a1

Time (s): cpu = 00:07:51 ; elapsed = 00:06:28 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c112990f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 0 skipped for placement/routing, 1 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c112990f

Time (s): cpu = 00:08:47 ; elapsed = 00:07:09 . Memory (MB): peak = 3737.793 ; gain = 976.340
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.165. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13cc20fd9

Time (s): cpu = 00:11:26 ; elapsed = 00:10:20 . Memory (MB): peak = 3737.793 ; gain = 976.340
Phase 4.1 Post Commit Optimization | Checksum: 13cc20fd9

Time (s): cpu = 00:11:27 ; elapsed = 00:10:20 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13cc20fd9

Time (s): cpu = 00:11:28 ; elapsed = 00:10:21 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e54103a3

Time (s): cpu = 00:11:32 ; elapsed = 00:10:26 . Memory (MB): peak = 3737.793 ; gain = 976.340

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 185d2f3bd

Time (s): cpu = 00:11:32 ; elapsed = 00:10:26 . Memory (MB): peak = 3737.793 ; gain = 976.340
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185d2f3bd

Time (s): cpu = 00:11:33 ; elapsed = 00:10:27 . Memory (MB): peak = 3737.793 ; gain = 976.340
Ending Placer Task | Checksum: 115ed6a00

Time (s): cpu = 00:11:33 ; elapsed = 00:10:27 . Memory (MB): peak = 3737.793 ; gain = 976.340
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:47 ; elapsed = 00:10:37 . Memory (MB): peak = 3737.793 ; gain = 1136.172
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file super_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file super_wrapper_utilization_placed.rpt -pb super_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3737.793 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file super_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.633 . Memory (MB): peak = 3737.793 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 3737.793 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 8 Placement Based Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 14 Placement Based Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1c64cd1c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 53 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_4_U0/q0_reg[0][0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_1_U0/E[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_1_U0/q0_reg[15][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_8_U0/E[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/q0_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/grp_DoCompute_fu_646_threshs1_m_threshold_63_ce0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/SRL_SIG_reg[1][0][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_18_U0/SRL_SIG_reg[1][0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 3737.793 ; gain = 0.000
Phase 27 Very High Fanout Optimization | Checksum: c61e07fd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 28 Placement Based Optimization | Checksum: c61e07fd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: c61e07fd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: c61e07fd

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3737.793 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: c61e07fd

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 3737.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.095 | TNS=0.000 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |           10  |              0  |                     5  |           0  |           1  |  00:00:22  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                 |          0.000  |          0.000  |           10  |              0  |                     5  |           0  |           4  |  00:00:25  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: c61e07fd

Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3737.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3737.793 ; gain = 0.000
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5cd2cb17 ConstDB: 0 ShapeSum: 966fa619 RouteDB: a87ef3ca

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: edfa3468

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 4219.945 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2c5803dc NumContArr: 52e9a873 Constraints: 515b957e Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d09d41cd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d09d41cd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d09d41cd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 17ae0308f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e5abf614

Time (s): cpu = 00:01:49 ; elapsed = 00:01:14 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=-0.051 | THS=-15.985|

Phase 2 Router Initialization | Checksum: 1b6794ab4

Time (s): cpu = 00:02:23 ; elapsed = 00:01:37 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ee7cf0f6

Time (s): cpu = 00:03:26 ; elapsed = 00:02:16 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22276
 Number of Nodes with overlaps = 2930
 Number of Nodes with overlaps = 552
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X17Y112 CLEL_R_X17Y112 CLEL_L_X7Y168 CLEL_R_X7Y168 CLEL_R_X25Y139 CLEM_X4Y129 CLEL_R_X4Y129 CLEL_L_X5Y164 CLEL_R_X5Y164 CLEM_X6Y159 
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X1Y121 CLEL_R_X1Y121 CLEL_R_X2Y59 CLEL_L_X5Y168 CLEL_R_X5Y168 CLEL_L_X5Y165 CLEL_R_X5Y165 CLEM_X6Y164 CLEL_R_X6Y164 CLEL_R_X12Y16 
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X1Y122 CLEL_R_X1Y122 
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-6.399 | WHS=-0.036 | THS=-0.599 |

Phase 4.1 Global Iteration 0 | Checksum: 89d6b3ee

Time (s): cpu = 00:10:21 ; elapsed = 00:07:18 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-1.345 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bb0ec7e5

Time (s): cpu = 00:10:59 ; elapsed = 00:07:53 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.021  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10cada131

Time (s): cpu = 00:11:33 ; elapsed = 00:08:23 . Memory (MB): peak = 4219.945 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 10cada131

Time (s): cpu = 00:11:33 ; elapsed = 00:08:24 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ea784d9e

Time (s): cpu = 00:11:56 ; elapsed = 00:08:39 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.052 | TNS=-0.052 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d3aa20b4

Time (s): cpu = 00:11:58 ; elapsed = 00:08:40 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d3aa20b4

Time (s): cpu = 00:11:59 ; elapsed = 00:08:40 . Memory (MB): peak = 4219.945 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d3aa20b4

Time (s): cpu = 00:11:59 ; elapsed = 00:08:41 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f5819110

Time (s): cpu = 00:12:17 ; elapsed = 00:08:53 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.021  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191b5fd87

Time (s): cpu = 00:12:17 ; elapsed = 00:08:53 . Memory (MB): peak = 4219.945 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 191b5fd87

Time (s): cpu = 00:12:17 ; elapsed = 00:08:54 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.7629 %
  Global Horizontal Routing Utilization  = 21.0965 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140ff3e2e

Time (s): cpu = 00:12:19 ; elapsed = 00:08:55 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140ff3e2e

Time (s): cpu = 00:12:19 ; elapsed = 00:08:55 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 140ff3e2e

Time (s): cpu = 00:12:30 ; elapsed = 00:09:11 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 140ff3e2e

Time (s): cpu = 00:12:31 ; elapsed = 00:09:11 . Memory (MB): peak = 4219.945 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.022  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 14ead3cc1

Time (s): cpu = 00:13:21 ; elapsed = 00:09:43 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:22 ; elapsed = 00:09:43 . Memory (MB): peak = 4219.945 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:44 ; elapsed = 00:09:59 . Memory (MB): peak = 4219.945 ; gain = 482.152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4219.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
Command: report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4295.816 ; gain = 75.871
INFO: [runtcl-4] Executing : report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4295.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
Command: report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
187 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4357.445 ; gain = 61.629
INFO: [runtcl-4] Executing : report_route_status -file super_wrapper_route_status.rpt -pb super_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4400.828 ; gain = 43.383
INFO: [runtcl-4] Executing : report_incremental_reuse -file super_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4400.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_routed.rpt -pb super_wrapper_bus_skew_routed.pb -rpx super_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4427.246 ; gain = 26.402
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4427.246 ; gain = 26.402
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_postroute_physopted.rpt -pb super_wrapper_bus_skew_postroute_physopted.pb -rpx super_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 22:01:02 2019...
