(c) Copyright 2012-2017 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sdscc 2017.2 SW Build 1972098 on Wed Aug 23 11:35:17 MDT 2017
# Start time    : Wed Sep 20 00:28:56 JST 2017
# Command line  : sdscc -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/cnn.o -MMD -MP -MFsrc/cnn.d -MTsrc/cnn.o -o src/cnn.o ../src/cnn.c -sds-hw CNNLayer cnn.c -clkid 2 -sds-end -sds-sys-config linux -sds-proc a9_0 -sds-pf zed
# Log file      : /home/hidemi/workspace/SDSoC_Test/CNN_Test13/Debug/_sds/reports/sds_cnn.log
# Journal file  : /home/hidemi/workspace/SDSoC_Test/CNN_Test13/Debug/_sds/reports/sds_cnn.jou
# Report file   : /home/hidemi/workspace/SDSoC_Test/CNN_Test13/Debug/_sds/reports/sds_cnn.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/hidemi/workspace/SDSoC_Test/CNN_Test13/Debug/_sds/vhls/CNNLayer/solution/syn/report/CNNLayer_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_Convolution_fu_431  |Convolution  |    ?|    ?|    ?|    ?|   none  |
        |grp_Pooling_fu_444      |Pooling      |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------------------+-----+-----------+----------+-----------+-----------+---------------+----------+
        |                                |     Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        |            Loop Name           | min |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +--------------------------------+-----+-----------+----------+-----------+-----------+---------------+----------+
        |- Loop 1                        |    ?|          ?|         ?|          -|          -|              ?|    no    |
        | + memcpy.buffer0.filter        |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        | + memcpy.buffer1.input_data    |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        | + memcpy.pool_out.buffer3.gep  |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        | + memcpy.buffer0.filter        |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        | + memcpy.buffer1.input_data    |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        | + memcpy.pool_out.buffer3.gep  |    0|  536870912|         3|          1|          1| 0 ~ 536870911 |    yes   |
        +--------------------------------+-----+-----------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    941|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     53|    6809|   7741|
|Memory           |       86|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    772|
|Register         |        -|      -|    1499|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       98|     53|    8308|   9454|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     24|       7|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+---------------------------+---------+-------+------+------+
    |CNNLayer_filter_m_axi_U      |CNNLayer_filter_m_axi      |        4|      0|   566|   766|
    |CNNLayer_input_data_m_axi_U  |CNNLayer_input_data_m_axi  |        4|      0|   566|   766|
    |CNNLayer_mul_32s_jbC_U36     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U37     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U38     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U39     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U40     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U41     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U42     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_mul_32s_jbC_U43     |CNNLayer_mul_32s_jbC       |        0|      4|   165|    50|
    |CNNLayer_pool_out_m_axi_U    |CNNLayer_pool_out_m_axi    |        4|      0|   566|   766|
    |grp_Convolution_fu_431       |Convolution                |        0|     17|  2211|  3404|
    |grp_Pooling_fu_444           |Pooling                    |        0|      4|  1580|  1639|
    +-----------------------------+---------------------------+---------+-------+------+------+
    |Total                        |                           |       12|     53|  6809|  7741|
    +-----------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |   Memory  |      Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |buffer0_U  |CNNLayer_buffer0  |        2|  0|   0|     25|   64|     1|         1600|
    |buffer1_U  |CNNLayer_buffer1  |       64|  0|   0|  10800|   64|     1|       691200|
    |buffer2_U  |CNNLayer_buffer2  |       16|  0|   0|   3136|   64|     1|       200704|
    |buffer3_U  |CNNLayer_buffer3  |        4|  0|   0|    784|   64|     1|        50176|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+
    |Total      |                  |       86|  0|   0|  14745|  256|     4|       943680|
    +-----------+------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |filter2_sum1_fu_720_p2             |     +    |      0|  0|  39|          32|          32|
    |filter2_sum_fu_631_p2              |     +    |      0|  0|  39|          32|          32|
    |i_1_1_fu_792_p2                    |     +    |      0|  0|  39|          32|           2|
    |indvar_next1_1_fu_781_p2           |     +    |      0|  0|  36|          29|           1|
    |indvar_next1_fu_693_p2             |     +    |      0|  0|  36|          29|           1|
    |indvar_next7_1_fu_751_p2           |     +    |      0|  0|  36|          29|           1|
    |indvar_next7_fu_662_p2             |     +    |      0|  0|  36|          29|           1|
    |indvar_next_1_fu_735_p2            |     +    |      0|  0|  36|          29|           1|
    |indvar_next_fu_646_p2              |     +    |      0|  0|  36|          29|           1|
    |pool_out8_sum2_fu_766_p2           |     +    |      0|  0|  39|          32|          32|
    |pool_out8_sum_fu_678_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_41_fu_559_p2                   |     +    |      0|  0|  39|           1|          32|
    |p_neg_t_fu_589_p2                  |     -    |      0|  0|  38|           1|          31|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state16_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state26_pp1_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state34_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state39                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state50_pp3_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state60_pp4_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state68_io                |    and   |      0|  0|   8|           1|           1|
    |exitcond1_1_fu_776_p2              |   icmp   |      0|  0|  18|          29|          29|
    |exitcond1_fu_688_p2                |   icmp   |      0|  0|  18|          29|          29|
    |exitcond8_1_fu_746_p2              |   icmp   |      0|  0|  18|          29|          29|
    |exitcond8_fu_657_p2                |   icmp   |      0|  0|  18|          29|          29|
    |exitcond_1_fu_730_p2               |   icmp   |      0|  0|  18|          29|          29|
    |exitcond_fu_641_p2                 |   icmp   |      0|  0|  18|          29|          29|
    |tmp_22_1_fu_710_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_46_fu_621_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |i_1_s_fu_704_p2                    |    or    |      0|  0|  39|          32|           1|
    |tmp_44_fu_605_p3                   |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   8|           1|           2|
    |p_neg_fu_573_p2                    |    xor   |      0|  0|  39|          32|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 941|         664|         508|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  265|         62|    1|         62|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2            |    9|          2|    1|          2|
    |ap_sig_ioackin_filter_ARREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_input_data_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_pool_out_AWREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_pool_out_WREADY     |    9|          2|    1|          2|
    |buffer0_address0                   |   21|          4|    5|         20|
    |buffer0_ce0                        |   15|          3|    1|          3|
    |buffer0_d0                         |   15|          3|   64|        192|
    |buffer1_address0                   |   21|          4|   14|         56|
    |buffer1_ce0                        |   15|          3|    1|          3|
    |buffer2_address0                   |   15|          3|   12|         36|
    |buffer2_ce0                        |   15|          3|    1|          3|
    |buffer2_we0                        |    9|          2|    1|          2|
    |buffer3_address0                   |   21|          4|   10|         40|
    |buffer3_ce0                        |   15|          3|    1|          3|
    |buffer3_we0                        |    9|          2|    1|          2|
    |filter_ARADDR                      |   15|          3|   32|         96|
    |filter_blk_n_AR                    |    9|          2|    1|          2|
    |filter_blk_n_R                     |    9|          2|    1|          2|
    |i_reg_349                          |    9|          2|   32|         64|
    |indvar1_1_reg_420                  |    9|          2|   29|         58|
    |indvar1_reg_385                    |    9|          2|   29|         58|
    |indvar6_1_phi_fu_412_p4            |    9|          2|   29|         58|
    |indvar6_1_reg_408                  |    9|          2|   29|         58|
    |indvar6_phi_fu_377_p4              |    9|          2|   29|         58|
    |indvar6_reg_373                    |    9|          2|   29|         58|
    |indvar_1_phi_fu_400_p4             |    9|          2|   29|         58|
    |indvar_1_reg_396                   |    9|          2|   29|         58|
    |indvar_phi_fu_365_p4               |    9|          2|   29|         58|
    |indvar_reg_361                     |    9|          2|   29|         58|
    |input_data_blk_n_AR                |    9|          2|    1|          2|
    |input_data_blk_n_R                 |    9|          2|    1|          2|
    |pool_out_AWADDR                    |   15|          3|   32|         96|
    |pool_out_blk_n_AW                  |    9|          2|    1|          2|
    |pool_out_blk_n_B                   |    9|          2|    1|          2|
    |pool_out_blk_n_W                   |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  772|        170|  521|       1304|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  61|   0|   61|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                 |   1|   0|    1|          0|
    |ap_reg_grp_Convolution_fu_431_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Pooling_fu_444_ap_start      |   1|   0|    1|          0|
    |ap_reg_ioackin_filter_ARREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_input_data_ARREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_pool_out_AWREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_pool_out_WREADY          |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_950       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_indvar_reg_361         |  29|   0|   29|          0|
    |ap_reg_pp1_iter1_exitcond8_reg_964      |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_indvar6_reg_373        |  29|   0|   29|          0|
    |ap_reg_pp2_iter1_exitcond1_reg_989      |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_exitcond_1_reg_1028    |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_indvar_1_reg_396       |  29|   0|   29|          0|
    |ap_reg_pp4_iter1_exitcond8_1_reg_1042   |   1|   0|    1|          0|
    |ap_reg_pp4_iter1_indvar6_1_reg_408      |  29|   0|   29|          0|
    |ap_reg_pp5_iter1_exitcond1_1_reg_1067   |   1|   0|    1|          0|
    |exitcond1_1_reg_1067                    |   1|   0|    1|          0|
    |exitcond1_reg_989                       |   1|   0|    1|          0|
    |exitcond8_1_reg_1042                    |   1|   0|    1|          0|
    |exitcond8_reg_964                       |   1|   0|    1|          0|
    |exitcond_1_reg_1028                     |   1|   0|    1|          0|
    |exitcond_reg_950                        |   1|   0|    1|          0|
    |filter2_sum1_reg_1017                   |  32|   0|   32|          0|
    |filter2_sum_reg_939                     |  32|   0|   32|          0|
    |filter_addr_1_read_reg_1037             |  64|   0|   64|          0|
    |filter_addr_read_reg_959                |  64|   0|   64|          0|
    |i_1_1_reg_1081                          |  32|   0|   32|          0|
    |i_1_s_reg_1003                          |  31|   0|   32|          1|
    |i_reg_349                               |  32|   0|   32|          0|
    |indvar1_1_reg_420                       |  29|   0|   29|          0|
    |indvar1_reg_385                         |  29|   0|   29|          0|
    |indvar6_1_reg_408                       |  29|   0|   29|          0|
    |indvar6_reg_373                         |  29|   0|   29|          0|
    |indvar_1_reg_396                        |  29|   0|   29|          0|
    |indvar_next7_1_reg_1046                 |  29|   0|   29|          0|
    |indvar_next7_reg_968                    |  29|   0|   29|          0|
    |indvar_next_1_reg_1032                  |  29|   0|   29|          0|
    |indvar_next_reg_954                     |  29|   0|   29|          0|
    |indvar_reg_361                          |  29|   0|   29|          0|
    |input_data_addr_reg_866                 |  29|   0|   32|          3|
    |offset_1_reg_1051                       |  32|   0|   32|          0|
    |offset_reg_973                          |  32|   0|   32|          0|
    |pool_out8_sum2_reg_1056                 |  32|   0|   32|          0|
    |pool_out8_sum_reg_978                   |  32|   0|   32|          0|
    |reg_453                                 |  64|   0|   64|          0|
    |reg_458                                 |  64|   0|   64|          0|
    |tmp1_reg_810                            |  32|   0|   32|          0|
    |tmp_10_reg_934                          |  32|   0|   32|          0|
    |tmp_12_reg_860                          |  29|   0|   32|          3|
    |tmp_14_reg_872                          |  29|   0|   32|          3|
    |tmp_1_reg_902                           |  29|   0|   32|          3|
    |tmp_24_1_reg_1012                       |  32|   0|   32|          0|
    |tmp_2_reg_907                           |  32|   0|   32|          0|
    |tmp_38_reg_884                          |  29|   0|   29|          0|
    |tmp_39_reg_896                          |  29|   0|   29|          0|
    |tmp_3_reg_878                           |  32|   0|   32|          0|
    |tmp_40_reg_913                          |  29|   0|   29|          0|
    |tmp_45_reg_925                          |  31|   0|   32|          1|
    |tmp_46_reg_930                          |   1|   0|    1|          0|
    |tmp_5_reg_919                           |  29|   0|   32|          3|
    |tmp_6_reg_890                           |  29|   0|   32|          3|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1499|   0| 1519|         20|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      CNNLayer     | return value |
|ap_return                  | out |   32| ap_ctrl_hs |      CNNLayer     | return value |
|m_axi_filter_AWVALID       | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWREADY       |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWADDR        | out |   32|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWID          | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWLEN         | out |    8|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWSIZE        | out |    3|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWBURST       | out |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWLOCK        | out |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWCACHE       | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWPROT        | out |    3|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWQOS         | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWREGION      | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_AWUSER        | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WVALID        | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WREADY        |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WDATA         | out |   64|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WSTRB         | out |    8|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WLAST         | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WID           | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_WUSER         | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARVALID       | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARREADY       |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARADDR        | out |   32|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARID          | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARLEN         | out |    8|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARSIZE        | out |    3|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARBURST       | out |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARLOCK        | out |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARCACHE       | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARPROT        | out |    3|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARQOS         | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARREGION      | out |    4|    m_axi   |       filter      |    pointer   |
|m_axi_filter_ARUSER        | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RVALID        |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RREADY        | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RDATA         |  in |   64|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RLAST         |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RID           |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RUSER         |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_RRESP         |  in |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_BVALID        |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_BREADY        | out |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_BRESP         |  in |    2|    m_axi   |       filter      |    pointer   |
|m_axi_filter_BID           |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_filter_BUSER         |  in |    1|    m_axi   |       filter      |    pointer   |
|m_axi_input_data_AWVALID   | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWREADY   |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWADDR    | out |   32|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWID      | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWLEN     | out |    8|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWSIZE    | out |    3|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWBURST   | out |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWLOCK    | out |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWCACHE   | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWPROT    | out |    3|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWQOS     | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWREGION  | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_AWUSER    | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WVALID    | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WREADY    |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WDATA     | out |   64|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WSTRB     | out |    8|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WLAST     | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WID       | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_WUSER     | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARVALID   | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARREADY   |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARADDR    | out |   32|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARID      | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARLEN     | out |    8|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARSIZE    | out |    3|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARBURST   | out |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARLOCK    | out |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARCACHE   | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARPROT    | out |    3|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARQOS     | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARREGION  | out |    4|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_ARUSER    | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RVALID    |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RREADY    | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RDATA     |  in |   64|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RLAST     |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RID       |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RUSER     |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_RRESP     |  in |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_BVALID    |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_BREADY    | out |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_BRESP     |  in |    2|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_BID       |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_input_data_BUSER     |  in |    1|    m_axi   |     input_data    |    pointer   |
|m_axi_conv_out_AWVALID     | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWREADY     |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWADDR      | out |   32|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWID        | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWLEN       | out |    8|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWSIZE      | out |    3|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWBURST     | out |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWLOCK      | out |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWCACHE     | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWPROT      | out |    3|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWQOS       | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWREGION    | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_AWUSER      | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WVALID      | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WREADY      |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WDATA       | out |   64|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WSTRB       | out |    8|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WLAST       | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WID         | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_WUSER       | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARVALID     | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARREADY     |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARADDR      | out |   32|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARID        | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARLEN       | out |    8|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARSIZE      | out |    3|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARBURST     | out |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARLOCK      | out |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARCACHE     | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARPROT      | out |    3|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARQOS       | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARREGION    | out |    4|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_ARUSER      | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RVALID      |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RREADY      | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RDATA       |  in |   64|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RLAST       |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RID         |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RUSER       |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_RRESP       |  in |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_BVALID      |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_BREADY      | out |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_BRESP       |  in |    2|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_BID         |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_conv_out_BUSER       |  in |    1|    m_axi   |      conv_out     |    pointer   |
|m_axi_pool_out_AWVALID     | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWREADY     |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWADDR      | out |   32|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWID        | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWLEN       | out |    8|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWSIZE      | out |    3|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWBURST     | out |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWLOCK      | out |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWCACHE     | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWPROT      | out |    3|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWQOS       | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWREGION    | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_AWUSER      | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WVALID      | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WREADY      |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WDATA       | out |   64|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WSTRB       | out |    8|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WLAST       | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WID         | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_WUSER       | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARVALID     | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARREADY     |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARADDR      | out |   32|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARID        | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARLEN       | out |    8|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARSIZE      | out |    3|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARBURST     | out |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARLOCK      | out |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARCACHE     | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARPROT      | out |    3|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARQOS       | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARREGION    | out |    4|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_ARUSER      | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RVALID      |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RREADY      | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RDATA       |  in |   64|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RLAST       |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RID         |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RUSER       |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_RRESP       |  in |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_BVALID      |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_BREADY      | out |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_BRESP       |  in |    2|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_BID         |  in |    1|    m_axi   |      pool_out     |    pointer   |
|m_axi_pool_out_BUSER       |  in |    1|    m_axi   |      pool_out     |    pointer   |
|filter_offset              |  in |   32|   ap_none  |   filter_offset   |    scalar    |
|filter_num                 |  in |   32|   ap_none  |     filter_num    |    scalar    |
|filter_size_r              |  in |   32|   ap_none  |   filter_size_r   |    scalar    |
|input_data_offset          |  in |   32|   ap_none  | input_data_offset |    scalar    |
|input_width                |  in |   32|   ap_none  |    input_width    |    scalar    |
|input_height               |  in |   32|   ap_none  |    input_height   |    scalar    |
|input_depth                |  in |   32|   ap_none  |    input_depth    |    scalar    |
|conv_out_offset            |  in |   32|   ap_none  |  conv_out_offset  |    scalar    |
|conv_width                 |  in |   32|   ap_none  |     conv_width    |    scalar    |
|conv_height                |  in |   32|   ap_none  |    conv_height    |    scalar    |
|pool_out_offset            |  in |   32|   ap_none  |  pool_out_offset  |    scalar    |
|pool_width                 |  in |   32|   ap_none  |     pool_width    |    scalar    |
|pool_height                |  in |   32|   ap_none  |    pool_height    |    scalar    |
|pool_size                  |  in |   32|   ap_none  |     pool_size     |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

