Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_perlbench_001.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3276063 heartbeat IPC: 3.05244 cumulative IPC: 3.05244 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6540967 heartbeat IPC: 3.06288 cumulative IPC: 3.05765 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9857817 heartbeat IPC: 3.01491 cumulative IPC: 3.04327 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13113327 heartbeat IPC: 3.07172 cumulative IPC: 3.05033 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16387379 heartbeat IPC: 3.05432 cumulative IPC: 3.05113 (Simulation time: 0 hr 1 min 47 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16387379 (Simulation time: 0 hr 1 min 47 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 24678981 heartbeat IPC: 1.20604 cumulative IPC: 1.20604 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32774750 heartbeat IPC: 1.23521 cumulative IPC: 1.22045 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41194445 heartbeat IPC: 1.18769 cumulative IPC: 1.20933 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 46955665 heartbeat IPC: 1.73574 cumulative IPC: 1.30855 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52853974 heartbeat IPC: 1.6954 cumulative IPC: 1.37112 (Simulation time: 0 hr 3 min 30 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36466595 cumulative IPC: 1.37112 (Simulation time: 0 hr 3 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.37112 instructions: 50000001 cycles: 36466595
L1D TOTAL     ACCESS:   20695638  HIT:   20280568  MISS:     415070
L1D LOAD      ACCESS:    7177662  HIT:    6964026  MISS:     213636
L1D RFO       ACCESS:    6542032  HIT:    6523518  MISS:      18514
L1D PREFETCH  ACCESS:    6975944  HIT:    6793024  MISS:     182920
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7193269  ISSUED:    7077208  USEFUL:      55248  USELESS:     127667
L1D AVERAGE MISS LATENCY: 59.3242 cycles
L1I TOTAL     ACCESS:   10303335  HIT:    9358059  MISS:     945276
L1I LOAD      ACCESS:    9149389  HIT:    9058712  MISS:      90677
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1153946  HIT:     299347  MISS:     854599
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1322952  ISSUED:    1322952  USEFUL:     450427  USELESS:     404200
L1I AVERAGE MISS LATENCY: 15.6075 cycles
L2C TOTAL     ACCESS:    1836589  HIT:    1669260  MISS:     167329
L2C LOAD      ACCESS:     244146  HIT:     165318  MISS:      78828
L2C RFO       ACCESS:      18281  HIT:      12827  MISS:       5454
L2C PREFETCH  ACCESS:    1495223  HIT:    1412554  MISS:      82669
L2C WRITEBACK ACCESS:      78939  HIT:      78561  MISS:        378
L2C PREFETCH  REQUESTED:     953505  ISSUED:     953488  USEFUL:       4830  USELESS:      77797
L2C AVERAGE MISS LATENCY: 121.84 cycles
LLC TOTAL     ACCESS:     401806  HIT:     261507  MISS:     140299
LLC LOAD      ACCESS:      78828  HIT:      29011  MISS:      49817
LLC RFO       ACCESS:       5454  HIT:       2422  MISS:       3032
LLC PREFETCH  ACCESS:     292098  HIT:     205136  MISS:      86962
LLC WRITEBACK ACCESS:      25426  HIT:      24938  MISS:        488
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12135  USELESS:      75256
LLC AVERAGE MISS LATENCY: 159.659 cycles
Major fault: 0 Minor fault: 6364
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32145  ROW_BUFFER_MISS:     107664
 DBUS_CONGESTED:      55829
 WQ ROW_BUFFER_HIT:       4389  ROW_BUFFER_MISS:      12909  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 98.7418% MPKI: 2.47758 Average ROB Occupancy at Mispredict: 79.9685

Branch types
NOT_BRANCH: 40154100 80.3082%
BRANCH_DIRECT_JUMP: 817094 1.63419%
BRANCH_INDIRECT: 303787 0.607574%
BRANCH_CONDITIONAL: 7492103 14.9842%
BRANCH_DIRECT_CALL: 471777 0.943554%
BRANCH_INDIRECT_CALL: 144546 0.289092%
BRANCH_RETURN: 616324 1.23265%
BRANCH_OTHER: 0 0%

