`include "Out6.v"
`timescale 1ns / 1ps
module exp_wrapper (bin_in, clk, bin_out, ivalid, ovalid, iready, oready);
    input wire[7:0] bin_in;
    input wire clk;
    output reg[7:0] bin_out;
    input ivalid;
    input iready;
    output ovalid;
    output oready; 

    New_Imp_Func exp(.bin_in1(bin_in), .clk(clk),  .bin_out(bin_out));
    assign ovalid = 1'b1;
    assign oready = 1'b1;
endmodule