-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module3_fine_sync_combine_and_peak_Pipeline_COMBINE is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    re_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    re_out_empty_n : IN STD_LOGIC;
    re_out_read : OUT STD_LOGIC;
    re_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    re_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    im_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    im_out_empty_n : IN STD_LOGIC;
    im_out_read : OUT STD_LOGIC;
    im_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    im_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    sum_out_empty_n : IN STD_LOGIC;
    sum_out_read : OUT STD_LOGIC;
    sum_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    length_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_pos_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_pos_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of module3_fine_sync_combine_and_peak_Pipeline_COMBINE is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv31_9E : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000010011110";
    constant ap_const_lv31_7FFFFF61 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111101100001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln57_fu_133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal re_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal im_out_blk_n : STD_LOGIC;
    signal sum_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal i_6_reg_330 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_6_reg_330_pp0_iter1_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal i_6_reg_330_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal i_6_reg_330_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln57_reg_336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_336_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_336_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal corr_re_fu_170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corr_re_reg_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal corr_im_fu_192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corr_im_reg_345 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln65_fu_103_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal mul_ln65_reg_350 : STD_LOGIC_VECTOR (71 downto 0);
    signal mul_ln65_1_fu_107_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal mul_ln65_1_reg_355 : STD_LOGIC_VECTOR (71 downto 0);
    signal metric_reg_360 : STD_LOGIC_VECTOR (47 downto 0);
    signal max_metric_fu_60 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal max_metric_2_fu_278_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal max_pos_fu_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal max_pos_2_fu_286_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal i_fu_68 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_5_fu_139_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_i_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal mul_ln65_fu_103_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln65_fu_205_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal mul_ln65_fu_103_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln65_1_fu_107_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln66_fu_218_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal mul_ln65_1_fu_107_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln57_fu_129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_150_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln63_1_fu_160_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_176_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln64_fu_186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_198_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal shl_ln1_fu_211_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln65_fu_224_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln72_fu_254_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln70_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln70_fu_259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln69_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_metric_1_fu_263_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal max_pos_1_fu_270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component module3_fine_sync_mul_36s_36s_72_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (35 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (71 downto 0) );
    end component;


    component module3_fine_sync_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_36s_36s_72_1_1_U15 : component module3_fine_sync_mul_36s_36s_72_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 36,
        din1_WIDTH => 36,
        dout_WIDTH => 72)
    port map (
        din0 => mul_ln65_fu_103_p0,
        din1 => mul_ln65_fu_103_p1,
        dout => mul_ln65_fu_103_p2);

    mul_36s_36s_72_1_1_U16 : component module3_fine_sync_mul_36s_36s_72_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 36,
        din1_WIDTH => 36,
        dout_WIDTH => 72)
    port map (
        din0 => mul_ln65_1_fu_107_p0,
        din1 => mul_ln65_1_fu_107_p1,
        dout => mul_ln65_1_fu_107_p2);

    flow_control_loop_pipe_sequential_init_U : component module3_fine_sync_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln57_fu_133_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_68 <= i_5_fu_139_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_68 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    max_metric_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_metric_fu_60 <= ap_const_lv48_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    max_metric_fu_60 <= max_metric_2_fu_278_p3;
                end if;
            end if; 
        end if;
    end process;

    max_pos_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_pos_fu_64 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    max_pos_fu_64 <= max_pos_2_fu_286_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_6_reg_330 <= ap_sig_allocacmp_i_6;
                i_6_reg_330_pp0_iter1_reg <= i_6_reg_330;
                icmp_ln57_reg_336 <= icmp_ln57_fu_133_p2;
                icmp_ln57_reg_336_pp0_iter1_reg <= icmp_ln57_reg_336;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                i_6_reg_330_pp0_iter2_reg <= i_6_reg_330_pp0_iter1_reg;
                i_6_reg_330_pp0_iter3_reg <= i_6_reg_330_pp0_iter2_reg;
                icmp_ln57_reg_336_pp0_iter2_reg <= icmp_ln57_reg_336_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                corr_im_reg_345 <= corr_im_fu_192_p2;
                corr_re_reg_340 <= corr_re_fu_170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                metric_reg_360 <= add_ln65_fu_224_p2(71 downto 24);
                mul_ln65_1_reg_355 <= mul_ln65_1_fu_107_p2;
                mul_ln65_reg_350 <= mul_ln65_fu_103_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln64_fu_186_p2 <= std_logic_vector(unsigned(trunc_ln63_1_fu_160_p4) + unsigned(trunc_ln_fu_150_p4));
    add_ln65_fu_224_p2 <= std_logic_vector(unsigned(mul_ln65_1_reg_355) + unsigned(mul_ln65_reg_350));
    add_ln72_fu_254_p2 <= std_logic_vector(unsigned(i_6_reg_330_pp0_iter3_reg) + unsigned(ap_const_lv31_7FFFFF61));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(re_out_empty_n, im_out_empty_n, sum_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= ((sum_out_empty_n = ap_const_logic_0) or (im_out_empty_n = ap_const_logic_0) or (re_out_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln57_fu_133_p2)
    begin
        if (((icmp_ln57_fu_133_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, i_fu_68, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_6 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_6 <= i_fu_68;
        end if; 
    end process;

    corr_im_fu_192_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_176_p4) - unsigned(add_ln64_fu_186_p2));
    corr_re_fu_170_p2 <= std_logic_vector(unsigned(trunc_ln_fu_150_p4) - unsigned(trunc_ln63_1_fu_160_p4));
    i_5_fu_139_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_6) + unsigned(ap_const_lv31_1));
    icmp_ln57_fu_133_p2 <= "1" when (signed(zext_ln57_fu_129_p1) < signed(length_1)) else "0";
    icmp_ln69_fu_244_p2 <= "1" when (unsigned(i_6_reg_330_pp0_iter3_reg) > unsigned(ap_const_lv31_9E)) else "0";
    icmp_ln70_fu_249_p2 <= "1" when (signed(metric_reg_360) > signed(max_metric_fu_60)) else "0";

    im_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, im_out_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            im_out_blk_n <= im_out_empty_n;
        else 
            im_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    im_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            im_out_read <= ap_const_logic_1;
        else 
            im_out_read <= ap_const_logic_0;
        end if; 
    end process;

    max_metric_1_fu_263_p3 <= 
        metric_reg_360 when (icmp_ln70_fu_249_p2(0) = '1') else 
        max_metric_fu_60;
    max_metric_2_fu_278_p3 <= 
        max_metric_1_fu_263_p3 when (icmp_ln69_fu_244_p2(0) = '1') else 
        max_metric_fu_60;
    max_pos_1_fu_270_p3 <= 
        zext_ln70_fu_259_p1 when (icmp_ln70_fu_249_p2(0) = '1') else 
        max_pos_fu_64;
    max_pos_2_fu_286_p3 <= 
        max_pos_1_fu_270_p3 when (icmp_ln69_fu_244_p2(0) = '1') else 
        max_pos_fu_64;
    max_pos_out <= max_pos_fu_64;

    max_pos_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln57_reg_336_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln57_reg_336_pp0_iter2_reg = ap_const_lv1_0))) then 
            max_pos_out_ap_vld <= ap_const_logic_1;
        else 
            max_pos_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln65_1_fu_107_p0 <= sext_ln66_fu_218_p1(36 - 1 downto 0);
    mul_ln65_1_fu_107_p1 <= sext_ln66_fu_218_p1(36 - 1 downto 0);
    mul_ln65_fu_103_p0 <= sext_ln65_fu_205_p1(36 - 1 downto 0);
    mul_ln65_fu_103_p1 <= sext_ln65_fu_205_p1(36 - 1 downto 0);

    re_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, re_out_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            re_out_blk_n <= re_out_empty_n;
        else 
            re_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    re_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            re_out_read <= ap_const_logic_1;
        else 
            re_out_read <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln65_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_198_p3),72));

        sext_ln66_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_211_p3),72));

    shl_ln1_fu_211_p3 <= (corr_im_reg_345 & ap_const_lv4_0);
    shl_ln_fu_198_p3 <= (corr_re_reg_340 & ap_const_lv4_0);

    sum_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, sum_out_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out_blk_n <= sum_out_empty_n;
        else 
            sum_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out_read <= ap_const_logic_1;
        else 
            sum_out_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1_fu_176_p4 <= sum_out_dout(36 downto 5);
    trunc_ln63_1_fu_160_p4 <= im_out_dout(36 downto 5);
    trunc_ln_fu_150_p4 <= re_out_dout(36 downto 5);
    zext_ln57_fu_129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_6),32));
    zext_ln70_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln72_fu_254_p2),32));
end behav;
