-- generated by newgenasym Fri Apr 13 17:03:51 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ics85314agi_11lf is
    port (    
	CLK0:      INOUT  STD_LOGIC;    
	CLK1:      INOUT  STD_LOGIC;    
	CLK_SEL:   INOUT  STD_LOGIC;    
	NCLK0:     INOUT  STD_LOGIC;    
	NCLK1:     INOUT  STD_LOGIC;    
	NCLK_EN:   INOUT  STD_LOGIC;    
	NQ0:       INOUT  STD_LOGIC;    
	NQ1:       INOUT  STD_LOGIC;    
	NQ2:       INOUT  STD_LOGIC;    
	NQ3:       INOUT  STD_LOGIC;    
	NQ4:       INOUT  STD_LOGIC;    
	Q0:        INOUT  STD_LOGIC;    
	Q1:        INOUT  STD_LOGIC;    
	Q2:        INOUT  STD_LOGIC;    
	Q3:        INOUT  STD_LOGIC;    
	Q4:        INOUT  STD_LOGIC;    
	RESERVED:  INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VEE:       INOUT  STD_LOGIC);
end ics85314agi_11lf;
