// Seed: 427829168
`timescale 1 ps / 1ps
module module_0;
  logic id_1;
  assign id_1 = 1'h0 < id_1;
endmodule
