
---------- Begin Simulation Statistics ----------
final_tick                               1665001184500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161114                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585544                       # Number of bytes of host memory used
host_op_rate                                   284668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12723.93                       # Real time elapsed on the host
host_tick_rate                               32146565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3622091881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.409031                       # Number of seconds simulated
sim_ticks                                409030601750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       636639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1273757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          497                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7918900                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    131061206                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46150701                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     62721798                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16571097                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139827028                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3416809                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5561506                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582908703                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      415474683                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7964749                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117644027                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    256891479                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221845                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    780437730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.035040                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.956219                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    425059735     54.46%     54.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     78178592     10.02%     64.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55200057      7.07%     71.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40831611      5.23%     76.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20058942      2.57%     79.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18265508      2.34%     81.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11962024      1.53%     83.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13237234      1.70%     84.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117644027     15.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    780437730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513470                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550540                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783155                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962020                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570716     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285473      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382154      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122415      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223213      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203150      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081289      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221845                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238158                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.818061                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.818061                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    428180646                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1962873911                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      100278674                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237371233                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7988245                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     44139222                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261970343                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              248169                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94320806                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280809                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139827028                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       127004177                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           676556576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2101990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          205                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1242970171                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        40118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       361074                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15976490                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.170925                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    133011804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49567510                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.519410                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    817958030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.466530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.448025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      496583515     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24576778      3.00%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27572698      3.37%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12355511      1.51%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16602877      2.03%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17334557      2.12%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12657682      1.55%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10496502      1.28%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      199777910     24.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    817958030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238910317                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      693213981                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                103173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10548819                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105734367                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.130432                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356903698                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94320805                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     182604409                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    273398236                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        29410                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       706531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100873674                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1845175427                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    262582893                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20702119                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1742823515                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2541410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12225710                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7988245                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18112216                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       199349                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16839566                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        38687                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        41572                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34596                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     30436211                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11597536                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        41572                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9633965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       914854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2222296511                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1733258904                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568454                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1263274045                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.118740                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1736745875                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1832618098                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     838550959                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.222402                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.222402                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5428571      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    945109106     53.59%     53.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       521660      0.03%     53.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4522237      0.26%     54.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    113047914      6.41%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          746      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       417881      0.02%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249785      0.01%     60.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250588      0.01%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155081248      8.79%     69.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30634742      1.74%     71.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146230775      8.29%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    119603583      6.78%     86.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49294069      2.80%     89.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146689985      8.32%     97.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46442751      2.63%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1763525641                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780741358                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1534156031                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749405597                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    793440686                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45908964                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.026032                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14542776     31.68%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           93      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5797723     12.63%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        24864      0.05%     44.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9612521     20.94%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     65.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5005076     10.90%     76.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        96255      0.21%     76.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10809298     23.55%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        20358      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1023264676                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2859625700                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    983853307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1308706094                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1845087842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1763525641                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        87585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    256953545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2863462                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        87289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    351513319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    817958030                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.156010                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.568220                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    386901173     47.30%     47.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     59283542      7.25%     54.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     64760979      7.92%     62.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59397316      7.26%     69.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     65727330      8.04%     77.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61158127      7.48%     85.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53583722      6.55%     91.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30840822      3.77%     95.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36305019      4.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    817958030                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.155738                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         127067570                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               63487                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33912304                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5177443                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    273398236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100873674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     585389121                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              818061203                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     232688695                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116303                       # Number of HB maps that are committed
system.switch_cpus_1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus_1.rename.IQFullEvents     66870547                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      121875120                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1433961                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1179018                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4771726056                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1924177045                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2167769002                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257806531                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    117804763                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7988245                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    197586894                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      391652637                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1279869721                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2115061164                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        12536                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          344                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       215292243                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          346                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2507798204                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3728230075                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 27827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9393469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17859404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1214                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6776386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        27009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13543218                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          27009                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       631633                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4492                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              511                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604241                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32880                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1910878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1910878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1910878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81200256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81200256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81200256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637632                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3907076497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3355347500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1665001184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7532746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2475336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       109808                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6521186                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          929179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         929179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           932622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          932622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7532746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       329933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26923505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27253438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14055296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    653868416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              667923712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          641986                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39309056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10036020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10033649     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2371      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10036020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10901156497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12997200924                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165478999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       109037                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1588981                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1698018                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       109037                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1588981                       # number of overall hits
system.l2.overall_hits::total                 1698018                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          769                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6766068                       # number of demand (read+write) misses
system.l2.demand_misses::total                6766837                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          769                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6766068                       # number of overall misses
system.l2.overall_misses::total               6766837                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     72686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 239106494500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239179181000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     72686500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 239106494500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239179181000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       109806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8355049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8464855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       109806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8355049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8464855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.007003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.809818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.007003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.809818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94520.806242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35339.061697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35345.787256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94520.806242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35339.061697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35345.787256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613691                       # number of writebacks
system.l2.writebacks::total                    613691                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6766067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6766836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6766067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6766836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     64996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 171445748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 171510744500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     64996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 171445748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 171510744500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.809818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799404                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.809818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799404                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84520.806242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25339.055614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25345.781175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84520.806242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25339.055614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25345.781175                       # average overall mshr miss latency
system.l2.replacements                         614464                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1861645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1861645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1861645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1861645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       109806                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           109806                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       109806                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       109806                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6152446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6152446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       919707                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               919707                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9472                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9472                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       929179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           929179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.010194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9472                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9472                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    166280997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    166280997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.010194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17555.003906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17555.003906                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       328303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                328303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58857370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58857370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       932622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            932622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.647978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97394.539142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97394.539142                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52814180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52814180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.647978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87394.539142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87394.539142                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       109037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1260678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1369715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6161749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6162518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     72686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 180249124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 180321810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       109806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7422427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7532233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.007003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.830153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94520.806242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29252.915690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29261.060252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6161748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6162517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     64996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 118631567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 118696564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.007003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.830153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84520.806242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19252.908022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19261.052586                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3991.447676                       # Cycle average of tags in use
system.l2.tags.total_refs                     4934585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1975510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.497879                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3991.447676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.974475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976318                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 144842507                       # Number of tag accesses
system.l2.tags.data_accesses                144842507                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          107                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6129608                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6129715                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          107                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6129608                       # number of overall hits
system.l3.overall_hits::total                 6129715                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          662                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       636459                       # number of demand (read+write) misses
system.l3.demand_misses::total                 637121                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          662                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       636459                       # number of overall misses
system.l3.overall_misses::total                637121                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     59025000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52219592000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52278617000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     59025000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52219592000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52278617000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          769                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6766067                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6766836                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          769                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6766067                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6766836                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.860858                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.094066                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.094153                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.860858                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.094066                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.094153                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89161.631420                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82047.063519                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82054.455904                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89161.631420                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82047.063519                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82054.455904                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              631633                       # number of writebacks
system.l3.writebacks::total                    631633                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          662                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       636459                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            637121                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          662                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       636459                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           637121                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     52405000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  45855002000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  45907407000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     52405000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  45855002000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  45907407000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.860858                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.094066                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.094153                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.860858                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.094066                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.094153                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79161.631420                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72047.063519                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72054.455904                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79161.631420                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72047.063519                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72054.455904                       # average overall mshr miss latency
system.l3.replacements                         662448                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613691                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613691                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613691                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613691                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          686                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           686                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         8961                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 8961                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          511                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                511                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9472                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9472                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.053948                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.053948                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          511                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           511                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      9727500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      9727500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.053948                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.053948                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19036.203523                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19036.203523                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data           78                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       604241                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              604241                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  49186200000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   49186200000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604319                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604319                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999871                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999871                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81401.626172                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81401.626172                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       604241                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         604241                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  43143790000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  43143790000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999871                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999871                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71401.626172                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71401.626172                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          107                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6129530                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6129637                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          662                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32218                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32880                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     59025000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3033392000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3092417000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          769                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6161748                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6162517                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.860858                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005229                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005335                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89161.631420                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94152.088894                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94051.611922                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          662                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32218                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32880                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52405000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   2711212000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   2763617000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.860858                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005229                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005335                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79161.631420                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84152.088894                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84051.611922                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13640837                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    695216                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     19.621006                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     840.935800                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.843727                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1730.596505                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1424.143451                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    78.989884                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28691.490634                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.025663                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000056                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.052814                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.043461                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002411                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.875595                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31733                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 217353936                       # Number of tag accesses
system.l3.tags.data_accesses                217353936                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6162517                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245324                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6184034                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9472                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9472                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604319                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604319                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6162517                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     20319526                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    472353728                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          662448                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40424512                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7438756                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003631                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.060147                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7411747     99.64%     99.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  27009      0.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7438756                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7385300003                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       10154990000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40733376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40775744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40424512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40424512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       631633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             631633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       103581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     99585155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99688737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       103581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           103581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98830043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98830043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98830043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       103581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     99585155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            198518780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    631633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013656596500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1967643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             593492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631633                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41046                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7874754250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3185595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19820735500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12359.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31109.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   569607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  554333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  627178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       144789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    560.806802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   364.081071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.539279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27277     18.84%     18.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21149     14.61%     33.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9997      6.90%     40.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8856      6.12%     46.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9512      6.57%     53.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6300      4.35%     57.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6151      4.25%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13031      9.00%     70.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42516     29.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       144789                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.206838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.129592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.305398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               7      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             99      0.25%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2083      5.30%      5.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         36387     92.56%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           445      1.13%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           141      0.36%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            49      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            25      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            14      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.067004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.062681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.390341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38105     96.93%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      0.23%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              822      2.09%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      0.72%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40775616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40423040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40775744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40424512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  409276893500                       # Total gap between requests
system.mem_ctrls.avgGap                     322581.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        42368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40733248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40423040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 103581.491992854295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 99584842.370537862182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98826444.346837922931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     25113750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19795621750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9748668148750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37936.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31102.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15434070.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            516393360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            274469580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2280116160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1652657220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32288268480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30652473330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131255141760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198919519890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.319407                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 340598958750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13658320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54773323000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            517400100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            275004675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2268913500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1644346980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32288268480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30790161960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     131139193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       198923289135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.328623                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 340300312250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13658320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55071969500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399285974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126875771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595653723                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399285974                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491978                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126875771                       # number of overall hits
system.cpu.icache.overall_hits::total      1595653723                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       128401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         133995                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       128401                       # number of overall misses
system.cpu.icache.overall_misses::total        133995                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1638932998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1642286998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1638932998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1642286998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    127004172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595787718                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    127004172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595787718                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.001011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.001011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12764.176276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12256.330445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12764.176276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12256.330445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1383                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.392857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       114890                       # number of writebacks
system.cpu.icache.writebacks::total            114890                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        18082                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18082                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        18082                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18082                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       110319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       110577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       110319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       110577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1384328998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1387424998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1384328998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1387424998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12548.418659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12547.139080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12548.418659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12547.139080                       # average overall mshr miss latency
system.cpu.icache.replacements                 114890                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399285974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126875771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595653723                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       128401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        133995                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1638932998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1642286998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    127004172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595787718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.001011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12764.176276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12256.330445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        18082                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18082                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       110319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       110577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1384328998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1387424998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12548.418659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12547.139080                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.143871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595769636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            115913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13766.960013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.226386                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.747483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    96.170002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.809036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.187832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6383266785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6383266785                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367777443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297481271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682619022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367777443                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360308                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297481271                       # number of overall hits
system.cpu.dcache.overall_hits::total       682619022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       232807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     36612137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       36863041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       232807                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18097                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     36612137                       # number of overall misses
system.cpu.dcache.overall_misses::total      36863041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1085963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1108178803642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1109264766642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1085963000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1108178803642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1109264766642                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    334093408                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    719482063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    334093408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    719482063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.109587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.109587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60007.901862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30268.072133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30091.515419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60007.901862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30268.072133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30091.515419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4415831                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          503                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            216143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.430137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2059913                       # number of writebacks
system.cpu.dcache.writebacks::total           2059913                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     27335801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     27335801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     27335801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     27335801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9276336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9294433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9276336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9294433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1067866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 275197087142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 276264953142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1067866000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 275197087142                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 276264953142                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012918                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59007.901862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29666.571709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29723.701612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59007.901862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29666.571709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29723.701612                       # average overall mshr miss latency
system.cpu.dcache.replacements                8586074                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231035047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210066935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452399751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     34750336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34802514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     79265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1035821312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1035900578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244817271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    487202265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.141944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20051.985834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29807.519343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29765.107716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     27327908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27327908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7422428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7426381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     75312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 204701410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 204776722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19051.985834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27578.766679                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27574.227945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87414336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230219271                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1861801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2060527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1006697500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  72357491142                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  73364188642                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71174.879808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 38864.245503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35604.575258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1853908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1868052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    992553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  70495677142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71488230642                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008042                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70174.879808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38025.445244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38268.865450                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993577                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692504044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8586586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.649521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   360.782097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.826944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   125.384536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.704653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.244892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2886514838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2886514838                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1665001184500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 496984355500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
