$date
	Sat Dec 12 16:54:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_axi_lite_slave $end
$var wire 32 ! AXIML_ARADDR [31:0] $end
$var wire 1 " AXIML_ARVALID $end
$var wire 32 # AXIML_AWADDR [31:0] $end
$var wire 1 $ AXIML_AWVALID $end
$var wire 1 % AXIML_BREADY $end
$var wire 1 & AXIML_RREADY $end
$var wire 32 ' AXIML_WDATA [31:0] $end
$var wire 4 ( AXIML_WSTRB [3:0] $end
$var wire 1 ) AXIML_WVALID $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , AXIML_WREADY $end
$var wire 1 - AXIML_RVALID $end
$var wire 2 . AXIML_RRESP [1:0] $end
$var wire 32 / AXIML_RDATA [31:0] $end
$var wire 1 0 AXIML_BVALID $end
$var wire 2 1 AXIML_BRESP [1:0] $end
$var wire 1 2 AXIML_AWREADY $end
$var wire 1 3 AXIML_ARREADY $end
$var reg 1 4 r_rst $end
$var reg 8 5 test_id [7:0] $end
$scope module dut $end
$var wire 1 * clk $end
$var wire 32 6 i_araddr [31:0] $end
$var wire 1 " i_arvalid $end
$var wire 32 7 i_awaddr [31:0] $end
$var wire 1 $ i_awvalid $end
$var wire 1 % i_bready $end
$var wire 1 & i_rready $end
$var wire 32 8 i_wdata [31:0] $end
$var wire 4 9 i_wstrb [3:0] $end
$var wire 1 ) i_wvalid $end
$var wire 1 4 rst $end
$var wire 1 : w_reg_out_req $end
$var wire 1 ; w_reg_in_rdy $end
$var wire 32 < w_reg_in_data [31:0] $end
$var wire 32 = w_reg_address [31:0] $end
$var wire 1 , o_wready $end
$var wire 1 - o_rvalid $end
$var wire 2 > o_rresp [1:0] $end
$var wire 32 ? o_rdata [31:0] $end
$var wire 1 0 o_bvalid $end
$var wire 2 @ o_bresp [1:0] $end
$var wire 1 2 o_awready $end
$var wire 1 3 o_arready $end
$var reg 1 A r_reg_in_ack_stb $end
$var reg 1 B r_reg_invalid_addr $end
$var reg 32 C r_reg_out_data [31:0] $end
$var reg 1 D r_reg_out_rdy_stb $end
$var reg 32 E r_temp_0 [31:0] $end
$var reg 32 F r_temp_1 [31:0] $end
$scope module axi_lite_reg_interface $end
$var wire 1 * clk $end
$var wire 32 G i_araddr [31:0] $end
$var wire 1 " i_arvalid $end
$var wire 32 H i_awaddr [31:0] $end
$var wire 1 $ i_awvalid $end
$var wire 1 % i_bready $end
$var wire 1 A i_reg_in_ack_stb $end
$var wire 1 B i_reg_invalid_addr $end
$var wire 32 I i_reg_out_data [31:0] $end
$var wire 1 D i_reg_out_rdy_stb $end
$var wire 1 & i_rready $end
$var wire 32 J i_wdata [31:0] $end
$var wire 4 K i_wstrb [3:0] $end
$var wire 1 ) i_wvalid $end
$var wire 1 4 rst $end
$var reg 1 3 o_arready $end
$var reg 1 2 o_awready $end
$var reg 2 L o_bresp [1:0] $end
$var reg 1 0 o_bvalid $end
$var reg 32 M o_rdata [31:0] $end
$var reg 32 N o_reg_address [31:0] $end
$var reg 32 O o_reg_in_data [31:0] $end
$var reg 1 ; o_reg_in_rdy $end
$var reg 1 : o_reg_out_req $end
$var reg 2 P o_rresp [1:0] $end
$var reg 1 - o_rvalid $end
$var reg 1 , o_wready $end
$var reg 4 Q state [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Q
b0 P
bx O
b0 N
bx M
b0 L
bz K
bz J
bx I
bz H
bz G
bx F
bx E
0D
bx C
0B
0A
b0 @
bx ?
b0 >
b0 =
bx <
0;
0:
bz 9
bz 8
bz 7
bz 6
b0 5
14
13
12
b0 1
00
bx /
b0 .
0-
0,
1+
1*
0)
bz (
bz '
1&
1%
0$
bz #
0"
bz !
$end
#5000
0*
#10000
b0 F
b0 E
b0 C
b0 I
b0 <
b0 O
b0 /
b0 ?
b0 M
02
03
1*
#15000
0*
#20000
1*
#25000
0*
#30000
1*
#35000
0*
#40000
1*
#45000
0*
#50000
1*
#55000
0*
#60000
1*
#65000
0*
#70000
1*
#75000
0*
#80000
1*
#85000
0*
#90000
1*
#95000
0*
#100000
b0 #
b0 7
b0 H
1$
b10101011 '
b10101011 8
b10101011 J
1)
b1111 (
b1111 9
b1111 K
04
0+
1*
#105000
0*
#110000
13
12
1*
#115000
0*
#120000
0$
b1 Q
03
1,
1*
#125000
0*
#130000
0)
1;
b10 Q
b10101011 <
b10101011 O
02
1*
#135000
0*
#140000
1A
b10101011 E
1*
#145000
0*
#150000
1A
10
0;
b11 Q
1*
#155000
0*
#160000
b0 Q
00
0A
1*
#165000
0*
#170000
0,
13
12
1*
#175000
0*
#180000
1*
#185000
0*
#190000
1*
#195000
0*
#200000
1*
#205000
0*
#210000
1*
#215000
0*
#220000
1*
#225000
0*
#230000
1*
#235000
0*
#240000
1*
#245000
0*
#250000
1*
#255000
0*
#260001
14
1+
b1 5
1*
#265001
0*
#270001
b0 E
b0 <
b0 O
02
03
1*
#275001
0*
#280001
1*
#285001
0*
#290001
1*
#295001
0*
#300001
1*
#305001
0*
#310001
1*
#315001
0*
#320001
1*
#325001
0*
#330001
1*
#335001
0*
#340001
1*
#345001
0*
#350001
1*
#355001
0*
#360001
04
0+
1*
#365001
0*
#370001
13
12
b11001101 F
1*
#375001
0*
#380001
1*
#385001
0*
#390001
1*
#395001
0*
#400001
1*
#405001
0*
#410001
1*
#415001
0*
#420001
1*
#425001
0*
#430001
1*
#435001
0*
#440001
1*
#445001
0*
#450001
1*
#455001
0*
#460001
1*
#465001
0*
#470001
b100 !
b100 6
b100 G
1"
1*
#475001
0*
#480001
0"
b100 Q
1:
02
b100 =
b100 N
1*
#485001
0*
#490001
1D
b11001101 C
b11001101 I
03
1*
#495001
0*
#500001
b101 Q
1-
b11001101 /
b11001101 ?
b11001101 M
1D
1*
#505001
0*
#510001
1D
b0 Q
0-
1*
#515001
0*
#520001
0:
13
12
b0 =
b0 N
1D
1*
#525001
0*
#530001
0D
1*
#535001
0*
#540001
1*
#545001
0*
#550001
1*
#555001
0*
#560001
1*
#565001
0*
#570001
1*
#575001
0*
#580001
1*
#585001
0*
#590001
1*
#595001
0*
#600002
14
1+
b10 5
1*
#605002
0*
#610002
b0 F
b0 C
b0 I
b0 /
b0 ?
b0 M
02
03
1*
#615002
0*
#620002
1*
#625002
0*
#630002
1*
#635002
0*
#640002
1*
#645002
0*
#650002
1*
#655002
0*
#660002
1*
#665002
0*
#670002
1*
#675002
0*
#680002
1*
#685002
0*
#690002
1*
#695002
0*
#700002
1$
1)
04
0+
1*
#705002
0*
#710002
13
12
1*
#715002
0*
#720002
0$
b1 Q
03
1,
1*
#725002
0*
#730002
0)
1;
b10 Q
b10101011 <
b10101011 O
02
1*
#735002
0*
#740002
1A
b10101011 E
1*
#745002
0*
#750002
1A
10
0;
b11 Q
1*
#755002
0*
#760002
b0 Q
00
0A
1*
#765002
0*
#770002
0,
13
12
1*
#775002
0*
#780002
1*
#785002
0*
#790002
1*
#795002
0*
#800002
1*
#805002
0*
#810002
1*
#815002
0*
#820002
1*
#825002
0*
#830002
1*
#835002
0*
#840002
1*
#845002
0*
#850002
1*
#855002
0*
#860002
b0 !
b0 6
b0 G
1"
1*
#865002
0*
#870002
0"
b100 Q
1:
02
1*
#875002
0*
#880002
03
1D
b10101011 C
b10101011 I
1*
#885002
0*
#890002
1D
b101 Q
1-
b10101011 /
b10101011 ?
b10101011 M
1*
#895002
0*
#900002
b0 Q
0-
1D
1*
#905002
0*
#910002
1D
0:
13
12
1*
#915002
0*
#920002
0D
1*
#925002
0*
#930002
1*
#935002
0*
#940002
1*
#945002
0*
#950002
1*
#955002
0*
#960002
1*
#965002
0*
#970002
1*
#975002
0*
#980002
1*
#985002
0*
#990003
14
1+
b11 5
1*
#995003
0*
#1000003
b0 <
b0 O
b0 /
b0 ?
b0 M
02
03
b0 E
b0 C
b0 I
1*
#1005003
0*
#1010003
1*
#1015003
0*
#1020003
1*
#1025003
0*
#1030003
1*
#1035003
0*
#1040003
1*
#1045003
0*
#1050003
1*
#1055003
0*
#1060003
1*
#1065003
0*
#1070003
1*
#1075003
0*
#1080003
1*
#1085003
0*
#1090003
b1000 #
b1000 7
b1000 H
1$
1)
04
0+
1*
#1095003
0*
#1100003
13
12
1*
#1105003
0*
#1110003
0$
b1 Q
03
1,
b1000 =
b1000 N
1*
#1115003
0*
#1120003
0)
1;
b10 Q
b10101011 <
b10101011 O
02
1*
#1125003
0*
#1130003
1A
1B
1*
#1135003
0*
#1140003
b11 1
b11 @
b11 L
10
0;
b11 Q
1B
1A
1*
#1145003
0*
#1150003
0B
0A
b0 Q
00
1*
#1150004
14
1+
b100 5
#1155004
0*
#1160004
b0 <
b0 O
b0 1
b0 @
b0 L
0,
b0 =
b0 N
1*
#1165004
0*
#1170004
1*
#1175004
0*
#1180004
1*
#1185004
0*
#1190004
1*
#1195004
0*
#1200004
1*
#1205004
0*
#1210004
1*
#1215004
0*
#1220004
1*
#1225004
0*
#1230004
1*
#1235004
0*
#1240004
1*
#1245004
0*
#1250004
b1000 !
b1000 6
b1000 G
1"
04
0+
1*
#1255004
0*
#1260004
13
12
1*
#1265004
0*
#1270004
0"
b100 Q
1:
02
b1000 =
b1000 N
1*
#1275004
0*
#1280004
03
1D
1B
1*
#1285004
0*
#1290004
1B
1D
b101 Q
1-
b11 .
b11 >
b11 P
1*
#1290005
