
*** Running vivado
    with args -log serialport.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source serialport.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source serialport.tcl -notrace
Command: synth_design -top serialport -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.180 ; gain = 99.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'serialport' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:20]
INFO: [Synth 8-3491] module 'UART_RX_CTRL' declared at 'D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:25' bound to instance 'inst_UART_RX_CTRL' of component 'UART_RX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:78]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (1#1) [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:34]
INFO: [Synth 8-3491] module 'UART_RX_CTRL' declared at 'D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:25' bound to instance 'inst_UART_RX_CTRL_BT' of component 'UART_RX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:88]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:42' bound to instance 'inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:99]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (2#1) [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:42' bound to instance 'inst_UART_TX_CTRL_BT' of component 'UART_TX_CTRL' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:108]
WARNING: [Synth 8-614] signal 'uart_data_in_bt' is read in the process but is not in the sensitivity list [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:117]
WARNING: [Synth 8-614] signal 'led_lighting' is read in the process but is not in the sensitivity list [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:117]
WARNING: [Synth 8-3848] Net SSEG_CA in module/entity serialport does not have driver. [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:15]
WARNING: [Synth 8-3848] Net SSEG_AN in module/entity serialport does not have driver. [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'serialport' (3#1) [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:20]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[6]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[5]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[4]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[3]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[2]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[1]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[0]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[3]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[2]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[1]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.266 ; gain = 154.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.266 ; gain = 154.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.266 ; gain = 154.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/constrs_1/imports/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/constrs_1/imports/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/constrs_1/imports/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/serialport_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/serialport_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 743.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "byte" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-5544] ROM "READY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'SEND_STATE_reg' in module 'serialport'
INFO: [Synth 8-802] inferred FSM for state register 'TAKE_STATE_reg' in module 'serialport'
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                 sent_bt |                               01 |                               01
                 waiting |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SEND_STATE_reg' using encoding 'sequential' in module 'serialport'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                 take_bt |                               01 |                               01
                 waiting |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAKE_STATE_reg' using encoding 'sequential' in module 'serialport'
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.srcs/sources_1/imports/Serialport/serialport.vhd:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module serialport 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module UART_RX_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst_UART_RX_CTRL/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst_UART_RX_CTRL/byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst_UART_RX_CTRL_BT/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst_UART_RX_CTRL_BT/byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[6]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[5]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[4]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[3]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[2]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[1]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_CA[0]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[3]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[2]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[1]
WARNING: [Synth 8-3331] design serialport has unconnected port SSEG_AN[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_UART_TX_CTRL/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_UART_TX_CTRL/txData_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_UART_TX_CTRL_BT/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_UART_TX_CTRL_BT/txData_reg[0] )
WARNING: [Synth 8-3332] Sequential element (inst_UART_TX_CTRL/txData_reg[9]) is unused and will be removed from module serialport.
WARNING: [Synth 8-3332] Sequential element (inst_UART_TX_CTRL/txData_reg[0]) is unused and will be removed from module serialport.
WARNING: [Synth 8-3332] Sequential element (inst_UART_TX_CTRL_BT/txData_reg[9]) is unused and will be removed from module serialport.
WARNING: [Synth 8-3332] Sequential element (inst_UART_TX_CTRL_BT/txData_reg[0]) is unused and will be removed from module serialport.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 743.824 ; gain = 486.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 759.598 ; gain = 502.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |     6|
|6     |LUT4   |    37|
|7     |LUT5   |    31|
|8     |LUT6   |    56|
|9     |FDRE   |   232|
|10    |FDSE   |     2|
|11    |LDC    |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     3|
|14    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |   438|
|2     |  inst_UART_RX_CTRL    |UART_RX_CTRL   |   101|
|3     |  inst_UART_RX_CTRL_BT |UART_RX_CTRL_0 |   104|
|4     |  inst_UART_TX_CTRL    |UART_TX_CTRL   |    95|
|5     |  inst_UART_TX_CTRL_BT |UART_TX_CTRL_1 |    95|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 761.258 ; gain = 171.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 761.258 ; gain = 504.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 761.258 ; gain = 516.816
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/PROJECTs/fpga-iot/HC-05/hc05/hc05.runs/synth_1/serialport.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file serialport_utilization_synth.rpt -pb serialport_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 761.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 12:26:51 2019...
