$date
	Sat Apr 22 23:07:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module encoder_tb $end
$var wire 1 ! valid_data_tb $end
$var wire 4 " bcd_tb [3:0] $end
$var reg 1 # enablen_tb $end
$var reg 10 $ keyboard_tb [9:0] $end
$scope module dut $end
$var wire 1 # enablen $end
$var wire 10 % keyboard [9:0] $end
$var reg 4 & bcd [3:0] $end
$var reg 1 ! valid_data $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 &
b1000000000 %
b1000000000 $
0#
b1001 "
1!
$end
#5
b1000 "
b1000 &
b100000000 $
b100000000 %
#10
b111 "
b111 &
b10000000 $
b10000000 %
#15
b110 "
b110 &
b1000000 $
b1000000 %
#20
b101 "
b101 &
b100000 $
b100000 %
#25
b100 "
b100 &
b10000 $
b10000 %
#30
b11 "
b11 &
b1000 $
b1000 %
#35
b10 "
b10 &
b100 $
b100 %
#40
b1 "
b1 &
b10 $
b10 %
#45
b0 "
b0 &
b1 $
b1 %
#50
0!
1#
b1000000000 $
b1000000000 %
#55
b100000000 $
b100000000 %
#60
b10000000 $
b10000000 %
#65
b1000000 $
b1000000 %
#70
b100000 $
b100000 %
#75
b10000 $
b10000 %
#80
b1000 $
b1000 %
#85
b100 $
b100 %
#90
b10 $
b10 %
#95
b1 $
b1 %
#100
1!
0#
b1000000001 $
b1000000001 %
#105
b1000001001 $
b1000001001 %
#110
0!
1#
b1000000001 $
b1000000001 %
#115
b1000001001 $
b1000001001 %
