	{ "mmSUB_BUS_NUMBER_LATENCY", REG_MMIO, 0x0006, 0, &mmSUB_BUS_NUMBER_LATENCY[0], sizeof(mmSUB_BUS_NUMBER_LATENCY)/sizeof(mmSUB_BUS_NUMBER_LATENCY[0]), 0, 0 },
	{ "mmIO_BASE_LIMIT", REG_MMIO, 0x0007, 0, &mmIO_BASE_LIMIT[0], sizeof(mmIO_BASE_LIMIT)/sizeof(mmIO_BASE_LIMIT[0]), 0, 0 },
	{ "mmSECONDARY_STATUS", REG_MMIO, 0x0007, 0, &mmSECONDARY_STATUS[0], sizeof(mmSECONDARY_STATUS)/sizeof(mmSECONDARY_STATUS[0]), 0, 0 },
	{ "mmMEM_BASE_LIMIT", REG_MMIO, 0x0008, 0, &mmMEM_BASE_LIMIT[0], sizeof(mmMEM_BASE_LIMIT)/sizeof(mmMEM_BASE_LIMIT[0]), 0, 0 },
	{ "mmPREF_BASE_LIMIT", REG_MMIO, 0x0009, 0, &mmPREF_BASE_LIMIT[0], sizeof(mmPREF_BASE_LIMIT)/sizeof(mmPREF_BASE_LIMIT[0]), 0, 0 },
	{ "mmPREF_BASE_UPPER", REG_MMIO, 0x000a, 0, &mmPREF_BASE_UPPER[0], sizeof(mmPREF_BASE_UPPER)/sizeof(mmPREF_BASE_UPPER[0]), 0, 0 },
	{ "mmPREF_LIMIT_UPPER", REG_MMIO, 0x000b, 0, &mmPREF_LIMIT_UPPER[0], sizeof(mmPREF_LIMIT_UPPER)/sizeof(mmPREF_LIMIT_UPPER[0]), 0, 0 },
	{ "mmIO_BASE_LIMIT_HI", REG_MMIO, 0x000c, 0, &mmIO_BASE_LIMIT_HI[0], sizeof(mmIO_BASE_LIMIT_HI)/sizeof(mmIO_BASE_LIMIT_HI[0]), 0, 0 },
	{ "mmIRQ_BRIDGE_CNTL", REG_MMIO, 0x000f, 0, &mmIRQ_BRIDGE_CNTL[0], sizeof(mmIRQ_BRIDGE_CNTL)/sizeof(mmIRQ_BRIDGE_CNTL[0]), 0, 0 },
	{ "mmSLOT_CAP", REG_MMIO, 0x001b, 0, &mmSLOT_CAP[0], sizeof(mmSLOT_CAP)/sizeof(mmSLOT_CAP[0]), 0, 0 },
	{ "mmSLOT_CNTL", REG_MMIO, 0x001c, 0, &mmSLOT_CNTL[0], sizeof(mmSLOT_CNTL)/sizeof(mmSLOT_CNTL[0]), 0, 0 },
	{ "mmSLOT_STATUS", REG_MMIO, 0x001c, 0, &mmSLOT_STATUS[0], sizeof(mmSLOT_STATUS)/sizeof(mmSLOT_STATUS[0]), 0, 0 },
	{ "mmSSID_CAP_LIST", REG_MMIO, 0x0030, 0, &mmSSID_CAP_LIST[0], sizeof(mmSSID_CAP_LIST)/sizeof(mmSSID_CAP_LIST[0]), 0, 0 },
	{ "mmSSID_CAP", REG_MMIO, 0x0031, 0, &mmSSID_CAP[0], sizeof(mmSSID_CAP)/sizeof(mmSSID_CAP[0]), 0, 0 },
	{ "ixSHADOW_COMMAND", REG_SMC, 0x0004, 0, &ixSHADOW_COMMAND[0], sizeof(ixSHADOW_COMMAND)/sizeof(ixSHADOW_COMMAND[0]), 0, 0 },
	{ "ixSHADOW_BASE_ADDR_1", REG_SMC, 0x0010, 0, &ixSHADOW_BASE_ADDR_1[0], sizeof(ixSHADOW_BASE_ADDR_1)/sizeof(ixSHADOW_BASE_ADDR_1[0]), 0, 0 },
	{ "ixSHADOW_BASE_ADDR_2", REG_SMC, 0x0014, 0, &ixSHADOW_BASE_ADDR_2[0], sizeof(ixSHADOW_BASE_ADDR_2)/sizeof(ixSHADOW_BASE_ADDR_2[0]), 0, 0 },
	{ "ixSHADOW_SUB_BUS_NUMBER_LATENCY", REG_SMC, 0x0018, 0, &ixSHADOW_SUB_BUS_NUMBER_LATENCY[0], sizeof(ixSHADOW_SUB_BUS_NUMBER_LATENCY)/sizeof(ixSHADOW_SUB_BUS_NUMBER_LATENCY[0]), 0, 0 },
	{ "ixSHADOW_IO_BASE_LIMIT", REG_SMC, 0x001c, 0, &ixSHADOW_IO_BASE_LIMIT[0], sizeof(ixSHADOW_IO_BASE_LIMIT)/sizeof(ixSHADOW_IO_BASE_LIMIT[0]), 0, 0 },
	{ "ixSHADOW_MEM_BASE_LIMIT", REG_SMC, 0x0020, 0, &ixSHADOW_MEM_BASE_LIMIT[0], sizeof(ixSHADOW_MEM_BASE_LIMIT)/sizeof(ixSHADOW_MEM_BASE_LIMIT[0]), 0, 0 },
	{ "ixSHADOW_PREF_BASE_LIMIT", REG_SMC, 0x0024, 0, &ixSHADOW_PREF_BASE_LIMIT[0], sizeof(ixSHADOW_PREF_BASE_LIMIT)/sizeof(ixSHADOW_PREF_BASE_LIMIT[0]), 0, 0 },
	{ "ixSHADOW_PREF_BASE_UPPER", REG_SMC, 0x0028, 0, &ixSHADOW_PREF_BASE_UPPER[0], sizeof(ixSHADOW_PREF_BASE_UPPER)/sizeof(ixSHADOW_PREF_BASE_UPPER[0]), 0, 0 },
	{ "ixSHADOW_PREF_LIMIT_UPPER", REG_SMC, 0x002c, 0, &ixSHADOW_PREF_LIMIT_UPPER[0], sizeof(ixSHADOW_PREF_LIMIT_UPPER)/sizeof(ixSHADOW_PREF_LIMIT_UPPER[0]), 0, 0 },
	{ "ixSHADOW_IO_BASE_LIMIT_HI", REG_SMC, 0x0030, 0, &ixSHADOW_IO_BASE_LIMIT_HI[0], sizeof(ixSHADOW_IO_BASE_LIMIT_HI)/sizeof(ixSHADOW_IO_BASE_LIMIT_HI[0]), 0, 0 },
	{ "ixSHADOW_IRQ_BRIDGE_CNTL", REG_SMC, 0x003e, 0, &ixSHADOW_IRQ_BRIDGE_CNTL[0], sizeof(ixSHADOW_IRQ_BRIDGE_CNTL)/sizeof(ixSHADOW_IRQ_BRIDGE_CNTL[0]), 0, 0 },
	{ "ixSUC_INDEX", REG_SMC, 0x00e0, 0, &ixSUC_INDEX[0], sizeof(ixSUC_INDEX)/sizeof(ixSUC_INDEX[0]), 0, 0 },
	{ "ixSUC_DATA", REG_SMC, 0x00e4, 0, &ixSUC_DATA[0], sizeof(ixSUC_DATA)/sizeof(ixSUC_DATA[0]), 0, 0 },
	{ "ixSUM_INDEX", REG_SMC, 0x00e0, 0, &ixSUM_INDEX[0], sizeof(ixSUM_INDEX)/sizeof(ixSUM_INDEX[0]), 0, 0 },
	{ "ixSUM_DATA", REG_SMC, 0x00e4, 0, &ixSUM_DATA[0], sizeof(ixSUM_DATA)/sizeof(ixSUM_DATA[0]), 0, 0 },
	{ "mmA2S_CNTL_CL0", REG_MMIO, 0x4f0ab0, 3, &mmA2S_CNTL_CL0[0], sizeof(mmA2S_CNTL_CL0)/sizeof(mmA2S_CNTL_CL0[0]), 0, 0 },
	{ "mmA2S_CNTL_CL1", REG_MMIO, 0x4f0ab1, 3, &mmA2S_CNTL_CL1[0], sizeof(mmA2S_CNTL_CL1)/sizeof(mmA2S_CNTL_CL1[0]), 0, 0 },
	{ "mmA2S_CNTL_CL2", REG_MMIO, 0x4f0ab2, 3, &mmA2S_CNTL_CL2[0], sizeof(mmA2S_CNTL_CL2)/sizeof(mmA2S_CNTL_CL2[0]), 0, 0 },
	{ "mmA2S_CNTL_CL3", REG_MMIO, 0x4f0ab3, 3, &mmA2S_CNTL_CL3[0], sizeof(mmA2S_CNTL_CL3)/sizeof(mmA2S_CNTL_CL3[0]), 0, 0 },
	{ "mmA2S_CNTL_CL4", REG_MMIO, 0x4f0ab4, 3, &mmA2S_CNTL_CL4[0], sizeof(mmA2S_CNTL_CL4)/sizeof(mmA2S_CNTL_CL4[0]), 0, 0 },
	{ "mmA2S_CNTL_SW0", REG_MMIO, 0x4f0ad0, 3, &mmA2S_CNTL_SW0[0], sizeof(mmA2S_CNTL_SW0)/sizeof(mmA2S_CNTL_SW0[0]), 0, 0 },
	{ "mmA2S_CNTL_SW1", REG_MMIO, 0x4f0ad1, 3, &mmA2S_CNTL_SW1[0], sizeof(mmA2S_CNTL_SW1)/sizeof(mmA2S_CNTL_SW1[0]), 0, 0 },
	{ "mmA2S_CNTL_SW2", REG_MMIO, 0x4f0ad2, 3, &mmA2S_CNTL_SW2[0], sizeof(mmA2S_CNTL_SW2)/sizeof(mmA2S_CNTL_SW2[0]), 0, 0 },
	{ "mmNGDC_MGCG_CTRL", REG_MMIO, 0x4f0ae0, 3, &mmNGDC_MGCG_CTRL[0], sizeof(mmNGDC_MGCG_CTRL)/sizeof(mmNGDC_MGCG_CTRL[0]), 0, 0 },
	{ "mmA2S_MISC_CNTL", REG_MMIO, 0x4f0ae1, 3, &mmA2S_MISC_CNTL[0], sizeof(mmA2S_MISC_CNTL)/sizeof(mmA2S_MISC_CNTL[0]), 0, 0 },
	{ "mmNGDC_SDP_PORT_CTRL", REG_MMIO, 0x4f0ae2, 3, &mmNGDC_SDP_PORT_CTRL[0], sizeof(mmNGDC_SDP_PORT_CTRL)/sizeof(mmNGDC_SDP_PORT_CTRL[0]), 0, 0 },
	{ "mmNGDC_RESERVED_0", REG_MMIO, 0x4f0aeb, 3, &mmNGDC_RESERVED_0[0], sizeof(mmNGDC_RESERVED_0)/sizeof(mmNGDC_RESERVED_0[0]), 0, 0 },
	{ "mmNGDC_RESERVED_1", REG_MMIO, 0x4f0aec, 3, &mmNGDC_RESERVED_1[0], sizeof(mmNGDC_RESERVED_1)/sizeof(mmNGDC_RESERVED_1[0]), 0, 0 },
	{ "mmBIF_SDMA0_DOORBELL_RANGE", REG_MMIO, 0x4f0af0, 3, &mmBIF_SDMA0_DOORBELL_RANGE[0], sizeof(mmBIF_SDMA0_DOORBELL_RANGE)/sizeof(mmBIF_SDMA0_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_SDMA1_DOORBELL_RANGE", REG_MMIO, 0x4f0af1, 3, &mmBIF_SDMA1_DOORBELL_RANGE[0], sizeof(mmBIF_SDMA1_DOORBELL_RANGE)/sizeof(mmBIF_SDMA1_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_IH_DOORBELL_RANGE", REG_MMIO, 0x4f0af2, 3, &mmBIF_IH_DOORBELL_RANGE[0], sizeof(mmBIF_IH_DOORBELL_RANGE)/sizeof(mmBIF_IH_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_MMSCH0_DOORBELL_RANGE", REG_MMIO, 0x4f0af3, 3, &mmBIF_MMSCH0_DOORBELL_RANGE[0], sizeof(mmBIF_MMSCH0_DOORBELL_RANGE)/sizeof(mmBIF_MMSCH0_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_DOORBELL_FENCE_CNTL", REG_MMIO, 0x4f0afe, 3, &mmBIF_DOORBELL_FENCE_CNTL[0], sizeof(mmBIF_DOORBELL_FENCE_CNTL)/sizeof(mmBIF_DOORBELL_FENCE_CNTL[0]), 0, 0 },
	{ "mmS2A_MISC_CNTL", REG_MMIO, 0x4f0aff, 3, &mmS2A_MISC_CNTL[0], sizeof(mmS2A_MISC_CNTL)/sizeof(mmS2A_MISC_CNTL[0]), 0, 0 },
	{ "mmA2S_CNTL2_SEC_CL0", REG_MMIO, 0x4f0b00, 3, &mmA2S_CNTL2_SEC_CL0[0], sizeof(mmA2S_CNTL2_SEC_CL0)/sizeof(mmA2S_CNTL2_SEC_CL0[0]), 0, 0 },
	{ "mmA2S_CNTL2_SEC_CL1", REG_MMIO, 0x4f0b01, 3, &mmA2S_CNTL2_SEC_CL1[0], sizeof(mmA2S_CNTL2_SEC_CL1)/sizeof(mmA2S_CNTL2_SEC_CL1[0]), 0, 0 },
	{ "mmA2S_CNTL2_SEC_CL2", REG_MMIO, 0x4f0b02, 3, &mmA2S_CNTL2_SEC_CL2[0], sizeof(mmA2S_CNTL2_SEC_CL2)/sizeof(mmA2S_CNTL2_SEC_CL2[0]), 0, 0 },
	{ "mmA2S_CNTL2_SEC_CL3", REG_MMIO, 0x4f0b03, 3, &mmA2S_CNTL2_SEC_CL3[0], sizeof(mmA2S_CNTL2_SEC_CL3)/sizeof(mmA2S_CNTL2_SEC_CL3[0]), 0, 0 },
	{ "mmA2S_CNTL2_SEC_CL4", REG_MMIO, 0x4f0b04, 3, &mmA2S_CNTL2_SEC_CL4[0], sizeof(mmA2S_CNTL2_SEC_CL4)/sizeof(mmA2S_CNTL2_SEC_CL4[0]), 0, 0 },
	{ "ixSION_CL0_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e000, 0, &ixSION_CL0_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL0_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL0_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL0_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e004, 0, &ixSION_CL0_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL0_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL0_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL0_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e008, 0, &ixSION_CL0_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL0_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL0_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL0_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e00c, 0, &ixSION_CL0_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL0_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL0_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL0_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e010, 0, &ixSION_CL0_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL0_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL0_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL0_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e014, 0, &ixSION_CL0_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL0_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL0_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL0_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e018, 0, &ixSION_CL0_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL0_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL0_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL0_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e01c, 0, &ixSION_CL0_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL0_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL0_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL0_Req_BurstTarget_REG0", REG_SMC, 0x1e020, 0, &ixSION_CL0_Req_BurstTarget_REG0[0], sizeof(ixSION_CL0_Req_BurstTarget_REG0)/sizeof(ixSION_CL0_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL0_Req_BurstTarget_REG1", REG_SMC, 0x1e024, 0, &ixSION_CL0_Req_BurstTarget_REG1[0], sizeof(ixSION_CL0_Req_BurstTarget_REG1)/sizeof(ixSION_CL0_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL0_Req_TimeSlot_REG0", REG_SMC, 0x1e028, 0, &ixSION_CL0_Req_TimeSlot_REG0[0], sizeof(ixSION_CL0_Req_TimeSlot_REG0)/sizeof(ixSION_CL0_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL0_Req_TimeSlot_REG1", REG_SMC, 0x1e02c, 0, &ixSION_CL0_Req_TimeSlot_REG1[0], sizeof(ixSION_CL0_Req_TimeSlot_REG1)/sizeof(ixSION_CL0_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL0_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e030, 0, &ixSION_CL0_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL0_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL0_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL0_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e034, 0, &ixSION_CL0_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL0_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL0_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL0_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e038, 0, &ixSION_CL0_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL0_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL0_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL0_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e03c, 0, &ixSION_CL0_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL0_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL0_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL0_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e040, 0, &ixSION_CL0_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL0_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL0_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL0_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e044, 0, &ixSION_CL0_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL0_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL0_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL0_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e048, 0, &ixSION_CL0_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL0_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL0_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL0_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e04c, 0, &ixSION_CL0_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL0_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL0_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL1_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e050, 0, &ixSION_CL1_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL1_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL1_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL1_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e054, 0, &ixSION_CL1_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL1_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL1_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL1_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e058, 0, &ixSION_CL1_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL1_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL1_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL1_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e05c, 0, &ixSION_CL1_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL1_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL1_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL1_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e060, 0, &ixSION_CL1_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL1_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL1_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL1_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e064, 0, &ixSION_CL1_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL1_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL1_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL1_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e068, 0, &ixSION_CL1_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL1_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL1_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL1_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e06c, 0, &ixSION_CL1_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL1_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL1_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL1_Req_BurstTarget_REG0", REG_SMC, 0x1e070, 0, &ixSION_CL1_Req_BurstTarget_REG0[0], sizeof(ixSION_CL1_Req_BurstTarget_REG0)/sizeof(ixSION_CL1_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL1_Req_BurstTarget_REG1", REG_SMC, 0x1e074, 0, &ixSION_CL1_Req_BurstTarget_REG1[0], sizeof(ixSION_CL1_Req_BurstTarget_REG1)/sizeof(ixSION_CL1_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL1_Req_TimeSlot_REG0", REG_SMC, 0x1e078, 0, &ixSION_CL1_Req_TimeSlot_REG0[0], sizeof(ixSION_CL1_Req_TimeSlot_REG0)/sizeof(ixSION_CL1_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL1_Req_TimeSlot_REG1", REG_SMC, 0x1e07c, 0, &ixSION_CL1_Req_TimeSlot_REG1[0], sizeof(ixSION_CL1_Req_TimeSlot_REG1)/sizeof(ixSION_CL1_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL1_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e080, 0, &ixSION_CL1_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL1_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL1_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL1_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e084, 0, &ixSION_CL1_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL1_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL1_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL1_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e088, 0, &ixSION_CL1_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL1_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL1_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL1_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e08c, 0, &ixSION_CL1_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL1_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL1_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL1_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e090, 0, &ixSION_CL1_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL1_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL1_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL1_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e094, 0, &ixSION_CL1_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL1_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL1_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL1_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e098, 0, &ixSION_CL1_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL1_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL1_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL1_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e09c, 0, &ixSION_CL1_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL1_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL1_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL2_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e0a0, 0, &ixSION_CL2_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL2_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL2_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL2_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e0a4, 0, &ixSION_CL2_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL2_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL2_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL2_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e0a8, 0, &ixSION_CL2_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL2_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL2_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL2_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e0ac, 0, &ixSION_CL2_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL2_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL2_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL2_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e0b0, 0, &ixSION_CL2_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL2_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL2_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL2_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e0b4, 0, &ixSION_CL2_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL2_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL2_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL2_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e0b8, 0, &ixSION_CL2_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL2_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL2_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL2_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e0bc, 0, &ixSION_CL2_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL2_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL2_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL2_Req_BurstTarget_REG0", REG_SMC, 0x1e0c0, 0, &ixSION_CL2_Req_BurstTarget_REG0[0], sizeof(ixSION_CL2_Req_BurstTarget_REG0)/sizeof(ixSION_CL2_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL2_Req_BurstTarget_REG1", REG_SMC, 0x1e0c4, 0, &ixSION_CL2_Req_BurstTarget_REG1[0], sizeof(ixSION_CL2_Req_BurstTarget_REG1)/sizeof(ixSION_CL2_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL2_Req_TimeSlot_REG0", REG_SMC, 0x1e0c8, 0, &ixSION_CL2_Req_TimeSlot_REG0[0], sizeof(ixSION_CL2_Req_TimeSlot_REG0)/sizeof(ixSION_CL2_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL2_Req_TimeSlot_REG1", REG_SMC, 0x1e0cc, 0, &ixSION_CL2_Req_TimeSlot_REG1[0], sizeof(ixSION_CL2_Req_TimeSlot_REG1)/sizeof(ixSION_CL2_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL2_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e0d0, 0, &ixSION_CL2_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL2_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL2_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL2_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e0d4, 0, &ixSION_CL2_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL2_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL2_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL2_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e0d8, 0, &ixSION_CL2_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL2_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL2_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL2_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e0dc, 0, &ixSION_CL2_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL2_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL2_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL2_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e0e0, 0, &ixSION_CL2_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL2_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL2_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL2_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e0e4, 0, &ixSION_CL2_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL2_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL2_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL2_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e0e8, 0, &ixSION_CL2_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL2_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL2_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL2_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e0ec, 0, &ixSION_CL2_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL2_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL2_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL3_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e0f0, 0, &ixSION_CL3_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL3_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL3_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL3_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e0f4, 0, &ixSION_CL3_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL3_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL3_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL3_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e0f8, 0, &ixSION_CL3_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL3_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL3_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL3_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e0fc, 0, &ixSION_CL3_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL3_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL3_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL3_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e100, 0, &ixSION_CL3_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL3_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL3_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL3_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e104, 0, &ixSION_CL3_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL3_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL3_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL3_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e108, 0, &ixSION_CL3_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL3_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL3_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL3_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e10c, 0, &ixSION_CL3_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL3_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL3_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL3_Req_BurstTarget_REG0", REG_SMC, 0x1e110, 0, &ixSION_CL3_Req_BurstTarget_REG0[0], sizeof(ixSION_CL3_Req_BurstTarget_REG0)/sizeof(ixSION_CL3_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL3_Req_BurstTarget_REG1", REG_SMC, 0x1e114, 0, &ixSION_CL3_Req_BurstTarget_REG1[0], sizeof(ixSION_CL3_Req_BurstTarget_REG1)/sizeof(ixSION_CL3_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL3_Req_TimeSlot_REG0", REG_SMC, 0x1e118, 0, &ixSION_CL3_Req_TimeSlot_REG0[0], sizeof(ixSION_CL3_Req_TimeSlot_REG0)/sizeof(ixSION_CL3_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL3_Req_TimeSlot_REG1", REG_SMC, 0x1e11c, 0, &ixSION_CL3_Req_TimeSlot_REG1[0], sizeof(ixSION_CL3_Req_TimeSlot_REG1)/sizeof(ixSION_CL3_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL3_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e120, 0, &ixSION_CL3_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL3_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL3_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL3_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e124, 0, &ixSION_CL3_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL3_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL3_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL3_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e128, 0, &ixSION_CL3_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL3_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL3_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL3_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e12c, 0, &ixSION_CL3_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL3_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL3_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL3_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e130, 0, &ixSION_CL3_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL3_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL3_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL3_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e134, 0, &ixSION_CL3_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL3_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL3_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL3_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e138, 0, &ixSION_CL3_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL3_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL3_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL3_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e13c, 0, &ixSION_CL3_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL3_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL3_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL4_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e140, 0, &ixSION_CL4_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL4_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL4_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL4_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e144, 0, &ixSION_CL4_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL4_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL4_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL4_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e148, 0, &ixSION_CL4_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL4_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL4_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL4_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e14c, 0, &ixSION_CL4_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL4_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL4_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL4_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e150, 0, &ixSION_CL4_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL4_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL4_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL4_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e154, 0, &ixSION_CL4_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL4_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL4_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL4_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e158, 0, &ixSION_CL4_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL4_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL4_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL4_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e15c, 0, &ixSION_CL4_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL4_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL4_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL4_Req_BurstTarget_REG0", REG_SMC, 0x1e160, 0, &ixSION_CL4_Req_BurstTarget_REG0[0], sizeof(ixSION_CL4_Req_BurstTarget_REG0)/sizeof(ixSION_CL4_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL4_Req_BurstTarget_REG1", REG_SMC, 0x1e164, 0, &ixSION_CL4_Req_BurstTarget_REG1[0], sizeof(ixSION_CL4_Req_BurstTarget_REG1)/sizeof(ixSION_CL4_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL4_Req_TimeSlot_REG0", REG_SMC, 0x1e168, 0, &ixSION_CL4_Req_TimeSlot_REG0[0], sizeof(ixSION_CL4_Req_TimeSlot_REG0)/sizeof(ixSION_CL4_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL4_Req_TimeSlot_REG1", REG_SMC, 0x1e16c, 0, &ixSION_CL4_Req_TimeSlot_REG1[0], sizeof(ixSION_CL4_Req_TimeSlot_REG1)/sizeof(ixSION_CL4_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL4_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e170, 0, &ixSION_CL4_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL4_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL4_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL4_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e174, 0, &ixSION_CL4_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL4_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL4_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL4_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e178, 0, &ixSION_CL4_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL4_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL4_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL4_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e17c, 0, &ixSION_CL4_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL4_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL4_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL4_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e180, 0, &ixSION_CL4_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL4_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL4_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL4_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e184, 0, &ixSION_CL4_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL4_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL4_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL4_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e188, 0, &ixSION_CL4_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL4_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL4_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL4_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e18c, 0, &ixSION_CL4_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL4_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL4_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL5_RdRsp_BurstTarget_REG0", REG_SMC, 0x1e190, 0, &ixSION_CL5_RdRsp_BurstTarget_REG0[0], sizeof(ixSION_CL5_RdRsp_BurstTarget_REG0)/sizeof(ixSION_CL5_RdRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL5_RdRsp_BurstTarget_REG1", REG_SMC, 0x1e194, 0, &ixSION_CL5_RdRsp_BurstTarget_REG1[0], sizeof(ixSION_CL5_RdRsp_BurstTarget_REG1)/sizeof(ixSION_CL5_RdRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL5_RdRsp_TimeSlot_REG0", REG_SMC, 0x1e198, 0, &ixSION_CL5_RdRsp_TimeSlot_REG0[0], sizeof(ixSION_CL5_RdRsp_TimeSlot_REG0)/sizeof(ixSION_CL5_RdRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL5_RdRsp_TimeSlot_REG1", REG_SMC, 0x1e19c, 0, &ixSION_CL5_RdRsp_TimeSlot_REG1[0], sizeof(ixSION_CL5_RdRsp_TimeSlot_REG1)/sizeof(ixSION_CL5_RdRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL5_WrRsp_BurstTarget_REG0", REG_SMC, 0x1e1a0, 0, &ixSION_CL5_WrRsp_BurstTarget_REG0[0], sizeof(ixSION_CL5_WrRsp_BurstTarget_REG0)/sizeof(ixSION_CL5_WrRsp_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL5_WrRsp_BurstTarget_REG1", REG_SMC, 0x1e1a4, 0, &ixSION_CL5_WrRsp_BurstTarget_REG1[0], sizeof(ixSION_CL5_WrRsp_BurstTarget_REG1)/sizeof(ixSION_CL5_WrRsp_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL5_WrRsp_TimeSlot_REG0", REG_SMC, 0x1e1a8, 0, &ixSION_CL5_WrRsp_TimeSlot_REG0[0], sizeof(ixSION_CL5_WrRsp_TimeSlot_REG0)/sizeof(ixSION_CL5_WrRsp_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL5_WrRsp_TimeSlot_REG1", REG_SMC, 0x1e1ac, 0, &ixSION_CL5_WrRsp_TimeSlot_REG1[0], sizeof(ixSION_CL5_WrRsp_TimeSlot_REG1)/sizeof(ixSION_CL5_WrRsp_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL5_Req_BurstTarget_REG0", REG_SMC, 0x1e1b0, 0, &ixSION_CL5_Req_BurstTarget_REG0[0], sizeof(ixSION_CL5_Req_BurstTarget_REG0)/sizeof(ixSION_CL5_Req_BurstTarget_REG0[0]), 0, 0 },
	{ "ixSION_CL5_Req_BurstTarget_REG1", REG_SMC, 0x1e1b4, 0, &ixSION_CL5_Req_BurstTarget_REG1[0], sizeof(ixSION_CL5_Req_BurstTarget_REG1)/sizeof(ixSION_CL5_Req_BurstTarget_REG1[0]), 0, 0 },
	{ "ixSION_CL5_Req_TimeSlot_REG0", REG_SMC, 0x1e1b8, 0, &ixSION_CL5_Req_TimeSlot_REG0[0], sizeof(ixSION_CL5_Req_TimeSlot_REG0)/sizeof(ixSION_CL5_Req_TimeSlot_REG0[0]), 0, 0 },
	{ "ixSION_CL5_Req_TimeSlot_REG1", REG_SMC, 0x1e1bc, 0, &ixSION_CL5_Req_TimeSlot_REG1[0], sizeof(ixSION_CL5_Req_TimeSlot_REG1)/sizeof(ixSION_CL5_Req_TimeSlot_REG1[0]), 0, 0 },
	{ "ixSION_CL5_ReqPoolCredit_Alloc_REG0", REG_SMC, 0x1e1c0, 0, &ixSION_CL5_ReqPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL5_ReqPoolCredit_Alloc_REG0)/sizeof(ixSION_CL5_ReqPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL5_ReqPoolCredit_Alloc_REG1", REG_SMC, 0x1e1c4, 0, &ixSION_CL5_ReqPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL5_ReqPoolCredit_Alloc_REG1)/sizeof(ixSION_CL5_ReqPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL5_DataPoolCredit_Alloc_REG0", REG_SMC, 0x1e1c8, 0, &ixSION_CL5_DataPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL5_DataPoolCredit_Alloc_REG0)/sizeof(ixSION_CL5_DataPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL5_DataPoolCredit_Alloc_REG1", REG_SMC, 0x1e1cc, 0, &ixSION_CL5_DataPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL5_DataPoolCredit_Alloc_REG1)/sizeof(ixSION_CL5_DataPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL5_RdRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e1d0, 0, &ixSION_CL5_RdRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL5_RdRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL5_RdRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL5_RdRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e1d4, 0, &ixSION_CL5_RdRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL5_RdRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL5_RdRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CL5_WrRspPoolCredit_Alloc_REG0", REG_SMC, 0x1e1d8, 0, &ixSION_CL5_WrRspPoolCredit_Alloc_REG0[0], sizeof(ixSION_CL5_WrRspPoolCredit_Alloc_REG0)/sizeof(ixSION_CL5_WrRspPoolCredit_Alloc_REG0[0]), 0, 0 },
	{ "ixSION_CL5_WrRspPoolCredit_Alloc_REG1", REG_SMC, 0x1e1dc, 0, &ixSION_CL5_WrRspPoolCredit_Alloc_REG1[0], sizeof(ixSION_CL5_WrRspPoolCredit_Alloc_REG1)/sizeof(ixSION_CL5_WrRspPoolCredit_Alloc_REG1[0]), 0, 0 },
	{ "ixSION_CNTL_REG0", REG_SMC, 0x1e1e0, 0, &ixSION_CNTL_REG0[0], sizeof(ixSION_CNTL_REG0)/sizeof(ixSION_CNTL_REG0[0]), 0, 0 },
	{ "ixSION_CNTL_REG1", REG_SMC, 0x1e1e4, 0, &ixSION_CNTL_REG1[0], sizeof(ixSION_CNTL_REG1)/sizeof(ixSION_CNTL_REG1[0]), 0, 0 },
	{ "ixSYSHUB_DS_CTRL_SOCCLK", REG_SMC, 0x10000, 0, &ixSYSHUB_DS_CTRL_SOCCLK[0], sizeof(ixSYSHUB_DS_CTRL_SOCCLK)/sizeof(ixSYSHUB_DS_CTRL_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_DS_CTRL2_SOCCLK", REG_SMC, 0x10004, 0, &ixSYSHUB_DS_CTRL2_SOCCLK[0], sizeof(ixSYSHUB_DS_CTRL2_SOCCLK)/sizeof(ixSYSHUB_DS_CTRL2_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK", REG_SMC, 0x10008, 0, &ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0], sizeof(ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK)/sizeof(ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK", REG_SMC, 0x1000c, 0, &ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0], sizeof(ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK)/sizeof(ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x10010, 0, &ixDMA_CLK0_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixDMA_CLK0_SW0_SYSHUB_QOS_CNTL)/sizeof(ixDMA_CLK0_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x10014, 0, &ixDMA_CLK0_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixDMA_CLK0_SW1_SYSHUB_QOS_CNTL)/sizeof(ixDMA_CLK0_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL0_CNTL", REG_SMC, 0x10018, 0, &ixDMA_CLK0_SW0_CL0_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL0_CNTL)/sizeof(ixDMA_CLK0_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL1_CNTL", REG_SMC, 0x1001c, 0, &ixDMA_CLK0_SW0_CL1_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL1_CNTL)/sizeof(ixDMA_CLK0_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL2_CNTL", REG_SMC, 0x10020, 0, &ixDMA_CLK0_SW0_CL2_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL2_CNTL)/sizeof(ixDMA_CLK0_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL3_CNTL", REG_SMC, 0x10024, 0, &ixDMA_CLK0_SW0_CL3_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL3_CNTL)/sizeof(ixDMA_CLK0_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL4_CNTL", REG_SMC, 0x10028, 0, &ixDMA_CLK0_SW0_CL4_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL4_CNTL)/sizeof(ixDMA_CLK0_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW0_CL5_CNTL", REG_SMC, 0x1002c, 0, &ixDMA_CLK0_SW0_CL5_CNTL[0], sizeof(ixDMA_CLK0_SW0_CL5_CNTL)/sizeof(ixDMA_CLK0_SW0_CL5_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW1_CL0_CNTL", REG_SMC, 0x10030, 0, &ixDMA_CLK0_SW1_CL0_CNTL[0], sizeof(ixDMA_CLK0_SW1_CL0_CNTL)/sizeof(ixDMA_CLK0_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK0_SW2_CL0_CNTL", REG_SMC, 0x10034, 0, &ixDMA_CLK0_SW2_CL0_CNTL[0], sizeof(ixDMA_CLK0_SW2_CL0_CNTL)/sizeof(ixDMA_CLK0_SW2_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_CG_CNTL", REG_SMC, 0x10300, 0, &ixSYSHUB_CG_CNTL[0], sizeof(ixSYSHUB_CG_CNTL)/sizeof(ixSYSHUB_CG_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_TRANS_IDLE", REG_SMC, 0x10308, 0, &ixSYSHUB_TRANS_IDLE[0], sizeof(ixSYSHUB_TRANS_IDLE)/sizeof(ixSYSHUB_TRANS_IDLE[0]), 0, 0 },
	{ "ixSYSHUB_HP_TIMER", REG_SMC, 0x1030c, 0, &ixSYSHUB_HP_TIMER[0], sizeof(ixSYSHUB_HP_TIMER)/sizeof(ixSYSHUB_HP_TIMER[0]), 0, 0 },
	{ "ixSYSHUB_SCRATCH", REG_SMC, 0x10f00, 0, &ixSYSHUB_SCRATCH[0], sizeof(ixSYSHUB_SCRATCH)/sizeof(ixSYSHUB_SCRATCH[0]), 0, 0 },
	{ "ixSYSHUB_DS_CTRL_SHUBCLK", REG_SMC, 0x11000, 0, &ixSYSHUB_DS_CTRL_SHUBCLK[0], sizeof(ixSYSHUB_DS_CTRL_SHUBCLK)/sizeof(ixSYSHUB_DS_CTRL_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_DS_CTRL2_SHUBCLK", REG_SMC, 0x11004, 0, &ixSYSHUB_DS_CTRL2_SHUBCLK[0], sizeof(ixSYSHUB_DS_CTRL2_SHUBCLK)/sizeof(ixSYSHUB_DS_CTRL2_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK", REG_SMC, 0x11008, 0, &ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0], sizeof(ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK)/sizeof(ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK", REG_SMC, 0x1100c, 0, &ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0], sizeof(ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK)/sizeof(ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x11010, 0, &ixDMA_CLK1_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixDMA_CLK1_SW0_SYSHUB_QOS_CNTL)/sizeof(ixDMA_CLK1_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x11014, 0, &ixDMA_CLK1_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixDMA_CLK1_SW1_SYSHUB_QOS_CNTL)/sizeof(ixDMA_CLK1_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_CL0_CNTL", REG_SMC, 0x11018, 0, &ixDMA_CLK1_SW0_CL0_CNTL[0], sizeof(ixDMA_CLK1_SW0_CL0_CNTL)/sizeof(ixDMA_CLK1_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_CL1_CNTL", REG_SMC, 0x1101c, 0, &ixDMA_CLK1_SW0_CL1_CNTL[0], sizeof(ixDMA_CLK1_SW0_CL1_CNTL)/sizeof(ixDMA_CLK1_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_CL2_CNTL", REG_SMC, 0x11020, 0, &ixDMA_CLK1_SW0_CL2_CNTL[0], sizeof(ixDMA_CLK1_SW0_CL2_CNTL)/sizeof(ixDMA_CLK1_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_CL3_CNTL", REG_SMC, 0x11024, 0, &ixDMA_CLK1_SW0_CL3_CNTL[0], sizeof(ixDMA_CLK1_SW0_CL3_CNTL)/sizeof(ixDMA_CLK1_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW0_CL4_CNTL", REG_SMC, 0x11028, 0, &ixDMA_CLK1_SW0_CL4_CNTL[0], sizeof(ixDMA_CLK1_SW0_CL4_CNTL)/sizeof(ixDMA_CLK1_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_CL0_CNTL", REG_SMC, 0x1102c, 0, &ixDMA_CLK1_SW1_CL0_CNTL[0], sizeof(ixDMA_CLK1_SW1_CL0_CNTL)/sizeof(ixDMA_CLK1_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_CL1_CNTL", REG_SMC, 0x11030, 0, &ixDMA_CLK1_SW1_CL1_CNTL[0], sizeof(ixDMA_CLK1_SW1_CL1_CNTL)/sizeof(ixDMA_CLK1_SW1_CL1_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_CL2_CNTL", REG_SMC, 0x11034, 0, &ixDMA_CLK1_SW1_CL2_CNTL[0], sizeof(ixDMA_CLK1_SW1_CL2_CNTL)/sizeof(ixDMA_CLK1_SW1_CL2_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_CL3_CNTL", REG_SMC, 0x11038, 0, &ixDMA_CLK1_SW1_CL3_CNTL[0], sizeof(ixDMA_CLK1_SW1_CL3_CNTL)/sizeof(ixDMA_CLK1_SW1_CL3_CNTL[0]), 0, 0 },
	{ "ixDMA_CLK1_SW1_CL4_CNTL", REG_SMC, 0x1103c, 0, &ixDMA_CLK1_SW1_CL4_CNTL[0], sizeof(ixDMA_CLK1_SW1_CL4_CNTL)/sizeof(ixDMA_CLK1_SW1_CL4_CNTL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF0_CTRL", REG_SMC, 0x1f800, 0, &ixGDC_RAS_LEAF0_CTRL[0], sizeof(ixGDC_RAS_LEAF0_CTRL)/sizeof(ixGDC_RAS_LEAF0_CTRL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF1_CTRL", REG_SMC, 0x1f804, 0, &ixGDC_RAS_LEAF1_CTRL[0], sizeof(ixGDC_RAS_LEAF1_CTRL)/sizeof(ixGDC_RAS_LEAF1_CTRL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF2_CTRL", REG_SMC, 0x1f808, 0, &ixGDC_RAS_LEAF2_CTRL[0], sizeof(ixGDC_RAS_LEAF2_CTRL)/sizeof(ixGDC_RAS_LEAF2_CTRL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF3_CTRL", REG_SMC, 0x1f80c, 0, &ixGDC_RAS_LEAF3_CTRL[0], sizeof(ixGDC_RAS_LEAF3_CTRL)/sizeof(ixGDC_RAS_LEAF3_CTRL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF4_CTRL", REG_SMC, 0x1f810, 0, &ixGDC_RAS_LEAF4_CTRL[0], sizeof(ixGDC_RAS_LEAF4_CTRL)/sizeof(ixGDC_RAS_LEAF4_CTRL[0]), 0, 0 },
	{ "ixGDC_RAS_LEAF5_CTRL", REG_SMC, 0x1f814, 0, &ixGDC_RAS_LEAF5_CTRL[0], sizeof(ixGDC_RAS_LEAF5_CTRL)/sizeof(ixGDC_RAS_LEAF5_CTRL[0]), 0, 0 },
	{ "ixSHUB_PF_FLR_RST", REG_SMC, 0x1f000, 0, &ixSHUB_PF_FLR_RST[0], sizeof(ixSHUB_PF_FLR_RST)/sizeof(ixSHUB_PF_FLR_RST[0]), 0, 0 },
	{ "ixSHUB_GFX_DRV_MODE1_RST", REG_SMC, 0x1f004, 0, &ixSHUB_GFX_DRV_MODE1_RST[0], sizeof(ixSHUB_GFX_DRV_MODE1_RST)/sizeof(ixSHUB_GFX_DRV_MODE1_RST[0]), 0, 0 },
	{ "ixSHUB_LINK_RESET", REG_SMC, 0x1f008, 0, &ixSHUB_LINK_RESET[0], sizeof(ixSHUB_LINK_RESET)/sizeof(ixSHUB_LINK_RESET[0]), 0, 0 },
	{ "ixSHUB_PF0_VF_FLR_RST", REG_SMC, 0x1f020, 0, &ixSHUB_PF0_VF_FLR_RST[0], sizeof(ixSHUB_PF0_VF_FLR_RST)/sizeof(ixSHUB_PF0_VF_FLR_RST[0]), 0, 0 },
	{ "ixSHUB_HARD_RST_CTRL", REG_SMC, 0x1f040, 0, &ixSHUB_HARD_RST_CTRL[0], sizeof(ixSHUB_HARD_RST_CTRL)/sizeof(ixSHUB_HARD_RST_CTRL[0]), 0, 0 },
	{ "ixSHUB_SOFT_RST_CTRL", REG_SMC, 0x1f044, 0, &ixSHUB_SOFT_RST_CTRL[0], sizeof(ixSHUB_SOFT_RST_CTRL)/sizeof(ixSHUB_SOFT_RST_CTRL[0]), 0, 0 },
	{ "ixSHUB_SDP_PORT_RST", REG_SMC, 0x1f048, 0, &ixSHUB_SDP_PORT_RST[0], sizeof(ixSHUB_SDP_PORT_RST)/sizeof(ixSHUB_SDP_PORT_RST[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_0", REG_MMIO, 0x0048, 0, &mmSBIOS_SCRATCH_0[0], sizeof(mmSBIOS_SCRATCH_0)/sizeof(mmSBIOS_SCRATCH_0[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_1", REG_MMIO, 0x0049, 0, &mmSBIOS_SCRATCH_1[0], sizeof(mmSBIOS_SCRATCH_1)/sizeof(mmSBIOS_SCRATCH_1[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_2", REG_MMIO, 0x004a, 0, &mmSBIOS_SCRATCH_2[0], sizeof(mmSBIOS_SCRATCH_2)/sizeof(mmSBIOS_SCRATCH_2[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_3", REG_MMIO, 0x004b, 0, &mmSBIOS_SCRATCH_3[0], sizeof(mmSBIOS_SCRATCH_3)/sizeof(mmSBIOS_SCRATCH_3[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_0", REG_MMIO, 0x004c, 0, &mmBIOS_SCRATCH_0[0], sizeof(mmBIOS_SCRATCH_0)/sizeof(mmBIOS_SCRATCH_0[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_1", REG_MMIO, 0x004d, 0, &mmBIOS_SCRATCH_1[0], sizeof(mmBIOS_SCRATCH_1)/sizeof(mmBIOS_SCRATCH_1[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_2", REG_MMIO, 0x004e, 0, &mmBIOS_SCRATCH_2[0], sizeof(mmBIOS_SCRATCH_2)/sizeof(mmBIOS_SCRATCH_2[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_3", REG_MMIO, 0x004f, 0, &mmBIOS_SCRATCH_3[0], sizeof(mmBIOS_SCRATCH_3)/sizeof(mmBIOS_SCRATCH_3[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_4", REG_MMIO, 0x0050, 0, &mmBIOS_SCRATCH_4[0], sizeof(mmBIOS_SCRATCH_4)/sizeof(mmBIOS_SCRATCH_4[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_5", REG_MMIO, 0x0051, 0, &mmBIOS_SCRATCH_5[0], sizeof(mmBIOS_SCRATCH_5)/sizeof(mmBIOS_SCRATCH_5[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_6", REG_MMIO, 0x0052, 0, &mmBIOS_SCRATCH_6[0], sizeof(mmBIOS_SCRATCH_6)/sizeof(mmBIOS_SCRATCH_6[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_7", REG_MMIO, 0x0053, 0, &mmBIOS_SCRATCH_7[0], sizeof(mmBIOS_SCRATCH_7)/sizeof(mmBIOS_SCRATCH_7[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_8", REG_MMIO, 0x0054, 0, &mmBIOS_SCRATCH_8[0], sizeof(mmBIOS_SCRATCH_8)/sizeof(mmBIOS_SCRATCH_8[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_9", REG_MMIO, 0x0055, 0, &mmBIOS_SCRATCH_9[0], sizeof(mmBIOS_SCRATCH_9)/sizeof(mmBIOS_SCRATCH_9[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_10", REG_MMIO, 0x0056, 0, &mmBIOS_SCRATCH_10[0], sizeof(mmBIOS_SCRATCH_10)/sizeof(mmBIOS_SCRATCH_10[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_11", REG_MMIO, 0x0057, 0, &mmBIOS_SCRATCH_11[0], sizeof(mmBIOS_SCRATCH_11)/sizeof(mmBIOS_SCRATCH_11[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_12", REG_MMIO, 0x0058, 0, &mmBIOS_SCRATCH_12[0], sizeof(mmBIOS_SCRATCH_12)/sizeof(mmBIOS_SCRATCH_12[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_13", REG_MMIO, 0x0059, 0, &mmBIOS_SCRATCH_13[0], sizeof(mmBIOS_SCRATCH_13)/sizeof(mmBIOS_SCRATCH_13[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_14", REG_MMIO, 0x005a, 0, &mmBIOS_SCRATCH_14[0], sizeof(mmBIOS_SCRATCH_14)/sizeof(mmBIOS_SCRATCH_14[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_15", REG_MMIO, 0x005b, 0, &mmBIOS_SCRATCH_15[0], sizeof(mmBIOS_SCRATCH_15)/sizeof(mmBIOS_SCRATCH_15[0]), 0, 0 },
	{ "mmBIF_RLC_INTR_CNTL", REG_MMIO, 0x0060, 0, &mmBIF_RLC_INTR_CNTL[0], sizeof(mmBIF_RLC_INTR_CNTL)/sizeof(mmBIF_RLC_INTR_CNTL[0]), 0, 0 },
	{ "mmBIF_VCE_INTR_CNTL", REG_MMIO, 0x0061, 0, &mmBIF_VCE_INTR_CNTL[0], sizeof(mmBIF_VCE_INTR_CNTL)/sizeof(mmBIF_VCE_INTR_CNTL[0]), 0, 0 },
	{ "mmBIF_UVD_INTR_CNTL", REG_MMIO, 0x0062, 0, &mmBIF_UVD_INTR_CNTL[0], sizeof(mmBIF_UVD_INTR_CNTL)/sizeof(mmBIF_UVD_INTR_CNTL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR0", REG_MMIO, 0x0080, 0, &mmGFX_MMIOREG_CAM_ADDR0[0], sizeof(mmGFX_MMIOREG_CAM_ADDR0)/sizeof(mmGFX_MMIOREG_CAM_ADDR0[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR0", REG_MMIO, 0x0081, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR0[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR0)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR0[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR1", REG_MMIO, 0x0082, 0, &mmGFX_MMIOREG_CAM_ADDR1[0], sizeof(mmGFX_MMIOREG_CAM_ADDR1)/sizeof(mmGFX_MMIOREG_CAM_ADDR1[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR1", REG_MMIO, 0x0083, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR1[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR1)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR1[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR2", REG_MMIO, 0x0084, 0, &mmGFX_MMIOREG_CAM_ADDR2[0], sizeof(mmGFX_MMIOREG_CAM_ADDR2)/sizeof(mmGFX_MMIOREG_CAM_ADDR2[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR2", REG_MMIO, 0x0085, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR2[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR2)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR2[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR3", REG_MMIO, 0x0086, 0, &mmGFX_MMIOREG_CAM_ADDR3[0], sizeof(mmGFX_MMIOREG_CAM_ADDR3)/sizeof(mmGFX_MMIOREG_CAM_ADDR3[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR3", REG_MMIO, 0x0087, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR3[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR3)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR3[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR4", REG_MMIO, 0x0088, 0, &mmGFX_MMIOREG_CAM_ADDR4[0], sizeof(mmGFX_MMIOREG_CAM_ADDR4)/sizeof(mmGFX_MMIOREG_CAM_ADDR4[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR4", REG_MMIO, 0x0089, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR4[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR4)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR4[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR5", REG_MMIO, 0x008a, 0, &mmGFX_MMIOREG_CAM_ADDR5[0], sizeof(mmGFX_MMIOREG_CAM_ADDR5)/sizeof(mmGFX_MMIOREG_CAM_ADDR5[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR5", REG_MMIO, 0x008b, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR5[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR5)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR5[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR6", REG_MMIO, 0x008c, 0, &mmGFX_MMIOREG_CAM_ADDR6[0], sizeof(mmGFX_MMIOREG_CAM_ADDR6)/sizeof(mmGFX_MMIOREG_CAM_ADDR6[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR6", REG_MMIO, 0x008d, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR6[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR6)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR6[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR7", REG_MMIO, 0x008e, 0, &mmGFX_MMIOREG_CAM_ADDR7[0], sizeof(mmGFX_MMIOREG_CAM_ADDR7)/sizeof(mmGFX_MMIOREG_CAM_ADDR7[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR7", REG_MMIO, 0x008f, 0, &mmGFX_MMIOREG_CAM_REMAP_ADDR7[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR7)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR7[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_CNTL", REG_MMIO, 0x0090, 0, &mmGFX_MMIOREG_CAM_CNTL[0], sizeof(mmGFX_MMIOREG_CAM_CNTL)/sizeof(mmGFX_MMIOREG_CAM_CNTL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ZERO_CPL", REG_MMIO, 0x0091, 0, &mmGFX_MMIOREG_CAM_ZERO_CPL[0], sizeof(mmGFX_MMIOREG_CAM_ZERO_CPL)/sizeof(mmGFX_MMIOREG_CAM_ZERO_CPL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ONE_CPL", REG_MMIO, 0x0092, 0, &mmGFX_MMIOREG_CAM_ONE_CPL[0], sizeof(mmGFX_MMIOREG_CAM_ONE_CPL)/sizeof(mmGFX_MMIOREG_CAM_ONE_CPL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL", REG_MMIO, 0x0093, 0, &mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL[0], sizeof(mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL)/sizeof(mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL[0]), 0, 0 },
	{ "mmMM_INDEX", REG_MMIO, 0x0000, 0, &mmMM_INDEX[0], sizeof(mmMM_INDEX)/sizeof(mmMM_INDEX[0]), 0, 0 },
	{ "mmMM_DATA", REG_MMIO, 0x0001, 0, &mmMM_DATA[0], sizeof(mmMM_DATA)/sizeof(mmMM_DATA[0]), 0, 0 },
	{ "mmMM_INDEX_HI", REG_MMIO, 0x0006, 0, &mmMM_INDEX_HI[0], sizeof(mmMM_INDEX_HI)/sizeof(mmMM_INDEX_HI[0]), 0, 0 },
	{ "mmSYSHUB_INDEX_OVLP", REG_MMIO, 0x0008, 0, &mmSYSHUB_INDEX_OVLP[0], sizeof(mmSYSHUB_INDEX_OVLP)/sizeof(mmSYSHUB_INDEX_OVLP[0]), 0, 0 },
	{ "mmSYSHUB_DATA_OVLP", REG_MMIO, 0x0009, 0, &mmSYSHUB_DATA_OVLP[0], sizeof(mmSYSHUB_DATA_OVLP)/sizeof(mmSYSHUB_DATA_OVLP[0]), 0, 0 },
	{ "mmPCIE_INDEX", REG_MMIO, 0x000c, 0, &mmPCIE_INDEX[0], sizeof(mmPCIE_INDEX)/sizeof(mmPCIE_INDEX[0]), 0, 0 },
	{ "mmPCIE_DATA", REG_MMIO, 0x000d, 0, &mmPCIE_DATA[0], sizeof(mmPCIE_DATA)/sizeof(mmPCIE_DATA[0]), 0, 0 },
	{ "mmPCIE_INDEX2", REG_MMIO, 0x000e, 0, &mmPCIE_INDEX2[0], sizeof(mmPCIE_INDEX2)/sizeof(mmPCIE_INDEX2[0]), 0, 0 },
	{ "mmPCIE_DATA2", REG_MMIO, 0x000f, 0, &mmPCIE_DATA2[0], sizeof(mmPCIE_DATA2)/sizeof(mmPCIE_DATA2[0]), 0, 0 },
	{ "mmDN_PCIE_RESERVED", REG_MMIO, 0x0d60, 0, &mmDN_PCIE_RESERVED[0], sizeof(mmDN_PCIE_RESERVED)/sizeof(mmDN_PCIE_RESERVED[0]), 0, 0 },
	{ "mmDN_PCIE_SCRATCH", REG_MMIO, 0x0d61, 0, &mmDN_PCIE_SCRATCH[0], sizeof(mmDN_PCIE_SCRATCH)/sizeof(mmDN_PCIE_SCRATCH[0]), 0, 0 },
	{ "mmDN_PCIE_CNTL", REG_MMIO, 0x0d63, 0, &mmDN_PCIE_CNTL[0], sizeof(mmDN_PCIE_CNTL)/sizeof(mmDN_PCIE_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_CONFIG_CNTL", REG_MMIO, 0x0d64, 0, &mmDN_PCIE_CONFIG_CNTL[0], sizeof(mmDN_PCIE_CONFIG_CNTL)/sizeof(mmDN_PCIE_CONFIG_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_RX_CNTL2", REG_MMIO, 0x0d65, 0, &mmDN_PCIE_RX_CNTL2[0], sizeof(mmDN_PCIE_RX_CNTL2)/sizeof(mmDN_PCIE_RX_CNTL2[0]), 0, 0 },
	{ "mmDN_PCIE_BUS_CNTL", REG_MMIO, 0x0d66, 0, &mmDN_PCIE_BUS_CNTL[0], sizeof(mmDN_PCIE_BUS_CNTL)/sizeof(mmDN_PCIE_BUS_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_CFG_CNTL", REG_MMIO, 0x0d67, 0, &mmDN_PCIE_CFG_CNTL[0], sizeof(mmDN_PCIE_CFG_CNTL)/sizeof(mmDN_PCIE_CFG_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_STRAP_F0", REG_MMIO, 0x0d68, 0, &mmDN_PCIE_STRAP_F0[0], sizeof(mmDN_PCIE_STRAP_F0)/sizeof(mmDN_PCIE_STRAP_F0[0]), 0, 0 },
	{ "mmDN_PCIE_STRAP_MISC", REG_MMIO, 0x0d69, 0, &mmDN_PCIE_STRAP_MISC[0], sizeof(mmDN_PCIE_STRAP_MISC)/sizeof(mmDN_PCIE_STRAP_MISC[0]), 0, 0 },
	{ "mmDN_PCIE_STRAP_MISC2", REG_MMIO, 0x0d6a, 0, &mmDN_PCIE_STRAP_MISC2[0], sizeof(mmDN_PCIE_STRAP_MISC2)/sizeof(mmDN_PCIE_STRAP_MISC2[0]), 0, 0 },
	{ "mmPCIEP_RESERVED", REG_MMIO, 0x0d6c, 0, &mmPCIEP_RESERVED[0], sizeof(mmPCIEP_RESERVED)/sizeof(mmPCIEP_RESERVED[0]), 0, 0 },
	{ "mmPCIEP_SCRATCH", REG_MMIO, 0x0d6d, 0, &mmPCIEP_SCRATCH[0], sizeof(mmPCIEP_SCRATCH)/sizeof(mmPCIEP_SCRATCH[0]), 0, 0 },
	{ "mmPCIE_ERR_CNTL", REG_MMIO, 0x0d6f, 0, &mmPCIE_ERR_CNTL[0], sizeof(mmPCIE_ERR_CNTL)/sizeof(mmPCIE_ERR_CNTL[0]), 0, 0 },
	{ "mmPCIE_RX_CNTL", REG_MMIO, 0x0d70, 0, &mmPCIE_RX_CNTL[0], sizeof(mmPCIE_RX_CNTL)/sizeof(mmPCIE_RX_CNTL[0]), 0, 0 },
	{ "mmPCIE_LC_SPEED_CNTL", REG_MMIO, 0x0d71, 0, &mmPCIE_LC_SPEED_CNTL[0], sizeof(mmPCIE_LC_SPEED_CNTL)/sizeof(mmPCIE_LC_SPEED_CNTL[0]), 0, 0 },
	{ "mmPCIE_LC_CNTL2", REG_MMIO, 0x0d72, 0, &mmPCIE_LC_CNTL2[0], sizeof(mmPCIE_LC_CNTL2)/sizeof(mmPCIE_LC_CNTL2[0]), 0, 0 },
	{ "mmPCIEP_STRAP_MISC", REG_MMIO, 0x0d73, 0, &mmPCIEP_STRAP_MISC[0], sizeof(mmPCIEP_STRAP_MISC)/sizeof(mmPCIEP_STRAP_MISC[0]), 0, 0 },
	{ "mmLTR_MSG_INFO_FROM_EP", REG_MMIO, 0x0d74, 0, &mmLTR_MSG_INFO_FROM_EP[0], sizeof(mmLTR_MSG_INFO_FROM_EP)/sizeof(mmLTR_MSG_INFO_FROM_EP[0]), 0, 0 },
	{ "mmEP_PCIE_SCRATCH", REG_MMIO, 0x0d43, 0, &mmEP_PCIE_SCRATCH[0], sizeof(mmEP_PCIE_SCRATCH)/sizeof(mmEP_PCIE_SCRATCH[0]), 0, 0 },
	{ "mmEP_PCIE_CNTL", REG_MMIO, 0x0d45, 0, &mmEP_PCIE_CNTL[0], sizeof(mmEP_PCIE_CNTL)/sizeof(mmEP_PCIE_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_INT_CNTL", REG_MMIO, 0x0d46, 0, &mmEP_PCIE_INT_CNTL[0], sizeof(mmEP_PCIE_INT_CNTL)/sizeof(mmEP_PCIE_INT_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_INT_STATUS", REG_MMIO, 0x0d47, 0, &mmEP_PCIE_INT_STATUS[0], sizeof(mmEP_PCIE_INT_STATUS)/sizeof(mmEP_PCIE_INT_STATUS[0]), 0, 0 },
	{ "mmEP_PCIE_RX_CNTL2", REG_MMIO, 0x0d48, 0, &mmEP_PCIE_RX_CNTL2[0], sizeof(mmEP_PCIE_RX_CNTL2)/sizeof(mmEP_PCIE_RX_CNTL2[0]), 0, 0 },
	{ "mmEP_PCIE_BUS_CNTL", REG_MMIO, 0x0d49, 0, &mmEP_PCIE_BUS_CNTL[0], sizeof(mmEP_PCIE_BUS_CNTL)/sizeof(mmEP_PCIE_BUS_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_CFG_CNTL", REG_MMIO, 0x0d4a, 0, &mmEP_PCIE_CFG_CNTL[0], sizeof(mmEP_PCIE_CFG_CNTL)/sizeof(mmEP_PCIE_CFG_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_OBFF_CNTL", REG_MMIO, 0x0d4b, 0, &mmEP_PCIE_OBFF_CNTL[0], sizeof(mmEP_PCIE_OBFF_CNTL)/sizeof(mmEP_PCIE_OBFF_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_TX_LTR_CNTL", REG_MMIO, 0x0d4c, 0, &mmEP_PCIE_TX_LTR_CNTL[0], sizeof(mmEP_PCIE_TX_LTR_CNTL)/sizeof(mmEP_PCIE_TX_LTR_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_STRAP_MISC", REG_MMIO, 0x0d4f, 0, &mmEP_PCIE_STRAP_MISC[0], sizeof(mmEP_PCIE_STRAP_MISC)/sizeof(mmEP_PCIE_STRAP_MISC[0]), 0, 0 },
	{ "mmEP_PCIE_STRAP_MISC2", REG_MMIO, 0x0d50, 0, &mmEP_PCIE_STRAP_MISC2[0], sizeof(mmEP_PCIE_STRAP_MISC2)/sizeof(mmEP_PCIE_STRAP_MISC2[0]), 0, 0 },
	{ "mmEP_PCIE_STRAP_PI", REG_MMIO, 0x0d51, 0, NULL, 0, 0, 0 },
	{ "mmEP_PCIE_F0_DPA_CAP", REG_MMIO, 0x0d52, 0, &mmEP_PCIE_F0_DPA_CAP[0], sizeof(mmEP_PCIE_F0_DPA_CAP)/sizeof(mmEP_PCIE_F0_DPA_CAP[0]), 0, 0 },
	{ "mmEP_PCIE_F0_DPA_LATENCY_INDICATOR", REG_MMIO, 0x0d53, 0, &mmEP_PCIE_F0_DPA_LATENCY_INDICATOR[0], sizeof(mmEP_PCIE_F0_DPA_LATENCY_INDICATOR)/sizeof(mmEP_PCIE_F0_DPA_LATENCY_INDICATOR[0]), 0, 0 },
	{ "mmEP_PCIE_F0_DPA_CNTL", REG_MMIO, 0x0d53, 0, &mmEP_PCIE_F0_DPA_CNTL[0], sizeof(mmEP_PCIE_F0_DPA_CNTL)/sizeof(mmEP_PCIE_F0_DPA_CNTL[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0", REG_MMIO, 0x0d53, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1", REG_MMIO, 0x0d54, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2", REG_MMIO, 0x0d54, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3", REG_MMIO, 0x0d54, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4", REG_MMIO, 0x0d54, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5", REG_MMIO, 0x0d55, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6", REG_MMIO, 0x0d55, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7", REG_MMIO, 0x0d55, 0, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0]), 0, 0 },
	{ "mmEP_PCIE_PME_CONTROL", REG_MMIO, 0x0d55, 0, &mmEP_PCIE_PME_CONTROL[0], sizeof(mmEP_PCIE_PME_CONTROL)/sizeof(mmEP_PCIE_PME_CONTROL[0]), 0, 0 },
	{ "mmEP_PCIEP_RESERVED", REG_MMIO, 0x0d56, 0, &mmEP_PCIEP_RESERVED[0], sizeof(mmEP_PCIEP_RESERVED)/sizeof(mmEP_PCIEP_RESERVED[0]), 0, 0 },
	{ "mmEP_PCIE_TX_CNTL", REG_MMIO, 0x0d58, 0, &mmEP_PCIE_TX_CNTL[0], sizeof(mmEP_PCIE_TX_CNTL)/sizeof(mmEP_PCIE_TX_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_TX_REQUESTER_ID", REG_MMIO, 0x0d59, 0, &mmEP_PCIE_TX_REQUESTER_ID[0], sizeof(mmEP_PCIE_TX_REQUESTER_ID)/sizeof(mmEP_PCIE_TX_REQUESTER_ID[0]), 0, 0 },
	{ "mmEP_PCIE_ERR_CNTL", REG_MMIO, 0x0d5a, 0, &mmEP_PCIE_ERR_CNTL[0], sizeof(mmEP_PCIE_ERR_CNTL)/sizeof(mmEP_PCIE_ERR_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_RX_CNTL", REG_MMIO, 0x0d5b, 0, &mmEP_PCIE_RX_CNTL[0], sizeof(mmEP_PCIE_RX_CNTL)/sizeof(mmEP_PCIE_RX_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_LC_SPEED_CNTL", REG_MMIO, 0x0d5c, 0, &mmEP_PCIE_LC_SPEED_CNTL[0], sizeof(mmEP_PCIE_LC_SPEED_CNTL)/sizeof(mmEP_PCIE_LC_SPEED_CNTL[0]), 0, 0 },
	{ "mmBIF_MM_INDACCESS_CNTL", REG_MMIO, 0x0e06, 0, &mmBIF_MM_INDACCESS_CNTL[0], sizeof(mmBIF_MM_INDACCESS_CNTL)/sizeof(mmBIF_MM_INDACCESS_CNTL[0]), 0, 0 },
	{ "mmBUS_CNTL", REG_MMIO, 0x0e07, 0, &mmBUS_CNTL[0], sizeof(mmBUS_CNTL)/sizeof(mmBUS_CNTL[0]), 0, 0 },
	{ "mmBIF_SCRATCH0", REG_MMIO, 0x0e08, 0, &mmBIF_SCRATCH0[0], sizeof(mmBIF_SCRATCH0)/sizeof(mmBIF_SCRATCH0[0]), 0, 0 },
	{ "mmBIF_SCRATCH1", REG_MMIO, 0x0e09, 0, &mmBIF_SCRATCH1[0], sizeof(mmBIF_SCRATCH1)/sizeof(mmBIF_SCRATCH1[0]), 0, 0 },
	{ "mmBX_RESET_EN", REG_MMIO, 0x0e0d, 0, &mmBX_RESET_EN[0], sizeof(mmBX_RESET_EN)/sizeof(mmBX_RESET_EN[0]), 0, 0 },
	{ "mmMM_CFGREGS_CNTL", REG_MMIO, 0x0e0e, 0, &mmMM_CFGREGS_CNTL[0], sizeof(mmMM_CFGREGS_CNTL)/sizeof(mmMM_CFGREGS_CNTL[0]), 0, 0 },
	{ "mmBX_RESET_CNTL", REG_MMIO, 0x0e10, 0, &mmBX_RESET_CNTL[0], sizeof(mmBX_RESET_CNTL)/sizeof(mmBX_RESET_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL", REG_MMIO, 0x0e11, 0, &mmINTERRUPT_CNTL[0], sizeof(mmINTERRUPT_CNTL)/sizeof(mmINTERRUPT_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL2", REG_MMIO, 0x0e12, 0, &mmINTERRUPT_CNTL2[0], sizeof(mmINTERRUPT_CNTL2)/sizeof(mmINTERRUPT_CNTL2[0]), 0, 0 },
	{ "mmCLKREQB_PAD_CNTL", REG_MMIO, 0x0e18, 0, &mmCLKREQB_PAD_CNTL[0], sizeof(mmCLKREQB_PAD_CNTL)/sizeof(mmCLKREQB_PAD_CNTL[0]), 0, 0 },
	{ "mmCLKREQB_PERF_COUNTER", REG_MMIO, 0x0e19, 0, &mmCLKREQB_PERF_COUNTER[0], sizeof(mmCLKREQB_PERF_COUNTER)/sizeof(mmCLKREQB_PERF_COUNTER[0]), 0, 0 },
	{ "mmBIF_CLK_CTRL", REG_MMIO, 0x0e1a, 0, &mmBIF_CLK_CTRL[0], sizeof(mmBIF_CLK_CTRL)/sizeof(mmBIF_CLK_CTRL[0]), 0, 0 },
	{ "mmBIF_FEATURES_CONTROL_MISC", REG_MMIO, 0x0e1b, 0, &mmBIF_FEATURES_CONTROL_MISC[0], sizeof(mmBIF_FEATURES_CONTROL_MISC)/sizeof(mmBIF_FEATURES_CONTROL_MISC[0]), 0, 0 },
	{ "mmBIF_DOORBELL_CNTL", REG_MMIO, 0x0e1c, 0, &mmBIF_DOORBELL_CNTL[0], sizeof(mmBIF_DOORBELL_CNTL)/sizeof(mmBIF_DOORBELL_CNTL[0]), 0, 0 },
	{ "mmBIF_DOORBELL_INT_CNTL", REG_MMIO, 0x0e1d, 0, &mmBIF_DOORBELL_INT_CNTL[0], sizeof(mmBIF_DOORBELL_INT_CNTL)/sizeof(mmBIF_DOORBELL_INT_CNTL[0]), 0, 0 },
	{ "mmBIF_SLVARB_MODE", REG_MMIO, 0x0e1e, 0, &mmBIF_SLVARB_MODE[0], sizeof(mmBIF_SLVARB_MODE)/sizeof(mmBIF_SLVARB_MODE[0]), 0, 0 },
	{ "mmBIF_FB_EN", REG_MMIO, 0x0e1f, 0, &mmBIF_FB_EN[0], sizeof(mmBIF_FB_EN)/sizeof(mmBIF_FB_EN[0]), 0, 0 },
	{ "mmBIF_BUSY_DELAY_CNTR", REG_MMIO, 0x0e20, 0, &mmBIF_BUSY_DELAY_CNTR[0], sizeof(mmBIF_BUSY_DELAY_CNTR)/sizeof(mmBIF_BUSY_DELAY_CNTR[0]), 0, 0 },
	{ "mmBIF_PERFMON_CNTL", REG_MMIO, 0x0e21, 0, &mmBIF_PERFMON_CNTL[0], sizeof(mmBIF_PERFMON_CNTL)/sizeof(mmBIF_PERFMON_CNTL[0]), 0, 0 },
	{ "mmBIF_PERFCOUNTER0_RESULT", REG_MMIO, 0x0e22, 0, &mmBIF_PERFCOUNTER0_RESULT[0], sizeof(mmBIF_PERFCOUNTER0_RESULT)/sizeof(mmBIF_PERFCOUNTER0_RESULT[0]), 0, 0 },
	{ "mmBIF_PERFCOUNTER1_RESULT", REG_MMIO, 0x0e23, 0, &mmBIF_PERFCOUNTER1_RESULT[0], sizeof(mmBIF_PERFCOUNTER1_RESULT)/sizeof(mmBIF_PERFCOUNTER1_RESULT[0]), 0, 0 },
	{ "mmBIF_MST_TRANS_PENDING_VF", REG_MMIO, 0x0e29, 0, &mmBIF_MST_TRANS_PENDING_VF[0], sizeof(mmBIF_MST_TRANS_PENDING_VF)/sizeof(mmBIF_MST_TRANS_PENDING_VF[0]), 0, 0 },
	{ "mmBIF_SLV_TRANS_PENDING_VF", REG_MMIO, 0x0e2a, 0, &mmBIF_SLV_TRANS_PENDING_VF[0], sizeof(mmBIF_SLV_TRANS_PENDING_VF)/sizeof(mmBIF_SLV_TRANS_PENDING_VF[0]), 0, 0 },
	{ "mmBACO_CNTL", REG_MMIO, 0x0e2b, 0, &mmBACO_CNTL[0], sizeof(mmBACO_CNTL)/sizeof(mmBACO_CNTL[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIME0", REG_MMIO, 0x0e2c, 0, &mmBIF_BACO_EXIT_TIME0[0], sizeof(mmBIF_BACO_EXIT_TIME0)/sizeof(mmBIF_BACO_EXIT_TIME0[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER1", REG_MMIO, 0x0e2d, 0, &mmBIF_BACO_EXIT_TIMER1[0], sizeof(mmBIF_BACO_EXIT_TIMER1)/sizeof(mmBIF_BACO_EXIT_TIMER1[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER2", REG_MMIO, 0x0e2e, 0, &mmBIF_BACO_EXIT_TIMER2[0], sizeof(mmBIF_BACO_EXIT_TIMER2)/sizeof(mmBIF_BACO_EXIT_TIMER2[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER3", REG_MMIO, 0x0e2f, 0, &mmBIF_BACO_EXIT_TIMER3[0], sizeof(mmBIF_BACO_EXIT_TIMER3)/sizeof(mmBIF_BACO_EXIT_TIMER3[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER4", REG_MMIO, 0x0e30, 0, &mmBIF_BACO_EXIT_TIMER4[0], sizeof(mmBIF_BACO_EXIT_TIMER4)/sizeof(mmBIF_BACO_EXIT_TIMER4[0]), 0, 0 },
	{ "mmMEM_TYPE_CNTL", REG_MMIO, 0x0e31, 0, &mmMEM_TYPE_CNTL[0], sizeof(mmMEM_TYPE_CNTL)/sizeof(mmMEM_TYPE_CNTL[0]), 0, 0 },
	{ "mmSMU_BIF_VDDGFX_PWR_STATUS", REG_MMIO, 0x0e33, 0, &mmSMU_BIF_VDDGFX_PWR_STATUS[0], sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS)/sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_LOWER", REG_MMIO, 0x0e34, 0, &mmBIF_VDDGFX_GFX0_LOWER[0], sizeof(mmBIF_VDDGFX_GFX0_LOWER)/sizeof(mmBIF_VDDGFX_GFX0_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_UPPER", REG_MMIO, 0x0e35, 0, &mmBIF_VDDGFX_GFX0_UPPER[0], sizeof(mmBIF_VDDGFX_GFX0_UPPER)/sizeof(mmBIF_VDDGFX_GFX0_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_LOWER", REG_MMIO, 0x0e36, 0, &mmBIF_VDDGFX_GFX1_LOWER[0], sizeof(mmBIF_VDDGFX_GFX1_LOWER)/sizeof(mmBIF_VDDGFX_GFX1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_UPPER", REG_MMIO, 0x0e37, 0, &mmBIF_VDDGFX_GFX1_UPPER[0], sizeof(mmBIF_VDDGFX_GFX1_UPPER)/sizeof(mmBIF_VDDGFX_GFX1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_LOWER", REG_MMIO, 0x0e38, 0, &mmBIF_VDDGFX_GFX2_LOWER[0], sizeof(mmBIF_VDDGFX_GFX2_LOWER)/sizeof(mmBIF_VDDGFX_GFX2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_UPPER", REG_MMIO, 0x0e39, 0, &mmBIF_VDDGFX_GFX2_UPPER[0], sizeof(mmBIF_VDDGFX_GFX2_UPPER)/sizeof(mmBIF_VDDGFX_GFX2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_LOWER", REG_MMIO, 0x0e3a, 0, &mmBIF_VDDGFX_GFX3_LOWER[0], sizeof(mmBIF_VDDGFX_GFX3_LOWER)/sizeof(mmBIF_VDDGFX_GFX3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_UPPER", REG_MMIO, 0x0e3b, 0, &mmBIF_VDDGFX_GFX3_UPPER[0], sizeof(mmBIF_VDDGFX_GFX3_UPPER)/sizeof(mmBIF_VDDGFX_GFX3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_LOWER", REG_MMIO, 0x0e3c, 0, &mmBIF_VDDGFX_GFX4_LOWER[0], sizeof(mmBIF_VDDGFX_GFX4_LOWER)/sizeof(mmBIF_VDDGFX_GFX4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_UPPER", REG_MMIO, 0x0e3d, 0, &mmBIF_VDDGFX_GFX4_UPPER[0], sizeof(mmBIF_VDDGFX_GFX4_UPPER)/sizeof(mmBIF_VDDGFX_GFX4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_LOWER", REG_MMIO, 0x0e3e, 0, &mmBIF_VDDGFX_GFX5_LOWER[0], sizeof(mmBIF_VDDGFX_GFX5_LOWER)/sizeof(mmBIF_VDDGFX_GFX5_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_UPPER", REG_MMIO, 0x0e3f, 0, &mmBIF_VDDGFX_GFX5_UPPER[0], sizeof(mmBIF_VDDGFX_GFX5_UPPER)/sizeof(mmBIF_VDDGFX_GFX5_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_LOWER", REG_MMIO, 0x0e40, 0, &mmBIF_VDDGFX_RSV1_LOWER[0], sizeof(mmBIF_VDDGFX_RSV1_LOWER)/sizeof(mmBIF_VDDGFX_RSV1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_UPPER", REG_MMIO, 0x0e41, 0, &mmBIF_VDDGFX_RSV1_UPPER[0], sizeof(mmBIF_VDDGFX_RSV1_UPPER)/sizeof(mmBIF_VDDGFX_RSV1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_LOWER", REG_MMIO, 0x0e42, 0, &mmBIF_VDDGFX_RSV2_LOWER[0], sizeof(mmBIF_VDDGFX_RSV2_LOWER)/sizeof(mmBIF_VDDGFX_RSV2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_UPPER", REG_MMIO, 0x0e43, 0, &mmBIF_VDDGFX_RSV2_UPPER[0], sizeof(mmBIF_VDDGFX_RSV2_UPPER)/sizeof(mmBIF_VDDGFX_RSV2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_LOWER", REG_MMIO, 0x0e44, 0, &mmBIF_VDDGFX_RSV3_LOWER[0], sizeof(mmBIF_VDDGFX_RSV3_LOWER)/sizeof(mmBIF_VDDGFX_RSV3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_UPPER", REG_MMIO, 0x0e45, 0, &mmBIF_VDDGFX_RSV3_UPPER[0], sizeof(mmBIF_VDDGFX_RSV3_UPPER)/sizeof(mmBIF_VDDGFX_RSV3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_LOWER", REG_MMIO, 0x0e46, 0, &mmBIF_VDDGFX_RSV4_LOWER[0], sizeof(mmBIF_VDDGFX_RSV4_LOWER)/sizeof(mmBIF_VDDGFX_RSV4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_UPPER", REG_MMIO, 0x0e47, 0, &mmBIF_VDDGFX_RSV4_UPPER[0], sizeof(mmBIF_VDDGFX_RSV4_UPPER)/sizeof(mmBIF_VDDGFX_RSV4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_FB_CMP", REG_MMIO, 0x0e48, 0, &mmBIF_VDDGFX_FB_CMP[0], sizeof(mmBIF_VDDGFX_FB_CMP)/sizeof(mmBIF_VDDGFX_FB_CMP[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_LOWER", REG_MMIO, 0x0e49, 0, &mmBIF_DOORBELL_GBLAPER1_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_UPPER", REG_MMIO, 0x0e4a, 0, &mmBIF_DOORBELL_GBLAPER1_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_LOWER", REG_MMIO, 0x0e4b, 0, &mmBIF_DOORBELL_GBLAPER2_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_UPPER", REG_MMIO, 0x0e4c, 0, &mmBIF_DOORBELL_GBLAPER2_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER[0]), 0, 0 },
	{ "mmREMAP_HDP_MEM_FLUSH_CNTL", REG_MMIO, 0x0e4d, 0, &mmREMAP_HDP_MEM_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL)/sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL[0]), 0, 0 },
	{ "mmREMAP_HDP_REG_FLUSH_CNTL", REG_MMIO, 0x0e4e, 0, &mmREMAP_HDP_REG_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_REG_FLUSH_CNTL)/sizeof(mmREMAP_HDP_REG_FLUSH_CNTL[0]), 0, 0 },
	{ "mmBIF_RB_CNTL", REG_MMIO, 0x0e4f, 0, &mmBIF_RB_CNTL[0], sizeof(mmBIF_RB_CNTL)/sizeof(mmBIF_RB_CNTL[0]), 0, 0 },
	{ "mmBIF_RB_BASE", REG_MMIO, 0x0e50, 0, &mmBIF_RB_BASE[0], sizeof(mmBIF_RB_BASE)/sizeof(mmBIF_RB_BASE[0]), 0, 0 },
	{ "mmBIF_RB_RPTR", REG_MMIO, 0x0e51, 0, &mmBIF_RB_RPTR[0], sizeof(mmBIF_RB_RPTR)/sizeof(mmBIF_RB_RPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR", REG_MMIO, 0x0e52, 0, &mmBIF_RB_WPTR[0], sizeof(mmBIF_RB_WPTR)/sizeof(mmBIF_RB_WPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_HI", REG_MMIO, 0x0e53, 0, &mmBIF_RB_WPTR_ADDR_HI[0], sizeof(mmBIF_RB_WPTR_ADDR_HI)/sizeof(mmBIF_RB_WPTR_ADDR_HI[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_LO", REG_MMIO, 0x0e54, 0, &mmBIF_RB_WPTR_ADDR_LO[0], sizeof(mmBIF_RB_WPTR_ADDR_LO)/sizeof(mmBIF_RB_WPTR_ADDR_LO[0]), 0, 0 },
	{ "mmMAILBOX_INDEX", REG_MMIO, 0x0e55, 0, &mmMAILBOX_INDEX[0], sizeof(mmMAILBOX_INDEX)/sizeof(mmMAILBOX_INDEX[0]), 0, 0 },
	{ "mmBIF_GPUIOV_RESET_NOTIFICATION", REG_MMIO, 0x0e62, 0, &mmBIF_GPUIOV_RESET_NOTIFICATION[0], sizeof(mmBIF_GPUIOV_RESET_NOTIFICATION)/sizeof(mmBIF_GPUIOV_RESET_NOTIFICATION[0]), 0, 0 },
	{ "mmBIF_UVD_GPUIOV_CFG_SIZE", REG_MMIO, 0x0e63, 0, &mmBIF_UVD_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_UVD_GPUIOV_CFG_SIZE)/sizeof(mmBIF_UVD_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_VCE_GPUIOV_CFG_SIZE", REG_MMIO, 0x0e64, 0, &mmBIF_VCE_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_VCE_GPUIOV_CFG_SIZE)/sizeof(mmBIF_VCE_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE", REG_MMIO, 0x0e65, 0, &mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE)/sizeof(mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_GMI_WRR_WEIGHT", REG_MMIO, 0x0e66, 0, &mmBIF_GMI_WRR_WEIGHT[0], sizeof(mmBIF_GMI_WRR_WEIGHT)/sizeof(mmBIF_GMI_WRR_WEIGHT[0]), 0, 0 },
	{ "mmNBIF_STRAP_WRITE_CTRL", REG_MMIO, 0x0e67, 0, &mmNBIF_STRAP_WRITE_CTRL[0], sizeof(mmNBIF_STRAP_WRITE_CTRL)/sizeof(mmNBIF_STRAP_WRITE_CTRL[0]), 0, 0 },
	{ "mmBIF_PERSTB_PAD_CNTL", REG_MMIO, 0x0e68, 0, &mmBIF_PERSTB_PAD_CNTL[0], sizeof(mmBIF_PERSTB_PAD_CNTL)/sizeof(mmBIF_PERSTB_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_PX_EN_PAD_CNTL", REG_MMIO, 0x0e69, 0, &mmBIF_PX_EN_PAD_CNTL[0], sizeof(mmBIF_PX_EN_PAD_CNTL)/sizeof(mmBIF_PX_EN_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_REFPADKIN_PAD_CNTL", REG_MMIO, 0x0e6a, 0, &mmBIF_REFPADKIN_PAD_CNTL[0], sizeof(mmBIF_REFPADKIN_PAD_CNTL)/sizeof(mmBIF_REFPADKIN_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_CLKREQB_PAD_CNTL", REG_MMIO, 0x0e6b, 0, &mmBIF_CLKREQB_PAD_CNTL[0], sizeof(mmBIF_CLKREQB_PAD_CNTL)/sizeof(mmBIF_CLKREQB_PAD_CNTL[0]), 0, 0 },
	{ "mmRCC_BACO_CNTL_MISC", REG_MMIO, 0x0da7, 0, &mmRCC_BACO_CNTL_MISC[0], sizeof(mmRCC_BACO_CNTL_MISC)/sizeof(mmRCC_BACO_CNTL_MISC[0]), 0, 0 },
	{ "mmRCC_RESET_EN", REG_MMIO, 0x0da8, 0, &mmRCC_RESET_EN[0], sizeof(mmRCC_RESET_EN)/sizeof(mmRCC_RESET_EN[0]), 0, 0 },
	{ "mmRCC_VDM_SUPPORT", REG_MMIO, 0x0da9, 0, &mmRCC_VDM_SUPPORT[0], sizeof(mmRCC_VDM_SUPPORT)/sizeof(mmRCC_VDM_SUPPORT[0]), 0, 0 },
	{ "mmRCC_PEER_REG_RANGE0", REG_MMIO, 0x0dde, 0, &mmRCC_PEER_REG_RANGE0[0], sizeof(mmRCC_PEER_REG_RANGE0)/sizeof(mmRCC_PEER_REG_RANGE0[0]), 0, 0 },
	{ "mmRCC_PEER_REG_RANGE1", REG_MMIO, 0x0ddf, 0, &mmRCC_PEER_REG_RANGE1[0], sizeof(mmRCC_PEER_REG_RANGE1)/sizeof(mmRCC_PEER_REG_RANGE1[0]), 0, 0 },
	{ "mmRCC_BUS_CNTL", REG_MMIO, 0x0de1, 0, &mmRCC_BUS_CNTL[0], sizeof(mmRCC_BUS_CNTL)/sizeof(mmRCC_BUS_CNTL[0]), 0, 0 },
	{ "mmRCC_CONFIG_CNTL", REG_MMIO, 0x0de2, 0, &mmRCC_CONFIG_CNTL[0], sizeof(mmRCC_CONFIG_CNTL)/sizeof(mmRCC_CONFIG_CNTL[0]), 0, 0 },
	{ "mmRCC_CONFIG_F0_BASE", REG_MMIO, 0x0de6, 0, &mmRCC_CONFIG_F0_BASE[0], sizeof(mmRCC_CONFIG_F0_BASE)/sizeof(mmRCC_CONFIG_F0_BASE[0]), 0, 0 },
	{ "mmRCC_CONFIG_APER_SIZE", REG_MMIO, 0x0de7, 0, &mmRCC_CONFIG_APER_SIZE[0], sizeof(mmRCC_CONFIG_APER_SIZE)/sizeof(mmRCC_CONFIG_APER_SIZE[0]), 0, 0 },
	{ "mmRCC_CONFIG_REG_APER_SIZE", REG_MMIO, 0x0de8, 0, &mmRCC_CONFIG_REG_APER_SIZE[0], sizeof(mmRCC_CONFIG_REG_APER_SIZE)/sizeof(mmRCC_CONFIG_REG_APER_SIZE[0]), 0, 0 },
	{ "mmRCC_XDMA_LO", REG_MMIO, 0x0de9, 0, &mmRCC_XDMA_LO[0], sizeof(mmRCC_XDMA_LO)/sizeof(mmRCC_XDMA_LO[0]), 0, 0 },
	{ "mmRCC_XDMA_HI", REG_MMIO, 0x0dea, 0, &mmRCC_XDMA_HI[0], sizeof(mmRCC_XDMA_HI)/sizeof(mmRCC_XDMA_HI[0]), 0, 0 },
	{ "mmRCC_FEATURES_CONTROL_MISC", REG_MMIO, 0x0deb, 0, &mmRCC_FEATURES_CONTROL_MISC[0], sizeof(mmRCC_FEATURES_CONTROL_MISC)/sizeof(mmRCC_FEATURES_CONTROL_MISC[0]), 0, 0 },
	{ "mmRCC_BUSNUM_CNTL1", REG_MMIO, 0x0dec, 0, &mmRCC_BUSNUM_CNTL1[0], sizeof(mmRCC_BUSNUM_CNTL1)/sizeof(mmRCC_BUSNUM_CNTL1[0]), 0, 0 },
	{ "mmRCC_BUSNUM_LIST0", REG_MMIO, 0x0ded, 0, &mmRCC_BUSNUM_LIST0[0], sizeof(mmRCC_BUSNUM_LIST0)/sizeof(mmRCC_BUSNUM_LIST0[0]), 0, 0 },
	{ "mmRCC_BUSNUM_LIST1", REG_MMIO, 0x0dee, 0, &mmRCC_BUSNUM_LIST1[0], sizeof(mmRCC_BUSNUM_LIST1)/sizeof(mmRCC_BUSNUM_LIST1[0]), 0, 0 },
	{ "mmRCC_BUSNUM_CNTL2", REG_MMIO, 0x0def, 0, &mmRCC_BUSNUM_CNTL2[0], sizeof(mmRCC_BUSNUM_CNTL2)/sizeof(mmRCC_BUSNUM_CNTL2[0]), 0, 0 },
	{ "mmRCC_CAPTURE_HOST_BUSNUM", REG_MMIO, 0x0df0, 0, &mmRCC_CAPTURE_HOST_BUSNUM[0], sizeof(mmRCC_CAPTURE_HOST_BUSNUM)/sizeof(mmRCC_CAPTURE_HOST_BUSNUM[0]), 0, 0 },
	{ "mmRCC_HOST_BUSNUM", REG_MMIO, 0x0df1, 0, &mmRCC_HOST_BUSNUM[0], sizeof(mmRCC_HOST_BUSNUM)/sizeof(mmRCC_HOST_BUSNUM[0]), 0, 0 },
	{ "mmRCC_PEER0_FB_OFFSET_HI", REG_MMIO, 0x0df2, 0, &mmRCC_PEER0_FB_OFFSET_HI[0], sizeof(mmRCC_PEER0_FB_OFFSET_HI)/sizeof(mmRCC_PEER0_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER0_FB_OFFSET_LO", REG_MMIO, 0x0df3, 0, &mmRCC_PEER0_FB_OFFSET_LO[0], sizeof(mmRCC_PEER0_FB_OFFSET_LO)/sizeof(mmRCC_PEER0_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER1_FB_OFFSET_HI", REG_MMIO, 0x0df4, 0, &mmRCC_PEER1_FB_OFFSET_HI[0], sizeof(mmRCC_PEER1_FB_OFFSET_HI)/sizeof(mmRCC_PEER1_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER1_FB_OFFSET_LO", REG_MMIO, 0x0df5, 0, &mmRCC_PEER1_FB_OFFSET_LO[0], sizeof(mmRCC_PEER1_FB_OFFSET_LO)/sizeof(mmRCC_PEER1_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER2_FB_OFFSET_HI", REG_MMIO, 0x0df6, 0, &mmRCC_PEER2_FB_OFFSET_HI[0], sizeof(mmRCC_PEER2_FB_OFFSET_HI)/sizeof(mmRCC_PEER2_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER2_FB_OFFSET_LO", REG_MMIO, 0x0df7, 0, &mmRCC_PEER2_FB_OFFSET_LO[0], sizeof(mmRCC_PEER2_FB_OFFSET_LO)/sizeof(mmRCC_PEER2_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER3_FB_OFFSET_HI", REG_MMIO, 0x0df8, 0, &mmRCC_PEER3_FB_OFFSET_HI[0], sizeof(mmRCC_PEER3_FB_OFFSET_HI)/sizeof(mmRCC_PEER3_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER3_FB_OFFSET_LO", REG_MMIO, 0x0df9, 0, &mmRCC_PEER3_FB_OFFSET_LO[0], sizeof(mmRCC_PEER3_FB_OFFSET_LO)/sizeof(mmRCC_PEER3_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_DEVFUNCNUM_LIST0", REG_MMIO, 0x0dfa, 0, &mmRCC_DEVFUNCNUM_LIST0[0], sizeof(mmRCC_DEVFUNCNUM_LIST0)/sizeof(mmRCC_DEVFUNCNUM_LIST0[0]), 0, 0 },
	{ "mmRCC_DEVFUNCNUM_LIST1", REG_MMIO, 0x0dfb, 0, &mmRCC_DEVFUNCNUM_LIST1[0], sizeof(mmRCC_DEVFUNCNUM_LIST1)/sizeof(mmRCC_DEVFUNCNUM_LIST1[0]), 0, 0 },
	{ "mmRCC_DEV0_LINK_CNTL", REG_MMIO, 0x0dfd, 0, &mmRCC_DEV0_LINK_CNTL[0], sizeof(mmRCC_DEV0_LINK_CNTL)/sizeof(mmRCC_DEV0_LINK_CNTL[0]), 0, 0 },
	{ "mmRCC_CMN_LINK_CNTL", REG_MMIO, 0x0dfe, 0, &mmRCC_CMN_LINK_CNTL[0], sizeof(mmRCC_CMN_LINK_CNTL)/sizeof(mmRCC_CMN_LINK_CNTL[0]), 0, 0 },
	{ "mmRCC_EP_REQUESTERID_RESTORE", REG_MMIO, 0x0dff, 0, &mmRCC_EP_REQUESTERID_RESTORE[0], sizeof(mmRCC_EP_REQUESTERID_RESTORE)/sizeof(mmRCC_EP_REQUESTERID_RESTORE[0]), 0, 0 },
	{ "mmRCC_LTR_LSWITCH_CNTL", REG_MMIO, 0x0e00, 0, &mmRCC_LTR_LSWITCH_CNTL[0], sizeof(mmRCC_LTR_LSWITCH_CNTL)/sizeof(mmRCC_LTR_LSWITCH_CNTL[0]), 0, 0 },
	{ "mmRCC_MH_ARB_CNTL", REG_MMIO, 0x0e01, 0, &mmRCC_MH_ARB_CNTL[0], sizeof(mmRCC_MH_ARB_CNTL)/sizeof(mmRCC_MH_ARB_CNTL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_ADDR_LO", REG_MMIO, 0x10800, 0, &mmGFXMSIX_VECT0_ADDR_LO[0], sizeof(mmGFXMSIX_VECT0_ADDR_LO)/sizeof(mmGFXMSIX_VECT0_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_ADDR_HI", REG_MMIO, 0x10801, 0, &mmGFXMSIX_VECT0_ADDR_HI[0], sizeof(mmGFXMSIX_VECT0_ADDR_HI)/sizeof(mmGFXMSIX_VECT0_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_MSG_DATA", REG_MMIO, 0x10802, 0, &mmGFXMSIX_VECT0_MSG_DATA[0], sizeof(mmGFXMSIX_VECT0_MSG_DATA)/sizeof(mmGFXMSIX_VECT0_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_CONTROL", REG_MMIO, 0x10803, 0, &mmGFXMSIX_VECT0_CONTROL[0], sizeof(mmGFXMSIX_VECT0_CONTROL)/sizeof(mmGFXMSIX_VECT0_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_ADDR_LO", REG_MMIO, 0x10804, 0, &mmGFXMSIX_VECT1_ADDR_LO[0], sizeof(mmGFXMSIX_VECT1_ADDR_LO)/sizeof(mmGFXMSIX_VECT1_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_ADDR_HI", REG_MMIO, 0x10805, 0, &mmGFXMSIX_VECT1_ADDR_HI[0], sizeof(mmGFXMSIX_VECT1_ADDR_HI)/sizeof(mmGFXMSIX_VECT1_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_MSG_DATA", REG_MMIO, 0x10806, 0, &mmGFXMSIX_VECT1_MSG_DATA[0], sizeof(mmGFXMSIX_VECT1_MSG_DATA)/sizeof(mmGFXMSIX_VECT1_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_CONTROL", REG_MMIO, 0x10807, 0, &mmGFXMSIX_VECT1_CONTROL[0], sizeof(mmGFXMSIX_VECT1_CONTROL)/sizeof(mmGFXMSIX_VECT1_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_ADDR_LO", REG_MMIO, 0x10808, 0, &mmGFXMSIX_VECT2_ADDR_LO[0], sizeof(mmGFXMSIX_VECT2_ADDR_LO)/sizeof(mmGFXMSIX_VECT2_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_ADDR_HI", REG_MMIO, 0x10809, 0, &mmGFXMSIX_VECT2_ADDR_HI[0], sizeof(mmGFXMSIX_VECT2_ADDR_HI)/sizeof(mmGFXMSIX_VECT2_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_MSG_DATA", REG_MMIO, 0x1080a, 0, &mmGFXMSIX_VECT2_MSG_DATA[0], sizeof(mmGFXMSIX_VECT2_MSG_DATA)/sizeof(mmGFXMSIX_VECT2_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_CONTROL", REG_MMIO, 0x1080b, 0, &mmGFXMSIX_VECT2_CONTROL[0], sizeof(mmGFXMSIX_VECT2_CONTROL)/sizeof(mmGFXMSIX_VECT2_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_PBA", REG_MMIO, 0x10c00, 0, &mmGFXMSIX_PBA[0], sizeof(mmGFXMSIX_PBA)/sizeof(mmGFXMSIX_PBA[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP0", REG_MMIO, 0x0d27, 0, &mmRCC_DEV0_PORT_STRAP0[0], sizeof(mmRCC_DEV0_PORT_STRAP0)/sizeof(mmRCC_DEV0_PORT_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP1", REG_MMIO, 0x0d28, 0, &mmRCC_DEV0_PORT_STRAP1[0], sizeof(mmRCC_DEV0_PORT_STRAP1)/sizeof(mmRCC_DEV0_PORT_STRAP1[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP2", REG_MMIO, 0x0d29, 0, &mmRCC_DEV0_PORT_STRAP2[0], sizeof(mmRCC_DEV0_PORT_STRAP2)/sizeof(mmRCC_DEV0_PORT_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP3", REG_MMIO, 0x0d2a, 0, &mmRCC_DEV0_PORT_STRAP3[0], sizeof(mmRCC_DEV0_PORT_STRAP3)/sizeof(mmRCC_DEV0_PORT_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP4", REG_MMIO, 0x0d2b, 0, &mmRCC_DEV0_PORT_STRAP4[0], sizeof(mmRCC_DEV0_PORT_STRAP4)/sizeof(mmRCC_DEV0_PORT_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP5", REG_MMIO, 0x0d2c, 0, &mmRCC_DEV0_PORT_STRAP5[0], sizeof(mmRCC_DEV0_PORT_STRAP5)/sizeof(mmRCC_DEV0_PORT_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP6", REG_MMIO, 0x0d2d, 0, &mmRCC_DEV0_PORT_STRAP6[0], sizeof(mmRCC_DEV0_PORT_STRAP6)/sizeof(mmRCC_DEV0_PORT_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_PORT_STRAP7", REG_MMIO, 0x0d2e, 0, &mmRCC_DEV0_PORT_STRAP7[0], sizeof(mmRCC_DEV0_PORT_STRAP7)/sizeof(mmRCC_DEV0_PORT_STRAP7[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP0", REG_MMIO, 0x0d2f, 0, &mmRCC_DEV0_EPF0_STRAP0[0], sizeof(mmRCC_DEV0_EPF0_STRAP0)/sizeof(mmRCC_DEV0_EPF0_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP1", REG_MMIO, 0x0d30, 0, &mmRCC_DEV0_EPF0_STRAP1[0], sizeof(mmRCC_DEV0_EPF0_STRAP1)/sizeof(mmRCC_DEV0_EPF0_STRAP1[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP13", REG_MMIO, 0x0d31, 0, &mmRCC_DEV0_EPF0_STRAP13[0], sizeof(mmRCC_DEV0_EPF0_STRAP13)/sizeof(mmRCC_DEV0_EPF0_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP2", REG_MMIO, 0x0d32, 0, &mmRCC_DEV0_EPF0_STRAP2[0], sizeof(mmRCC_DEV0_EPF0_STRAP2)/sizeof(mmRCC_DEV0_EPF0_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP3", REG_MMIO, 0x0d33, 0, &mmRCC_DEV0_EPF0_STRAP3[0], sizeof(mmRCC_DEV0_EPF0_STRAP3)/sizeof(mmRCC_DEV0_EPF0_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP4", REG_MMIO, 0x0d34, 0, &mmRCC_DEV0_EPF0_STRAP4[0], sizeof(mmRCC_DEV0_EPF0_STRAP4)/sizeof(mmRCC_DEV0_EPF0_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP5", REG_MMIO, 0x0d35, 0, &mmRCC_DEV0_EPF0_STRAP5[0], sizeof(mmRCC_DEV0_EPF0_STRAP5)/sizeof(mmRCC_DEV0_EPF0_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP8", REG_MMIO, 0x0d36, 0, &mmRCC_DEV0_EPF0_STRAP8[0], sizeof(mmRCC_DEV0_EPF0_STRAP8)/sizeof(mmRCC_DEV0_EPF0_STRAP8[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP9", REG_MMIO, 0x0d37, 0, NULL, 0, 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP0", REG_MMIO, 0x0d38, 0, &mmRCC_DEV0_EPF1_STRAP0[0], sizeof(mmRCC_DEV0_EPF1_STRAP0)/sizeof(mmRCC_DEV0_EPF1_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP10", REG_MMIO, 0x0d39, 0, &mmRCC_DEV0_EPF1_STRAP10[0], sizeof(mmRCC_DEV0_EPF1_STRAP10)/sizeof(mmRCC_DEV0_EPF1_STRAP10[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP11", REG_MMIO, 0x0d3a, 0, &mmRCC_DEV0_EPF1_STRAP11[0], sizeof(mmRCC_DEV0_EPF1_STRAP11)/sizeof(mmRCC_DEV0_EPF1_STRAP11[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP12", REG_MMIO, 0x0d3b, 0, &mmRCC_DEV0_EPF1_STRAP12[0], sizeof(mmRCC_DEV0_EPF1_STRAP12)/sizeof(mmRCC_DEV0_EPF1_STRAP12[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP13", REG_MMIO, 0x0d3c, 0, &mmRCC_DEV0_EPF1_STRAP13[0], sizeof(mmRCC_DEV0_EPF1_STRAP13)/sizeof(mmRCC_DEV0_EPF1_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP2", REG_MMIO, 0x0d3d, 0, &mmRCC_DEV0_EPF1_STRAP2[0], sizeof(mmRCC_DEV0_EPF1_STRAP2)/sizeof(mmRCC_DEV0_EPF1_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP3", REG_MMIO, 0x0d3e, 0, &mmRCC_DEV0_EPF1_STRAP3[0], sizeof(mmRCC_DEV0_EPF1_STRAP3)/sizeof(mmRCC_DEV0_EPF1_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP4", REG_MMIO, 0x0d3f, 0, &mmRCC_DEV0_EPF1_STRAP4[0], sizeof(mmRCC_DEV0_EPF1_STRAP4)/sizeof(mmRCC_DEV0_EPF1_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP5", REG_MMIO, 0x0d40, 0, &mmRCC_DEV0_EPF1_STRAP5[0], sizeof(mmRCC_DEV0_EPF1_STRAP5)/sizeof(mmRCC_DEV0_EPF1_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP6", REG_MMIO, 0x0d41, 0, &mmRCC_DEV0_EPF1_STRAP6[0], sizeof(mmRCC_DEV0_EPF1_STRAP6)/sizeof(mmRCC_DEV0_EPF1_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF1_STRAP7", REG_MMIO, 0x0d42, 0, &mmRCC_DEV0_EPF1_STRAP7[0], sizeof(mmRCC_DEV0_EPF1_STRAP7)/sizeof(mmRCC_DEV0_EPF1_STRAP7[0]), 0, 0 },
	{ "mmBIF_BME_STATUS", REG_MMIO, 0x0e0b, 0, &mmBIF_BME_STATUS[0], sizeof(mmBIF_BME_STATUS)/sizeof(mmBIF_BME_STATUS[0]), 0, 0 },
	{ "mmBIF_ATOMIC_ERR_LOG", REG_MMIO, 0x0e0c, 0, &mmBIF_ATOMIC_ERR_LOG[0], sizeof(mmBIF_ATOMIC_ERR_LOG)/sizeof(mmBIF_ATOMIC_ERR_LOG[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH", REG_MMIO, 0x0e13, 0, &mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH)/sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_BASE_LOW", REG_MMIO, 0x0e14, 0, &mmDOORBELL_SELFRING_GPA_APER_BASE_LOW[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_LOW)/sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_LOW[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_CNTL", REG_MMIO, 0x0e15, 0, &mmDOORBELL_SELFRING_GPA_APER_CNTL[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_CNTL)/sizeof(mmDOORBELL_SELFRING_GPA_APER_CNTL[0]), 0, 0 },
	{ "mmHDP_REG_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x0e16, 0, &mmHDP_REG_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmHDP_MEM_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x0e17, 0, &mmHDP_MEM_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_REQ", REG_MMIO, 0x0e26, 0, &mmGPU_HDP_FLUSH_REQ[0], sizeof(mmGPU_HDP_FLUSH_REQ)/sizeof(mmGPU_HDP_FLUSH_REQ[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_DONE", REG_MMIO, 0x0e27, 0, &mmGPU_HDP_FLUSH_DONE[0], sizeof(mmGPU_HDP_FLUSH_DONE)/sizeof(mmGPU_HDP_FLUSH_DONE[0]), 0, 0 },
	{ "mmBIF_TRANS_PENDING", REG_MMIO, 0x0e28, 0, &mmBIF_TRANS_PENDING[0], sizeof(mmBIF_TRANS_PENDING)/sizeof(mmBIF_TRANS_PENDING[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW0", REG_MMIO, 0x0e56, 0, &mmMAILBOX_MSGBUF_TRN_DW0[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW0)/sizeof(mmMAILBOX_MSGBUF_TRN_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW1", REG_MMIO, 0x0e57, 0, &mmMAILBOX_MSGBUF_TRN_DW1[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW1)/sizeof(mmMAILBOX_MSGBUF_TRN_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW2", REG_MMIO, 0x0e58, 0, &mmMAILBOX_MSGBUF_TRN_DW2[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW2)/sizeof(mmMAILBOX_MSGBUF_TRN_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW3", REG_MMIO, 0x0e59, 0, &mmMAILBOX_MSGBUF_TRN_DW3[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW3)/sizeof(mmMAILBOX_MSGBUF_TRN_DW3[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW0", REG_MMIO, 0x0e5a, 0, &mmMAILBOX_MSGBUF_RCV_DW0[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW0)/sizeof(mmMAILBOX_MSGBUF_RCV_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW1", REG_MMIO, 0x0e5b, 0, &mmMAILBOX_MSGBUF_RCV_DW1[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW1)/sizeof(mmMAILBOX_MSGBUF_RCV_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW2", REG_MMIO, 0x0e5c, 0, &mmMAILBOX_MSGBUF_RCV_DW2[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW2)/sizeof(mmMAILBOX_MSGBUF_RCV_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW3", REG_MMIO, 0x0e5d, 0, &mmMAILBOX_MSGBUF_RCV_DW3[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW3)/sizeof(mmMAILBOX_MSGBUF_RCV_DW3[0]), 0, 0 },
	{ "mmMAILBOX_CONTROL", REG_MMIO, 0x0e5e, 0, &mmMAILBOX_CONTROL[0], sizeof(mmMAILBOX_CONTROL)/sizeof(mmMAILBOX_CONTROL[0]), 0, 0 },
	{ "mmMAILBOX_INT_CNTL", REG_MMIO, 0x0e5f, 0, &mmMAILBOX_INT_CNTL[0], sizeof(mmMAILBOX_INT_CNTL)/sizeof(mmMAILBOX_INT_CNTL[0]), 0, 0 },
	{ "mmBIF_VMHV_MAILBOX", REG_MMIO, 0x0e60, 0, &mmBIF_VMHV_MAILBOX[0], sizeof(mmBIF_VMHV_MAILBOX)/sizeof(mmBIF_VMHV_MAILBOX[0]), 0, 0 },
	{ "mmRCC_DOORBELL_APER_EN", REG_MMIO, 0x0de0, 0, &mmRCC_DOORBELL_APER_EN[0], sizeof(mmRCC_DOORBELL_APER_EN)/sizeof(mmRCC_DOORBELL_APER_EN[0]), 0, 0 },
	{ "mmRCC_CONFIG_MEMSIZE", REG_MMIO, 0x0de3, 0, &mmRCC_CONFIG_MEMSIZE[0], sizeof(mmRCC_CONFIG_MEMSIZE)/sizeof(mmRCC_CONFIG_MEMSIZE[0]), 0, 0 },
	{ "mmRCC_CONFIG_RESERVED", REG_MMIO, 0x0de4, 0, &mmRCC_CONFIG_RESERVED[0], sizeof(mmRCC_CONFIG_RESERVED)/sizeof(mmRCC_CONFIG_RESERVED[0]), 0, 0 },
	{ "mmRCC_IOV_FUNC_IDENTIFIER", REG_MMIO, 0x0de5, 0, &mmRCC_IOV_FUNC_IDENTIFIER[0], sizeof(mmRCC_IOV_FUNC_IDENTIFIER)/sizeof(mmRCC_IOV_FUNC_IDENTIFIER[0]), 0, 0 },
	{ "mmSYSHUB_INDEX", REG_MMIO, 0x0008, 0, &mmSYSHUB_INDEX[0], sizeof(mmSYSHUB_INDEX)/sizeof(mmSYSHUB_INDEX[0]), 0, 0 },
	{ "mmSYSHUB_DATA", REG_MMIO, 0x0009, 0, &mmSYSHUB_DATA[0], sizeof(mmSYSHUB_DATA)/sizeof(mmSYSHUB_DATA[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0", REG_MMIO, 0x403c000, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1", REG_MMIO, 0x403c001, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2", REG_MMIO, 0x403c002, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3", REG_MMIO, 0x403c003, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4", REG_MMIO, 0x403c004, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5", REG_MMIO, 0x403c005, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6", REG_MMIO, 0x403c006, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7", REG_MMIO, 0x403c007, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP0", REG_MMIO, 0x403c080, 3, &mmRCC_DEV1_PORT_STRAP0[0], sizeof(mmRCC_DEV1_PORT_STRAP0)/sizeof(mmRCC_DEV1_PORT_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP1", REG_MMIO, 0x403c081, 3, &mmRCC_DEV1_PORT_STRAP1[0], sizeof(mmRCC_DEV1_PORT_STRAP1)/sizeof(mmRCC_DEV1_PORT_STRAP1[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP2", REG_MMIO, 0x403c082, 3, &mmRCC_DEV1_PORT_STRAP2[0], sizeof(mmRCC_DEV1_PORT_STRAP2)/sizeof(mmRCC_DEV1_PORT_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP3", REG_MMIO, 0x403c083, 3, &mmRCC_DEV1_PORT_STRAP3[0], sizeof(mmRCC_DEV1_PORT_STRAP3)/sizeof(mmRCC_DEV1_PORT_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP4", REG_MMIO, 0x403c084, 3, &mmRCC_DEV1_PORT_STRAP4[0], sizeof(mmRCC_DEV1_PORT_STRAP4)/sizeof(mmRCC_DEV1_PORT_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP5", REG_MMIO, 0x403c085, 3, &mmRCC_DEV1_PORT_STRAP5[0], sizeof(mmRCC_DEV1_PORT_STRAP5)/sizeof(mmRCC_DEV1_PORT_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP6", REG_MMIO, 0x403c086, 3, &mmRCC_DEV1_PORT_STRAP6[0], sizeof(mmRCC_DEV1_PORT_STRAP6)/sizeof(mmRCC_DEV1_PORT_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV1_PORT_STRAP7", REG_MMIO, 0x403c087, 3, &mmRCC_DEV1_PORT_STRAP7[0], sizeof(mmRCC_DEV1_PORT_STRAP7)/sizeof(mmRCC_DEV1_PORT_STRAP7[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0", REG_MMIO, 0x403cc00, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1", REG_MMIO, 0x403cc01, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2", REG_MMIO, 0x403cc02, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3", REG_MMIO, 0x403cc03, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4", REG_MMIO, 0x403cc04, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5", REG_MMIO, 0x403cc05, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8", REG_MMIO, 0x403cc08, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP9", REG_MMIO, 0x403cc09, 3, NULL, 0, 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13", REG_MMIO, 0x403cc0d, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0", REG_MMIO, 0x403cc80, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2", REG_MMIO, 0x403cc82, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3", REG_MMIO, 0x403cc83, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4", REG_MMIO, 0x403cc84, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5", REG_MMIO, 0x403cc85, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6", REG_MMIO, 0x403cc86, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7", REG_MMIO, 0x403cc87, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10", REG_MMIO, 0x403cc8a, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11", REG_MMIO, 0x403cc8b, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12", REG_MMIO, 0x403cc8c, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12[0]), 0, 0 },
	{ "mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13", REG_MMIO, 0x403cc8d, 3, &mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13[0], sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13)/sizeof(mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP0", REG_MMIO, 0x403cd00, 3, &mmRCC_DEV0_EPF2_STRAP0[0], sizeof(mmRCC_DEV0_EPF2_STRAP0)/sizeof(mmRCC_DEV0_EPF2_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP2", REG_MMIO, 0x403cd02, 3, &mmRCC_DEV0_EPF2_STRAP2[0], sizeof(mmRCC_DEV0_EPF2_STRAP2)/sizeof(mmRCC_DEV0_EPF2_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP3", REG_MMIO, 0x403cd03, 3, &mmRCC_DEV0_EPF2_STRAP3[0], sizeof(mmRCC_DEV0_EPF2_STRAP3)/sizeof(mmRCC_DEV0_EPF2_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP4", REG_MMIO, 0x403cd04, 3, &mmRCC_DEV0_EPF2_STRAP4[0], sizeof(mmRCC_DEV0_EPF2_STRAP4)/sizeof(mmRCC_DEV0_EPF2_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP5", REG_MMIO, 0x403cd05, 3, &mmRCC_DEV0_EPF2_STRAP5[0], sizeof(mmRCC_DEV0_EPF2_STRAP5)/sizeof(mmRCC_DEV0_EPF2_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP6", REG_MMIO, 0x403cd06, 3, &mmRCC_DEV0_EPF2_STRAP6[0], sizeof(mmRCC_DEV0_EPF2_STRAP6)/sizeof(mmRCC_DEV0_EPF2_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF2_STRAP13", REG_MMIO, 0x403cd0d, 3, &mmRCC_DEV0_EPF2_STRAP13[0], sizeof(mmRCC_DEV0_EPF2_STRAP13)/sizeof(mmRCC_DEV0_EPF2_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP0", REG_MMIO, 0x403cd80, 3, &mmRCC_DEV0_EPF3_STRAP0[0], sizeof(mmRCC_DEV0_EPF3_STRAP0)/sizeof(mmRCC_DEV0_EPF3_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP2", REG_MMIO, 0x403cd82, 3, &mmRCC_DEV0_EPF3_STRAP2[0], sizeof(mmRCC_DEV0_EPF3_STRAP2)/sizeof(mmRCC_DEV0_EPF3_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP3", REG_MMIO, 0x403cd83, 3, &mmRCC_DEV0_EPF3_STRAP3[0], sizeof(mmRCC_DEV0_EPF3_STRAP3)/sizeof(mmRCC_DEV0_EPF3_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP4", REG_MMIO, 0x403cd84, 3, &mmRCC_DEV0_EPF3_STRAP4[0], sizeof(mmRCC_DEV0_EPF3_STRAP4)/sizeof(mmRCC_DEV0_EPF3_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP5", REG_MMIO, 0x403cd85, 3, &mmRCC_DEV0_EPF3_STRAP5[0], sizeof(mmRCC_DEV0_EPF3_STRAP5)/sizeof(mmRCC_DEV0_EPF3_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP6", REG_MMIO, 0x403cd86, 3, &mmRCC_DEV0_EPF3_STRAP6[0], sizeof(mmRCC_DEV0_EPF3_STRAP6)/sizeof(mmRCC_DEV0_EPF3_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF3_STRAP13", REG_MMIO, 0x403cd8d, 3, &mmRCC_DEV0_EPF3_STRAP13[0], sizeof(mmRCC_DEV0_EPF3_STRAP13)/sizeof(mmRCC_DEV0_EPF3_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP0", REG_MMIO, 0x403ce00, 3, &mmRCC_DEV0_EPF4_STRAP0[0], sizeof(mmRCC_DEV0_EPF4_STRAP0)/sizeof(mmRCC_DEV0_EPF4_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP2", REG_MMIO, 0x403ce02, 3, &mmRCC_DEV0_EPF4_STRAP2[0], sizeof(mmRCC_DEV0_EPF4_STRAP2)/sizeof(mmRCC_DEV0_EPF4_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP3", REG_MMIO, 0x403ce03, 3, &mmRCC_DEV0_EPF4_STRAP3[0], sizeof(mmRCC_DEV0_EPF4_STRAP3)/sizeof(mmRCC_DEV0_EPF4_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP4", REG_MMIO, 0x403ce04, 3, &mmRCC_DEV0_EPF4_STRAP4[0], sizeof(mmRCC_DEV0_EPF4_STRAP4)/sizeof(mmRCC_DEV0_EPF4_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP5", REG_MMIO, 0x403ce05, 3, &mmRCC_DEV0_EPF4_STRAP5[0], sizeof(mmRCC_DEV0_EPF4_STRAP5)/sizeof(mmRCC_DEV0_EPF4_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP6", REG_MMIO, 0x403ce06, 3, &mmRCC_DEV0_EPF4_STRAP6[0], sizeof(mmRCC_DEV0_EPF4_STRAP6)/sizeof(mmRCC_DEV0_EPF4_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF4_STRAP13", REG_MMIO, 0x403ce0d, 3, &mmRCC_DEV0_EPF4_STRAP13[0], sizeof(mmRCC_DEV0_EPF4_STRAP13)/sizeof(mmRCC_DEV0_EPF4_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP0", REG_MMIO, 0x403ce80, 3, &mmRCC_DEV0_EPF5_STRAP0[0], sizeof(mmRCC_DEV0_EPF5_STRAP0)/sizeof(mmRCC_DEV0_EPF5_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP2", REG_MMIO, 0x403ce82, 3, &mmRCC_DEV0_EPF5_STRAP2[0], sizeof(mmRCC_DEV0_EPF5_STRAP2)/sizeof(mmRCC_DEV0_EPF5_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP3", REG_MMIO, 0x403ce83, 3, &mmRCC_DEV0_EPF5_STRAP3[0], sizeof(mmRCC_DEV0_EPF5_STRAP3)/sizeof(mmRCC_DEV0_EPF5_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP4", REG_MMIO, 0x403ce84, 3, &mmRCC_DEV0_EPF5_STRAP4[0], sizeof(mmRCC_DEV0_EPF5_STRAP4)/sizeof(mmRCC_DEV0_EPF5_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP5", REG_MMIO, 0x403ce85, 3, &mmRCC_DEV0_EPF5_STRAP5[0], sizeof(mmRCC_DEV0_EPF5_STRAP5)/sizeof(mmRCC_DEV0_EPF5_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP6", REG_MMIO, 0x403ce86, 3, &mmRCC_DEV0_EPF5_STRAP6[0], sizeof(mmRCC_DEV0_EPF5_STRAP6)/sizeof(mmRCC_DEV0_EPF5_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF5_STRAP13", REG_MMIO, 0x403ce8d, 3, &mmRCC_DEV0_EPF5_STRAP13[0], sizeof(mmRCC_DEV0_EPF5_STRAP13)/sizeof(mmRCC_DEV0_EPF5_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP0", REG_MMIO, 0x403cf00, 3, &mmRCC_DEV0_EPF6_STRAP0[0], sizeof(mmRCC_DEV0_EPF6_STRAP0)/sizeof(mmRCC_DEV0_EPF6_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP2", REG_MMIO, 0x403cf02, 3, &mmRCC_DEV0_EPF6_STRAP2[0], sizeof(mmRCC_DEV0_EPF6_STRAP2)/sizeof(mmRCC_DEV0_EPF6_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP3", REG_MMIO, 0x403cf03, 3, &mmRCC_DEV0_EPF6_STRAP3[0], sizeof(mmRCC_DEV0_EPF6_STRAP3)/sizeof(mmRCC_DEV0_EPF6_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP4", REG_MMIO, 0x403cf04, 3, &mmRCC_DEV0_EPF6_STRAP4[0], sizeof(mmRCC_DEV0_EPF6_STRAP4)/sizeof(mmRCC_DEV0_EPF6_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP5", REG_MMIO, 0x403cf05, 3, &mmRCC_DEV0_EPF6_STRAP5[0], sizeof(mmRCC_DEV0_EPF6_STRAP5)/sizeof(mmRCC_DEV0_EPF6_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP6", REG_MMIO, 0x403cf06, 3, &mmRCC_DEV0_EPF6_STRAP6[0], sizeof(mmRCC_DEV0_EPF6_STRAP6)/sizeof(mmRCC_DEV0_EPF6_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF6_STRAP13", REG_MMIO, 0x403cf0d, 3, &mmRCC_DEV0_EPF6_STRAP13[0], sizeof(mmRCC_DEV0_EPF6_STRAP13)/sizeof(mmRCC_DEV0_EPF6_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP0", REG_MMIO, 0x403cf80, 3, &mmRCC_DEV0_EPF7_STRAP0[0], sizeof(mmRCC_DEV0_EPF7_STRAP0)/sizeof(mmRCC_DEV0_EPF7_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP2", REG_MMIO, 0x403cf82, 3, &mmRCC_DEV0_EPF7_STRAP2[0], sizeof(mmRCC_DEV0_EPF7_STRAP2)/sizeof(mmRCC_DEV0_EPF7_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP3", REG_MMIO, 0x403cf83, 3, &mmRCC_DEV0_EPF7_STRAP3[0], sizeof(mmRCC_DEV0_EPF7_STRAP3)/sizeof(mmRCC_DEV0_EPF7_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP4", REG_MMIO, 0x403cf84, 3, &mmRCC_DEV0_EPF7_STRAP4[0], sizeof(mmRCC_DEV0_EPF7_STRAP4)/sizeof(mmRCC_DEV0_EPF7_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP5", REG_MMIO, 0x403cf85, 3, &mmRCC_DEV0_EPF7_STRAP5[0], sizeof(mmRCC_DEV0_EPF7_STRAP5)/sizeof(mmRCC_DEV0_EPF7_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP6", REG_MMIO, 0x403cf86, 3, &mmRCC_DEV0_EPF7_STRAP6[0], sizeof(mmRCC_DEV0_EPF7_STRAP6)/sizeof(mmRCC_DEV0_EPF7_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF7_STRAP13", REG_MMIO, 0x403cf8d, 3, &mmRCC_DEV0_EPF7_STRAP13[0], sizeof(mmRCC_DEV0_EPF7_STRAP13)/sizeof(mmRCC_DEV0_EPF7_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP0", REG_MMIO, 0x403d000, 3, &mmRCC_DEV1_EPF0_STRAP0[0], sizeof(mmRCC_DEV1_EPF0_STRAP0)/sizeof(mmRCC_DEV1_EPF0_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP2", REG_MMIO, 0x403d002, 3, &mmRCC_DEV1_EPF0_STRAP2[0], sizeof(mmRCC_DEV1_EPF0_STRAP2)/sizeof(mmRCC_DEV1_EPF0_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP3", REG_MMIO, 0x403d003, 3, &mmRCC_DEV1_EPF0_STRAP3[0], sizeof(mmRCC_DEV1_EPF0_STRAP3)/sizeof(mmRCC_DEV1_EPF0_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP4", REG_MMIO, 0x403d004, 3, &mmRCC_DEV1_EPF0_STRAP4[0], sizeof(mmRCC_DEV1_EPF0_STRAP4)/sizeof(mmRCC_DEV1_EPF0_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP5", REG_MMIO, 0x403d005, 3, &mmRCC_DEV1_EPF0_STRAP5[0], sizeof(mmRCC_DEV1_EPF0_STRAP5)/sizeof(mmRCC_DEV1_EPF0_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP6", REG_MMIO, 0x403d006, 3, &mmRCC_DEV1_EPF0_STRAP6[0], sizeof(mmRCC_DEV1_EPF0_STRAP6)/sizeof(mmRCC_DEV1_EPF0_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF0_STRAP13", REG_MMIO, 0x403d00d, 3, &mmRCC_DEV1_EPF0_STRAP13[0], sizeof(mmRCC_DEV1_EPF0_STRAP13)/sizeof(mmRCC_DEV1_EPF0_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP0", REG_MMIO, 0x403d080, 3, &mmRCC_DEV1_EPF1_STRAP0[0], sizeof(mmRCC_DEV1_EPF1_STRAP0)/sizeof(mmRCC_DEV1_EPF1_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP2", REG_MMIO, 0x403d082, 3, &mmRCC_DEV1_EPF1_STRAP2[0], sizeof(mmRCC_DEV1_EPF1_STRAP2)/sizeof(mmRCC_DEV1_EPF1_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP3", REG_MMIO, 0x403d083, 3, &mmRCC_DEV1_EPF1_STRAP3[0], sizeof(mmRCC_DEV1_EPF1_STRAP3)/sizeof(mmRCC_DEV1_EPF1_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP4", REG_MMIO, 0x403d084, 3, &mmRCC_DEV1_EPF1_STRAP4[0], sizeof(mmRCC_DEV1_EPF1_STRAP4)/sizeof(mmRCC_DEV1_EPF1_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP5", REG_MMIO, 0x403d085, 3, &mmRCC_DEV1_EPF1_STRAP5[0], sizeof(mmRCC_DEV1_EPF1_STRAP5)/sizeof(mmRCC_DEV1_EPF1_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP6", REG_MMIO, 0x403d086, 3, &mmRCC_DEV1_EPF1_STRAP6[0], sizeof(mmRCC_DEV1_EPF1_STRAP6)/sizeof(mmRCC_DEV1_EPF1_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF1_STRAP13", REG_MMIO, 0x403d08d, 3, &mmRCC_DEV1_EPF1_STRAP13[0], sizeof(mmRCC_DEV1_EPF1_STRAP13)/sizeof(mmRCC_DEV1_EPF1_STRAP13[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP0", REG_MMIO, 0x403d100, 3, &mmRCC_DEV1_EPF2_STRAP0[0], sizeof(mmRCC_DEV1_EPF2_STRAP0)/sizeof(mmRCC_DEV1_EPF2_STRAP0[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP2", REG_MMIO, 0x403d102, 3, &mmRCC_DEV1_EPF2_STRAP2[0], sizeof(mmRCC_DEV1_EPF2_STRAP2)/sizeof(mmRCC_DEV1_EPF2_STRAP2[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP3", REG_MMIO, 0x403d103, 3, &mmRCC_DEV1_EPF2_STRAP3[0], sizeof(mmRCC_DEV1_EPF2_STRAP3)/sizeof(mmRCC_DEV1_EPF2_STRAP3[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP4", REG_MMIO, 0x403d104, 3, &mmRCC_DEV1_EPF2_STRAP4[0], sizeof(mmRCC_DEV1_EPF2_STRAP4)/sizeof(mmRCC_DEV1_EPF2_STRAP4[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP5", REG_MMIO, 0x403d105, 3, &mmRCC_DEV1_EPF2_STRAP5[0], sizeof(mmRCC_DEV1_EPF2_STRAP5)/sizeof(mmRCC_DEV1_EPF2_STRAP5[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP6", REG_MMIO, 0x403d106, 3, &mmRCC_DEV1_EPF2_STRAP6[0], sizeof(mmRCC_DEV1_EPF2_STRAP6)/sizeof(mmRCC_DEV1_EPF2_STRAP6[0]), 0, 0 },
	{ "mmRCC_DEV1_EPF2_STRAP13", REG_MMIO, 0x403d10d, 3, &mmRCC_DEV1_EPF2_STRAP13[0], sizeof(mmRCC_DEV1_EPF2_STRAP13)/sizeof(mmRCC_DEV1_EPF2_STRAP13[0]), 0, 0 },
	{ "ixHARD_RST_CTRL", REG_SMC, 0x38000, 0, &ixHARD_RST_CTRL[0], sizeof(ixHARD_RST_CTRL)/sizeof(ixHARD_RST_CTRL[0]), 0, 0 },
	{ "ixRSMU_SOFT_RST_CTRL", REG_SMC, 0x38004, 0, &ixRSMU_SOFT_RST_CTRL[0], sizeof(ixRSMU_SOFT_RST_CTRL)/sizeof(ixRSMU_SOFT_RST_CTRL[0]), 0, 0 },
	{ "ixSELF_SOFT_RST", REG_SMC, 0x38008, 0, &ixSELF_SOFT_RST[0], sizeof(ixSELF_SOFT_RST)/sizeof(ixSELF_SOFT_RST[0]), 0, 0 },
	{ "ixGFX_DRV_MODE1_RST_CTRL", REG_SMC, 0x3800c, 0, &ixGFX_DRV_MODE1_RST_CTRL[0], sizeof(ixGFX_DRV_MODE1_RST_CTRL)/sizeof(ixGFX_DRV_MODE1_RST_CTRL[0]), 0, 0 },
	{ "ixBIF_RST_MISC_CTRL", REG_SMC, 0x38010, 0, &ixBIF_RST_MISC_CTRL[0], sizeof(ixBIF_RST_MISC_CTRL)/sizeof(ixBIF_RST_MISC_CTRL[0]), 0, 0 },
	{ "ixBIF_RST_MISC_CTRL2", REG_SMC, 0x38014, 0, &ixBIF_RST_MISC_CTRL2[0], sizeof(ixBIF_RST_MISC_CTRL2)/sizeof(ixBIF_RST_MISC_CTRL2[0]), 0, 0 },
	{ "ixBIF_RST_MISC_CTRL3", REG_SMC, 0x38018, 0, &ixBIF_RST_MISC_CTRL3[0], sizeof(ixBIF_RST_MISC_CTRL3)/sizeof(ixBIF_RST_MISC_CTRL3[0]), 0, 0 },
	{ "ixBIF_RST_GFXVF_FLR_IDLE", REG_SMC, 0x3801c, 0, &ixBIF_RST_GFXVF_FLR_IDLE[0], sizeof(ixBIF_RST_GFXVF_FLR_IDLE)/sizeof(ixBIF_RST_GFXVF_FLR_IDLE[0]), 0, 0 },
	{ "ixDEV0_PF0_FLR_RST_CTRL", REG_SMC, 0x38020, 0, &ixDEV0_PF0_FLR_RST_CTRL[0], sizeof(ixDEV0_PF0_FLR_RST_CTRL)/sizeof(ixDEV0_PF0_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF1_FLR_RST_CTRL", REG_SMC, 0x38024, 0, &ixDEV0_PF1_FLR_RST_CTRL[0], sizeof(ixDEV0_PF1_FLR_RST_CTRL)/sizeof(ixDEV0_PF1_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF2_FLR_RST_CTRL", REG_SMC, 0x38028, 0, &ixDEV0_PF2_FLR_RST_CTRL[0], sizeof(ixDEV0_PF2_FLR_RST_CTRL)/sizeof(ixDEV0_PF2_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF3_FLR_RST_CTRL", REG_SMC, 0x3802c, 0, &ixDEV0_PF3_FLR_RST_CTRL[0], sizeof(ixDEV0_PF3_FLR_RST_CTRL)/sizeof(ixDEV0_PF3_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF4_FLR_RST_CTRL", REG_SMC, 0x38030, 0, &ixDEV0_PF4_FLR_RST_CTRL[0], sizeof(ixDEV0_PF4_FLR_RST_CTRL)/sizeof(ixDEV0_PF4_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF5_FLR_RST_CTRL", REG_SMC, 0x38034, 0, &ixDEV0_PF5_FLR_RST_CTRL[0], sizeof(ixDEV0_PF5_FLR_RST_CTRL)/sizeof(ixDEV0_PF5_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF6_FLR_RST_CTRL", REG_SMC, 0x38038, 0, &ixDEV0_PF6_FLR_RST_CTRL[0], sizeof(ixDEV0_PF6_FLR_RST_CTRL)/sizeof(ixDEV0_PF6_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF7_FLR_RST_CTRL", REG_SMC, 0x3803c, 0, &ixDEV0_PF7_FLR_RST_CTRL[0], sizeof(ixDEV0_PF7_FLR_RST_CTRL)/sizeof(ixDEV0_PF7_FLR_RST_CTRL[0]), 0, 0 },
	{ "ixBIF_INST_RESET_INTR_STS", REG_SMC, 0x38040, 0, &ixBIF_INST_RESET_INTR_STS[0], sizeof(ixBIF_INST_RESET_INTR_STS)/sizeof(ixBIF_INST_RESET_INTR_STS[0]), 0, 0 },
	{ "ixBIF_PF_FLR_INTR_STS", REG_SMC, 0x38044, 0, &ixBIF_PF_FLR_INTR_STS[0], sizeof(ixBIF_PF_FLR_INTR_STS)/sizeof(ixBIF_PF_FLR_INTR_STS[0]), 0, 0 },
	{ "ixBIF_D3HOTD0_INTR_STS", REG_SMC, 0x38048, 0, &ixBIF_D3HOTD0_INTR_STS[0], sizeof(ixBIF_D3HOTD0_INTR_STS)/sizeof(ixBIF_D3HOTD0_INTR_STS[0]), 0, 0 },
	{ "ixBIF_POWER_INTR_STS", REG_SMC, 0x38050, 0, &ixBIF_POWER_INTR_STS[0], sizeof(ixBIF_POWER_INTR_STS)/sizeof(ixBIF_POWER_INTR_STS[0]), 0, 0 },
	{ "ixBIF_PF_DSTATE_INTR_STS", REG_SMC, 0x38054, 0, &ixBIF_PF_DSTATE_INTR_STS[0], sizeof(ixBIF_PF_DSTATE_INTR_STS)/sizeof(ixBIF_PF_DSTATE_INTR_STS[0]), 0, 0 },
	{ "ixBIF_PF0_VF_FLR_INTR_STS", REG_SMC, 0x38060, 0, &ixBIF_PF0_VF_FLR_INTR_STS[0], sizeof(ixBIF_PF0_VF_FLR_INTR_STS)/sizeof(ixBIF_PF0_VF_FLR_INTR_STS[0]), 0, 0 },
	{ "ixBIF_INST_RESET_INTR_MASK", REG_SMC, 0x38080, 0, &ixBIF_INST_RESET_INTR_MASK[0], sizeof(ixBIF_INST_RESET_INTR_MASK)/sizeof(ixBIF_INST_RESET_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_PF_FLR_INTR_MASK", REG_SMC, 0x38084, 0, &ixBIF_PF_FLR_INTR_MASK[0], sizeof(ixBIF_PF_FLR_INTR_MASK)/sizeof(ixBIF_PF_FLR_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_D3HOTD0_INTR_MASK", REG_SMC, 0x38088, 0, &ixBIF_D3HOTD0_INTR_MASK[0], sizeof(ixBIF_D3HOTD0_INTR_MASK)/sizeof(ixBIF_D3HOTD0_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_POWER_INTR_MASK", REG_SMC, 0x38090, 0, &ixBIF_POWER_INTR_MASK[0], sizeof(ixBIF_POWER_INTR_MASK)/sizeof(ixBIF_POWER_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_PF_DSTATE_INTR_MASK", REG_SMC, 0x38094, 0, &ixBIF_PF_DSTATE_INTR_MASK[0], sizeof(ixBIF_PF_DSTATE_INTR_MASK)/sizeof(ixBIF_PF_DSTATE_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_PF0_VF_FLR_INTR_MASK", REG_SMC, 0x380a0, 0, &ixBIF_PF0_VF_FLR_INTR_MASK[0], sizeof(ixBIF_PF0_VF_FLR_INTR_MASK)/sizeof(ixBIF_PF0_VF_FLR_INTR_MASK[0]), 0, 0 },
	{ "ixBIF_PF_FLR_RST", REG_SMC, 0x38100, 0, &ixBIF_PF_FLR_RST[0], sizeof(ixBIF_PF_FLR_RST)/sizeof(ixBIF_PF_FLR_RST[0]), 0, 0 },
	{ "ixBIF_PF0_VF_FLR_RST", REG_SMC, 0x38120, 0, &ixBIF_PF0_VF_FLR_RST[0], sizeof(ixBIF_PF0_VF_FLR_RST)/sizeof(ixBIF_PF0_VF_FLR_RST[0]), 0, 0 },
	{ "ixBIF_DEV0_PF0_DSTATE_VALUE", REG_SMC, 0x38140, 0, &ixBIF_DEV0_PF0_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF0_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF0_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF1_DSTATE_VALUE", REG_SMC, 0x38144, 0, &ixBIF_DEV0_PF1_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF1_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF1_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF2_DSTATE_VALUE", REG_SMC, 0x38148, 0, &ixBIF_DEV0_PF2_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF2_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF2_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF3_DSTATE_VALUE", REG_SMC, 0x3814c, 0, &ixBIF_DEV0_PF3_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF3_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF3_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF4_DSTATE_VALUE", REG_SMC, 0x38150, 0, &ixBIF_DEV0_PF4_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF4_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF4_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF5_DSTATE_VALUE", REG_SMC, 0x38154, 0, &ixBIF_DEV0_PF5_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF5_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF5_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF6_DSTATE_VALUE", REG_SMC, 0x38158, 0, &ixBIF_DEV0_PF6_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF6_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF6_DSTATE_VALUE[0]), 0, 0 },
	{ "ixBIF_DEV0_PF7_DSTATE_VALUE", REG_SMC, 0x3815c, 0, &ixBIF_DEV0_PF7_DSTATE_VALUE[0], sizeof(ixBIF_DEV0_PF7_DSTATE_VALUE)/sizeof(ixBIF_DEV0_PF7_DSTATE_VALUE[0]), 0, 0 },
	{ "ixDEV0_PF0_D3HOTD0_RST_CTRL", REG_SMC, 0x381e0, 0, &ixDEV0_PF0_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF0_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF0_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF1_D3HOTD0_RST_CTRL", REG_SMC, 0x381e4, 0, &ixDEV0_PF1_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF1_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF1_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF2_D3HOTD0_RST_CTRL", REG_SMC, 0x381e8, 0, &ixDEV0_PF2_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF2_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF2_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF3_D3HOTD0_RST_CTRL", REG_SMC, 0x381ec, 0, &ixDEV0_PF3_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF3_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF3_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF4_D3HOTD0_RST_CTRL", REG_SMC, 0x381f0, 0, &ixDEV0_PF4_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF4_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF4_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF5_D3HOTD0_RST_CTRL", REG_SMC, 0x381f4, 0, &ixDEV0_PF5_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF5_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF5_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF6_D3HOTD0_RST_CTRL", REG_SMC, 0x381f8, 0, &ixDEV0_PF6_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF6_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF6_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixDEV0_PF7_D3HOTD0_RST_CTRL", REG_SMC, 0x381fc, 0, &ixDEV0_PF7_D3HOTD0_RST_CTRL[0], sizeof(ixDEV0_PF7_D3HOTD0_RST_CTRL)/sizeof(ixDEV0_PF7_D3HOTD0_RST_CTRL[0]), 0, 0 },
	{ "ixBIF_PORT0_DSTATE_VALUE", REG_SMC, 0x388c0, 0, &ixBIF_PORT0_DSTATE_VALUE[0], sizeof(ixBIF_PORT0_DSTATE_VALUE)/sizeof(ixBIF_PORT0_DSTATE_VALUE[0]), 0, 0 },
	{ "ixMISC_SCRATCH", REG_SMC, 0x3a000, 0, &ixMISC_SCRATCH[0], sizeof(ixMISC_SCRATCH)/sizeof(ixMISC_SCRATCH[0]), 0, 0 },
	{ "ixINTR_LINE_POLARITY", REG_SMC, 0x3a004, 0, &ixINTR_LINE_POLARITY[0], sizeof(ixINTR_LINE_POLARITY)/sizeof(ixINTR_LINE_POLARITY[0]), 0, 0 },
	{ "ixINTR_LINE_ENABLE", REG_SMC, 0x3a008, 0, &ixINTR_LINE_ENABLE[0], sizeof(ixINTR_LINE_ENABLE)/sizeof(ixINTR_LINE_ENABLE[0]), 0, 0 },
	{ "ixOUTSTANDING_VC_ALLOC", REG_SMC, 0x3a00c, 0, &ixOUTSTANDING_VC_ALLOC[0], sizeof(ixOUTSTANDING_VC_ALLOC)/sizeof(ixOUTSTANDING_VC_ALLOC[0]), 0, 0 },
	{ "ixBIFC_MISC_CTRL0", REG_SMC, 0x3a010, 0, &ixBIFC_MISC_CTRL0[0], sizeof(ixBIFC_MISC_CTRL0)/sizeof(ixBIFC_MISC_CTRL0[0]), 0, 0 },
	{ "ixBIFC_MISC_CTRL1", REG_SMC, 0x3a014, 0, &ixBIFC_MISC_CTRL1[0], sizeof(ixBIFC_MISC_CTRL1)/sizeof(ixBIFC_MISC_CTRL1[0]), 0, 0 },
	{ "ixBIFC_BME_ERR_LOG", REG_SMC, 0x3a018, 0, &ixBIFC_BME_ERR_LOG[0], sizeof(ixBIFC_BME_ERR_LOG)/sizeof(ixBIFC_BME_ERR_LOG[0]), 0, 0 },
	{ "ixBIFC_RCCBIH_BME_ERR_LOG", REG_SMC, 0x3a01c, 0, &ixBIFC_RCCBIH_BME_ERR_LOG[0], sizeof(ixBIFC_RCCBIH_BME_ERR_LOG)/sizeof(ixBIFC_RCCBIH_BME_ERR_LOG[0]), 0, 0 },
	{ "ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1", REG_SMC, 0x3a020, 0, &ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1[0], sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1)/sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1[0]), 0, 0 },
	{ "ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3", REG_SMC, 0x3a024, 0, &ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3[0], sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3)/sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3[0]), 0, 0 },
	{ "ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5", REG_SMC, 0x3a028, 0, &ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5[0], sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5)/sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5[0]), 0, 0 },
	{ "ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7", REG_SMC, 0x3a02c, 0, &ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7[0], sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7)/sizeof(ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7[0]), 0, 0 },
	{ "ixNBIF_VWIRE_CTRL", REG_SMC, 0x3a040, 0, &ixNBIF_VWIRE_CTRL[0], sizeof(ixNBIF_VWIRE_CTRL)/sizeof(ixNBIF_VWIRE_CTRL[0]), 0, 0 },
	{ "ixNBIF_SMN_VWR_VCHG_DIS_CTRL", REG_SMC, 0x3a044, 0, &ixNBIF_SMN_VWR_VCHG_DIS_CTRL[0], sizeof(ixNBIF_SMN_VWR_VCHG_DIS_CTRL)/sizeof(ixNBIF_SMN_VWR_VCHG_DIS_CTRL[0]), 0, 0 },
	{ "ixNBIF_SMN_VWR_VCHG_RST_CTRL0", REG_SMC, 0x3a048, 0, &ixNBIF_SMN_VWR_VCHG_RST_CTRL0[0], sizeof(ixNBIF_SMN_VWR_VCHG_RST_CTRL0)/sizeof(ixNBIF_SMN_VWR_VCHG_RST_CTRL0[0]), 0, 0 },
	{ "ixNBIF_SMN_VWR_VCHG_TRIG", REG_SMC, 0x3a050, 0, &ixNBIF_SMN_VWR_VCHG_TRIG[0], sizeof(ixNBIF_SMN_VWR_VCHG_TRIG)/sizeof(ixNBIF_SMN_VWR_VCHG_TRIG[0]), 0, 0 },
	{ "ixNBIF_SMN_VWR_WTRIG_CNTL", REG_SMC, 0x3a054, 0, &ixNBIF_SMN_VWR_WTRIG_CNTL[0], sizeof(ixNBIF_SMN_VWR_WTRIG_CNTL)/sizeof(ixNBIF_SMN_VWR_WTRIG_CNTL[0]), 0, 0 },
	{ "ixNBIF_SMN_VWR_VCHG_DIS_CTRL_1", REG_SMC, 0x3a058, 0, &ixNBIF_SMN_VWR_VCHG_DIS_CTRL_1[0], sizeof(ixNBIF_SMN_VWR_VCHG_DIS_CTRL_1)/sizeof(ixNBIF_SMN_VWR_VCHG_DIS_CTRL_1[0]), 0, 0 },
	{ "ixNBIF_MGCG_CTRL", REG_SMC, 0x3a05c, 0, &ixNBIF_MGCG_CTRL[0], sizeof(ixNBIF_MGCG_CTRL)/sizeof(ixNBIF_MGCG_CTRL[0]), 0, 0 },
	{ "ixNBIF_DS_CTRL_LCLK", REG_SMC, 0x3a060, 0, &ixNBIF_DS_CTRL_LCLK[0], sizeof(ixNBIF_DS_CTRL_LCLK)/sizeof(ixNBIF_DS_CTRL_LCLK[0]), 0, 0 },
	{ "ixSMN_MST_CNTL0", REG_SMC, 0x3a064, 0, &ixSMN_MST_CNTL0[0], sizeof(ixSMN_MST_CNTL0)/sizeof(ixSMN_MST_CNTL0[0]), 0, 0 },
	{ "ixSMN_MST_EP_CNTL1", REG_SMC, 0x3a068, 0, &ixSMN_MST_EP_CNTL1[0], sizeof(ixSMN_MST_EP_CNTL1)/sizeof(ixSMN_MST_EP_CNTL1[0]), 0, 0 },
	{ "ixSMN_MST_EP_CNTL2", REG_SMC, 0x3a06c, 0, &ixSMN_MST_EP_CNTL2[0], sizeof(ixSMN_MST_EP_CNTL2)/sizeof(ixSMN_MST_EP_CNTL2[0]), 0, 0 },
	{ "ixNBIF_SDP_VWR_VCHG_DIS_CTRL", REG_SMC, 0x3a070, 0, &ixNBIF_SDP_VWR_VCHG_DIS_CTRL[0], sizeof(ixNBIF_SDP_VWR_VCHG_DIS_CTRL)/sizeof(ixNBIF_SDP_VWR_VCHG_DIS_CTRL[0]), 0, 0 },
	{ "ixNBIF_SDP_VWR_VCHG_RST_CTRL0", REG_SMC, 0x3a074, 0, &ixNBIF_SDP_VWR_VCHG_RST_CTRL0[0], sizeof(ixNBIF_SDP_VWR_VCHG_RST_CTRL0)/sizeof(ixNBIF_SDP_VWR_VCHG_RST_CTRL0[0]), 0, 0 },
	{ "ixNBIF_SDP_VWR_VCHG_RST_CTRL1", REG_SMC, 0x3a078, 0, &ixNBIF_SDP_VWR_VCHG_RST_CTRL1[0], sizeof(ixNBIF_SDP_VWR_VCHG_RST_CTRL1)/sizeof(ixNBIF_SDP_VWR_VCHG_RST_CTRL1[0]), 0, 0 },
	{ "ixNBIF_SDP_VWR_VCHG_TRIG", REG_SMC, 0x3a07c, 0, &ixNBIF_SDP_VWR_VCHG_TRIG[0], sizeof(ixNBIF_SDP_VWR_VCHG_TRIG)/sizeof(ixNBIF_SDP_VWR_VCHG_TRIG[0]), 0, 0 },
	{ "ixBME_DUMMY_CNTL_0", REG_SMC, 0x3a098, 0, &ixBME_DUMMY_CNTL_0[0], sizeof(ixBME_DUMMY_CNTL_0)/sizeof(ixBME_DUMMY_CNTL_0[0]), 0, 0 },
	{ "ixBIFC_THT_CNTL", REG_SMC, 0x3a09c, 0, &ixBIFC_THT_CNTL[0], sizeof(ixBIFC_THT_CNTL)/sizeof(ixBIFC_THT_CNTL[0]), 0, 0 },
	{ "ixBIFC_HSTARB_CNTL", REG_SMC, 0x3a0a0, 0, &ixBIFC_HSTARB_CNTL[0], sizeof(ixBIFC_HSTARB_CNTL)/sizeof(ixBIFC_HSTARB_CNTL[0]), 0, 0 },
	{ "ixBIFC_GSI_CNTL", REG_SMC, 0x3a0a4, 0, &ixBIFC_GSI_CNTL[0], sizeof(ixBIFC_GSI_CNTL)/sizeof(ixBIFC_GSI_CNTL[0]), 0, 0 },
	{ "ixBIFC_PCIEFUNC_CNTL", REG_SMC, 0x3a0a8, 0, &ixBIFC_PCIEFUNC_CNTL[0], sizeof(ixBIFC_PCIEFUNC_CNTL)/sizeof(ixBIFC_PCIEFUNC_CNTL[0]), 0, 0 },
	{ "ixBIFC_SDP_CNTL_0", REG_SMC, 0x3a0b0, 0, &ixBIFC_SDP_CNTL_0[0], sizeof(ixBIFC_SDP_CNTL_0)/sizeof(ixBIFC_SDP_CNTL_0[0]), 0, 0 },
	{ "ixBIFC_PERF_CNTL_0", REG_SMC, 0x3a0c0, 0, &ixBIFC_PERF_CNTL_0[0], sizeof(ixBIFC_PERF_CNTL_0)/sizeof(ixBIFC_PERF_CNTL_0[0]), 0, 0 },
	{ "ixBIFC_PERF_CNTL_1", REG_SMC, 0x3a0c4, 0, &ixBIFC_PERF_CNTL_1[0], sizeof(ixBIFC_PERF_CNTL_1)/sizeof(ixBIFC_PERF_CNTL_1[0]), 0, 0 },
	{ "ixBIFC_PERF_CNT_MMIO_RD", REG_SMC, 0x3a0c8, 0, &ixBIFC_PERF_CNT_MMIO_RD[0], sizeof(ixBIFC_PERF_CNT_MMIO_RD)/sizeof(ixBIFC_PERF_CNT_MMIO_RD[0]), 0, 0 },
	{ "ixBIFC_PERF_CNT_MMIO_WR", REG_SMC, 0x3a0cc, 0, &ixBIFC_PERF_CNT_MMIO_WR[0], sizeof(ixBIFC_PERF_CNT_MMIO_WR)/sizeof(ixBIFC_PERF_CNT_MMIO_WR[0]), 0, 0 },
	{ "ixBIFC_PERF_CNT_DMA_RD", REG_SMC, 0x3a0d0, 0, &ixBIFC_PERF_CNT_DMA_RD[0], sizeof(ixBIFC_PERF_CNT_DMA_RD)/sizeof(ixBIFC_PERF_CNT_DMA_RD[0]), 0, 0 },
	{ "ixBIFC_PERF_CNT_DMA_WR", REG_SMC, 0x3a0d4, 0, &ixBIFC_PERF_CNT_DMA_WR[0], sizeof(ixBIFC_PERF_CNT_DMA_WR)/sizeof(ixBIFC_PERF_CNT_DMA_WR[0]), 0, 0 },
	{ "ixNBIF_REGIF_ERRSET_CTRL", REG_SMC, 0x3a0d8, 0, &ixNBIF_REGIF_ERRSET_CTRL[0], sizeof(ixNBIF_REGIF_ERRSET_CTRL)/sizeof(ixNBIF_REGIF_ERRSET_CTRL[0]), 0, 0 },
	{ "ixSMN_MST_EP_CNTL3", REG_SMC, 0x3a0f0, 0, &ixSMN_MST_EP_CNTL3[0], sizeof(ixSMN_MST_EP_CNTL3)/sizeof(ixSMN_MST_EP_CNTL3[0]), 0, 0 },
	{ "ixSMN_MST_EP_CNTL4", REG_SMC, 0x3a0f4, 0, &ixSMN_MST_EP_CNTL4[0], sizeof(ixSMN_MST_EP_CNTL4)/sizeof(ixSMN_MST_EP_CNTL4[0]), 0, 0 },
	{ "ixBIF_SELFRING_BUFFER_VID", REG_SMC, 0x3a100, 0, &ixBIF_SELFRING_BUFFER_VID[0], sizeof(ixBIF_SELFRING_BUFFER_VID)/sizeof(ixBIF_SELFRING_BUFFER_VID[0]), 0, 0 },
	{ "ixBIF_SELFRING_VECTOR_CNTL", REG_SMC, 0x3a104, 0, &ixBIF_SELFRING_VECTOR_CNTL[0], sizeof(ixBIF_SELFRING_VECTOR_CNTL)/sizeof(ixBIF_SELFRING_VECTOR_CNTL[0]), 0, 0 },
	{ "ixBIF_RAS_LEAF0_CTRL", REG_SMC, 0x39000, 0, &ixBIF_RAS_LEAF0_CTRL[0], sizeof(ixBIF_RAS_LEAF0_CTRL)/sizeof(ixBIF_RAS_LEAF0_CTRL[0]), 0, 0 },
	{ "ixBIF_RAS_LEAF1_CTRL", REG_SMC, 0x39004, 0, &ixBIF_RAS_LEAF1_CTRL[0], sizeof(ixBIF_RAS_LEAF1_CTRL)/sizeof(ixBIF_RAS_LEAF1_CTRL[0]), 0, 0 },
	{ "ixBIF_RAS_LEAF2_CTRL", REG_SMC, 0x39008, 0, &ixBIF_RAS_LEAF2_CTRL[0], sizeof(ixBIF_RAS_LEAF2_CTRL)/sizeof(ixBIF_RAS_LEAF2_CTRL[0]), 0, 0 },
	{ "ixBIF_RAS_MISC_CTRL", REG_SMC, 0x39100, 0, &ixBIF_RAS_MISC_CTRL[0], sizeof(ixBIF_RAS_MISC_CTRL)/sizeof(ixBIF_RAS_MISC_CTRL[0]), 0, 0 },
	{ "ixBIF_IOHUB_RAS_IH_CNTL", REG_SMC, 0x39ff8, 0, &ixBIF_IOHUB_RAS_IH_CNTL[0], sizeof(ixBIF_IOHUB_RAS_IH_CNTL)/sizeof(ixBIF_IOHUB_RAS_IH_CNTL[0]), 0, 0 },
	{ "ixBIF_RAS_VWR_FROM_IOHUB", REG_SMC, 0x39ffc, 0, &ixBIF_RAS_VWR_FROM_IOHUB[0], sizeof(ixBIF_RAS_VWR_FROM_IOHUB)/sizeof(ixBIF_RAS_VWR_FROM_IOHUB[0]), 0, 0 },
	{ "ixRCC_PFC_LTR_CNTL", REG_SMC, 0x0100, 0, &ixRCC_PFC_LTR_CNTL[0], sizeof(ixRCC_PFC_LTR_CNTL)/sizeof(ixRCC_PFC_LTR_CNTL[0]), 0, 0 },
	{ "ixRCC_PFC_PME_RESTORE", REG_SMC, 0x0104, 0, &ixRCC_PFC_PME_RESTORE[0], sizeof(ixRCC_PFC_PME_RESTORE)/sizeof(ixRCC_PFC_PME_RESTORE[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_0", REG_SMC, 0x0108, 0, &ixRCC_PFC_STICKY_RESTORE_0[0], sizeof(ixRCC_PFC_STICKY_RESTORE_0)/sizeof(ixRCC_PFC_STICKY_RESTORE_0[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_1", REG_SMC, 0x010c, 0, &ixRCC_PFC_STICKY_RESTORE_1[0], sizeof(ixRCC_PFC_STICKY_RESTORE_1)/sizeof(ixRCC_PFC_STICKY_RESTORE_1[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_2", REG_SMC, 0x0110, 0, &ixRCC_PFC_STICKY_RESTORE_2[0], sizeof(ixRCC_PFC_STICKY_RESTORE_2)/sizeof(ixRCC_PFC_STICKY_RESTORE_2[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_3", REG_SMC, 0x0114, 0, &ixRCC_PFC_STICKY_RESTORE_3[0], sizeof(ixRCC_PFC_STICKY_RESTORE_3)/sizeof(ixRCC_PFC_STICKY_RESTORE_3[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_4", REG_SMC, 0x0118, 0, &ixRCC_PFC_STICKY_RESTORE_4[0], sizeof(ixRCC_PFC_STICKY_RESTORE_4)/sizeof(ixRCC_PFC_STICKY_RESTORE_4[0]), 0, 0 },
	{ "ixRCC_PFC_STICKY_RESTORE_5", REG_SMC, 0x011c, 0, &ixRCC_PFC_STICKY_RESTORE_5[0], sizeof(ixRCC_PFC_STICKY_RESTORE_5)/sizeof(ixRCC_PFC_STICKY_RESTORE_5[0]), 0, 0 },
	{ "ixRCC_PFC_AUXPWR_CNTL", REG_SMC, 0x0120, 0, &ixRCC_PFC_AUXPWR_CNTL[0], sizeof(ixRCC_PFC_AUXPWR_CNTL)/sizeof(ixRCC_PFC_AUXPWR_CNTL[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_LTR_CNTL", REG_SMC, 0x0100, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_LTR_CNTL[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_LTR_CNTL)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_LTR_CNTL[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_PME_RESTORE", REG_SMC, 0x0104, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_PME_RESTORE[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_PME_RESTORE)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_PME_RESTORE[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_0", REG_SMC, 0x0108, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_0[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_0)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_0[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_1", REG_SMC, 0x010c, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_1[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_1)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_1[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_2", REG_SMC, 0x0110, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_2[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_2)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_2[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_3", REG_SMC, 0x0114, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_3[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_3)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_3[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_4", REG_SMC, 0x0118, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_4[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_4)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_4[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_5", REG_SMC, 0x011c, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_5[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_5)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_5[0]), 0, 0 },
	{ "ixRCCPFCAMDGFXAZ_RCC_PFC_AUXPWR_CNTL", REG_SMC, 0x0120, 0, &ixRCCPFCAMDGFXAZ_RCC_PFC_AUXPWR_CNTL[0], sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_AUXPWR_CNTL)/sizeof(ixRCCPFCAMDGFXAZ_RCC_PFC_AUXPWR_CNTL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT0_ADDR_LO", REG_SMC, 0x0000, 0, &ixPCIEMSIX_VECT0_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT0_ADDR_LO)/sizeof(ixPCIEMSIX_VECT0_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT0_ADDR_HI", REG_SMC, 0x0004, 0, &ixPCIEMSIX_VECT0_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT0_ADDR_HI)/sizeof(ixPCIEMSIX_VECT0_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT0_MSG_DATA", REG_SMC, 0x0008, 0, &ixPCIEMSIX_VECT0_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT0_MSG_DATA)/sizeof(ixPCIEMSIX_VECT0_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT0_CONTROL", REG_SMC, 0x000c, 0, &ixPCIEMSIX_VECT0_CONTROL[0], sizeof(ixPCIEMSIX_VECT0_CONTROL)/sizeof(ixPCIEMSIX_VECT0_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT1_ADDR_LO", REG_SMC, 0x0010, 0, &ixPCIEMSIX_VECT1_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT1_ADDR_LO)/sizeof(ixPCIEMSIX_VECT1_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT1_ADDR_HI", REG_SMC, 0x0014, 0, &ixPCIEMSIX_VECT1_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT1_ADDR_HI)/sizeof(ixPCIEMSIX_VECT1_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT1_MSG_DATA", REG_SMC, 0x0018, 0, &ixPCIEMSIX_VECT1_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT1_MSG_DATA)/sizeof(ixPCIEMSIX_VECT1_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT1_CONTROL", REG_SMC, 0x001c, 0, &ixPCIEMSIX_VECT1_CONTROL[0], sizeof(ixPCIEMSIX_VECT1_CONTROL)/sizeof(ixPCIEMSIX_VECT1_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT2_ADDR_LO", REG_SMC, 0x0020, 0, &ixPCIEMSIX_VECT2_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT2_ADDR_LO)/sizeof(ixPCIEMSIX_VECT2_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT2_ADDR_HI", REG_SMC, 0x0024, 0, &ixPCIEMSIX_VECT2_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT2_ADDR_HI)/sizeof(ixPCIEMSIX_VECT2_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT2_MSG_DATA", REG_SMC, 0x0028, 0, &ixPCIEMSIX_VECT2_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT2_MSG_DATA)/sizeof(ixPCIEMSIX_VECT2_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT2_CONTROL", REG_SMC, 0x002c, 0, &ixPCIEMSIX_VECT2_CONTROL[0], sizeof(ixPCIEMSIX_VECT2_CONTROL)/sizeof(ixPCIEMSIX_VECT2_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT3_ADDR_LO", REG_SMC, 0x0030, 0, &ixPCIEMSIX_VECT3_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT3_ADDR_LO)/sizeof(ixPCIEMSIX_VECT3_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT3_ADDR_HI", REG_SMC, 0x0034, 0, &ixPCIEMSIX_VECT3_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT3_ADDR_HI)/sizeof(ixPCIEMSIX_VECT3_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT3_MSG_DATA", REG_SMC, 0x0038, 0, &ixPCIEMSIX_VECT3_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT3_MSG_DATA)/sizeof(ixPCIEMSIX_VECT3_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT3_CONTROL", REG_SMC, 0x003c, 0, &ixPCIEMSIX_VECT3_CONTROL[0], sizeof(ixPCIEMSIX_VECT3_CONTROL)/sizeof(ixPCIEMSIX_VECT3_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT4_ADDR_LO", REG_SMC, 0x0040, 0, &ixPCIEMSIX_VECT4_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT4_ADDR_LO)/sizeof(ixPCIEMSIX_VECT4_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT4_ADDR_HI", REG_SMC, 0x0044, 0, &ixPCIEMSIX_VECT4_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT4_ADDR_HI)/sizeof(ixPCIEMSIX_VECT4_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT4_MSG_DATA", REG_SMC, 0x0048, 0, &ixPCIEMSIX_VECT4_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT4_MSG_DATA)/sizeof(ixPCIEMSIX_VECT4_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT4_CONTROL", REG_SMC, 0x004c, 0, &ixPCIEMSIX_VECT4_CONTROL[0], sizeof(ixPCIEMSIX_VECT4_CONTROL)/sizeof(ixPCIEMSIX_VECT4_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT5_ADDR_LO", REG_SMC, 0x0050, 0, &ixPCIEMSIX_VECT5_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT5_ADDR_LO)/sizeof(ixPCIEMSIX_VECT5_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT5_ADDR_HI", REG_SMC, 0x0054, 0, &ixPCIEMSIX_VECT5_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT5_ADDR_HI)/sizeof(ixPCIEMSIX_VECT5_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT5_MSG_DATA", REG_SMC, 0x0058, 0, &ixPCIEMSIX_VECT5_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT5_MSG_DATA)/sizeof(ixPCIEMSIX_VECT5_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT5_CONTROL", REG_SMC, 0x005c, 0, &ixPCIEMSIX_VECT5_CONTROL[0], sizeof(ixPCIEMSIX_VECT5_CONTROL)/sizeof(ixPCIEMSIX_VECT5_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT6_ADDR_LO", REG_SMC, 0x0060, 0, &ixPCIEMSIX_VECT6_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT6_ADDR_LO)/sizeof(ixPCIEMSIX_VECT6_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT6_ADDR_HI", REG_SMC, 0x0064, 0, &ixPCIEMSIX_VECT6_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT6_ADDR_HI)/sizeof(ixPCIEMSIX_VECT6_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT6_MSG_DATA", REG_SMC, 0x0068, 0, &ixPCIEMSIX_VECT6_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT6_MSG_DATA)/sizeof(ixPCIEMSIX_VECT6_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT6_CONTROL", REG_SMC, 0x006c, 0, &ixPCIEMSIX_VECT6_CONTROL[0], sizeof(ixPCIEMSIX_VECT6_CONTROL)/sizeof(ixPCIEMSIX_VECT6_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT7_ADDR_LO", REG_SMC, 0x0070, 0, &ixPCIEMSIX_VECT7_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT7_ADDR_LO)/sizeof(ixPCIEMSIX_VECT7_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT7_ADDR_HI", REG_SMC, 0x0074, 0, &ixPCIEMSIX_VECT7_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT7_ADDR_HI)/sizeof(ixPCIEMSIX_VECT7_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT7_MSG_DATA", REG_SMC, 0x0078, 0, &ixPCIEMSIX_VECT7_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT7_MSG_DATA)/sizeof(ixPCIEMSIX_VECT7_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT7_CONTROL", REG_SMC, 0x007c, 0, &ixPCIEMSIX_VECT7_CONTROL[0], sizeof(ixPCIEMSIX_VECT7_CONTROL)/sizeof(ixPCIEMSIX_VECT7_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT8_ADDR_LO", REG_SMC, 0x0080, 0, &ixPCIEMSIX_VECT8_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT8_ADDR_LO)/sizeof(ixPCIEMSIX_VECT8_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT8_ADDR_HI", REG_SMC, 0x0084, 0, &ixPCIEMSIX_VECT8_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT8_ADDR_HI)/sizeof(ixPCIEMSIX_VECT8_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT8_MSG_DATA", REG_SMC, 0x0088, 0, &ixPCIEMSIX_VECT8_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT8_MSG_DATA)/sizeof(ixPCIEMSIX_VECT8_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT8_CONTROL", REG_SMC, 0x008c, 0, &ixPCIEMSIX_VECT8_CONTROL[0], sizeof(ixPCIEMSIX_VECT8_CONTROL)/sizeof(ixPCIEMSIX_VECT8_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT9_ADDR_LO", REG_SMC, 0x0090, 0, &ixPCIEMSIX_VECT9_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT9_ADDR_LO)/sizeof(ixPCIEMSIX_VECT9_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT9_ADDR_HI", REG_SMC, 0x0094, 0, &ixPCIEMSIX_VECT9_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT9_ADDR_HI)/sizeof(ixPCIEMSIX_VECT9_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT9_MSG_DATA", REG_SMC, 0x0098, 0, &ixPCIEMSIX_VECT9_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT9_MSG_DATA)/sizeof(ixPCIEMSIX_VECT9_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT9_CONTROL", REG_SMC, 0x009c, 0, &ixPCIEMSIX_VECT9_CONTROL[0], sizeof(ixPCIEMSIX_VECT9_CONTROL)/sizeof(ixPCIEMSIX_VECT9_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT10_ADDR_LO", REG_SMC, 0x00a0, 0, &ixPCIEMSIX_VECT10_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT10_ADDR_LO)/sizeof(ixPCIEMSIX_VECT10_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT10_ADDR_HI", REG_SMC, 0x00a4, 0, &ixPCIEMSIX_VECT10_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT10_ADDR_HI)/sizeof(ixPCIEMSIX_VECT10_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT10_MSG_DATA", REG_SMC, 0x00a8, 0, &ixPCIEMSIX_VECT10_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT10_MSG_DATA)/sizeof(ixPCIEMSIX_VECT10_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT10_CONTROL", REG_SMC, 0x00ac, 0, &ixPCIEMSIX_VECT10_CONTROL[0], sizeof(ixPCIEMSIX_VECT10_CONTROL)/sizeof(ixPCIEMSIX_VECT10_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT11_ADDR_LO", REG_SMC, 0x00b0, 0, &ixPCIEMSIX_VECT11_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT11_ADDR_LO)/sizeof(ixPCIEMSIX_VECT11_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT11_ADDR_HI", REG_SMC, 0x00b4, 0, &ixPCIEMSIX_VECT11_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT11_ADDR_HI)/sizeof(ixPCIEMSIX_VECT11_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT11_MSG_DATA", REG_SMC, 0x00b8, 0, &ixPCIEMSIX_VECT11_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT11_MSG_DATA)/sizeof(ixPCIEMSIX_VECT11_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT11_CONTROL", REG_SMC, 0x00bc, 0, &ixPCIEMSIX_VECT11_CONTROL[0], sizeof(ixPCIEMSIX_VECT11_CONTROL)/sizeof(ixPCIEMSIX_VECT11_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT12_ADDR_LO", REG_SMC, 0x00c0, 0, &ixPCIEMSIX_VECT12_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT12_ADDR_LO)/sizeof(ixPCIEMSIX_VECT12_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT12_ADDR_HI", REG_SMC, 0x00c4, 0, &ixPCIEMSIX_VECT12_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT12_ADDR_HI)/sizeof(ixPCIEMSIX_VECT12_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT12_MSG_DATA", REG_SMC, 0x00c8, 0, &ixPCIEMSIX_VECT12_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT12_MSG_DATA)/sizeof(ixPCIEMSIX_VECT12_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT12_CONTROL", REG_SMC, 0x00cc, 0, &ixPCIEMSIX_VECT12_CONTROL[0], sizeof(ixPCIEMSIX_VECT12_CONTROL)/sizeof(ixPCIEMSIX_VECT12_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT13_ADDR_LO", REG_SMC, 0x00d0, 0, &ixPCIEMSIX_VECT13_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT13_ADDR_LO)/sizeof(ixPCIEMSIX_VECT13_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT13_ADDR_HI", REG_SMC, 0x00d4, 0, &ixPCIEMSIX_VECT13_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT13_ADDR_HI)/sizeof(ixPCIEMSIX_VECT13_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT13_MSG_DATA", REG_SMC, 0x00d8, 0, &ixPCIEMSIX_VECT13_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT13_MSG_DATA)/sizeof(ixPCIEMSIX_VECT13_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT13_CONTROL", REG_SMC, 0x00dc, 0, &ixPCIEMSIX_VECT13_CONTROL[0], sizeof(ixPCIEMSIX_VECT13_CONTROL)/sizeof(ixPCIEMSIX_VECT13_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT14_ADDR_LO", REG_SMC, 0x00e0, 0, &ixPCIEMSIX_VECT14_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT14_ADDR_LO)/sizeof(ixPCIEMSIX_VECT14_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT14_ADDR_HI", REG_SMC, 0x00e4, 0, &ixPCIEMSIX_VECT14_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT14_ADDR_HI)/sizeof(ixPCIEMSIX_VECT14_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT14_MSG_DATA", REG_SMC, 0x00e8, 0, &ixPCIEMSIX_VECT14_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT14_MSG_DATA)/sizeof(ixPCIEMSIX_VECT14_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT14_CONTROL", REG_SMC, 0x00ec, 0, &ixPCIEMSIX_VECT14_CONTROL[0], sizeof(ixPCIEMSIX_VECT14_CONTROL)/sizeof(ixPCIEMSIX_VECT14_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT15_ADDR_LO", REG_SMC, 0x00f0, 0, &ixPCIEMSIX_VECT15_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT15_ADDR_LO)/sizeof(ixPCIEMSIX_VECT15_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT15_ADDR_HI", REG_SMC, 0x00f4, 0, &ixPCIEMSIX_VECT15_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT15_ADDR_HI)/sizeof(ixPCIEMSIX_VECT15_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT15_MSG_DATA", REG_SMC, 0x00f8, 0, &ixPCIEMSIX_VECT15_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT15_MSG_DATA)/sizeof(ixPCIEMSIX_VECT15_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT15_CONTROL", REG_SMC, 0x00fc, 0, &ixPCIEMSIX_VECT15_CONTROL[0], sizeof(ixPCIEMSIX_VECT15_CONTROL)/sizeof(ixPCIEMSIX_VECT15_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT16_ADDR_LO", REG_SMC, 0x0100, 0, &ixPCIEMSIX_VECT16_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT16_ADDR_LO)/sizeof(ixPCIEMSIX_VECT16_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT16_ADDR_HI", REG_SMC, 0x0104, 0, &ixPCIEMSIX_VECT16_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT16_ADDR_HI)/sizeof(ixPCIEMSIX_VECT16_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT16_MSG_DATA", REG_SMC, 0x0108, 0, &ixPCIEMSIX_VECT16_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT16_MSG_DATA)/sizeof(ixPCIEMSIX_VECT16_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT16_CONTROL", REG_SMC, 0x010c, 0, &ixPCIEMSIX_VECT16_CONTROL[0], sizeof(ixPCIEMSIX_VECT16_CONTROL)/sizeof(ixPCIEMSIX_VECT16_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT17_ADDR_LO", REG_SMC, 0x0110, 0, &ixPCIEMSIX_VECT17_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT17_ADDR_LO)/sizeof(ixPCIEMSIX_VECT17_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT17_ADDR_HI", REG_SMC, 0x0114, 0, &ixPCIEMSIX_VECT17_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT17_ADDR_HI)/sizeof(ixPCIEMSIX_VECT17_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT17_MSG_DATA", REG_SMC, 0x0118, 0, &ixPCIEMSIX_VECT17_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT17_MSG_DATA)/sizeof(ixPCIEMSIX_VECT17_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT17_CONTROL", REG_SMC, 0x011c, 0, &ixPCIEMSIX_VECT17_CONTROL[0], sizeof(ixPCIEMSIX_VECT17_CONTROL)/sizeof(ixPCIEMSIX_VECT17_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT18_ADDR_LO", REG_SMC, 0x0120, 0, &ixPCIEMSIX_VECT18_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT18_ADDR_LO)/sizeof(ixPCIEMSIX_VECT18_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT18_ADDR_HI", REG_SMC, 0x0124, 0, &ixPCIEMSIX_VECT18_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT18_ADDR_HI)/sizeof(ixPCIEMSIX_VECT18_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT18_MSG_DATA", REG_SMC, 0x0128, 0, &ixPCIEMSIX_VECT18_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT18_MSG_DATA)/sizeof(ixPCIEMSIX_VECT18_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT18_CONTROL", REG_SMC, 0x012c, 0, &ixPCIEMSIX_VECT18_CONTROL[0], sizeof(ixPCIEMSIX_VECT18_CONTROL)/sizeof(ixPCIEMSIX_VECT18_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT19_ADDR_LO", REG_SMC, 0x0130, 0, &ixPCIEMSIX_VECT19_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT19_ADDR_LO)/sizeof(ixPCIEMSIX_VECT19_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT19_ADDR_HI", REG_SMC, 0x0134, 0, &ixPCIEMSIX_VECT19_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT19_ADDR_HI)/sizeof(ixPCIEMSIX_VECT19_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT19_MSG_DATA", REG_SMC, 0x0138, 0, &ixPCIEMSIX_VECT19_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT19_MSG_DATA)/sizeof(ixPCIEMSIX_VECT19_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT19_CONTROL", REG_SMC, 0x013c, 0, &ixPCIEMSIX_VECT19_CONTROL[0], sizeof(ixPCIEMSIX_VECT19_CONTROL)/sizeof(ixPCIEMSIX_VECT19_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT20_ADDR_LO", REG_SMC, 0x0140, 0, &ixPCIEMSIX_VECT20_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT20_ADDR_LO)/sizeof(ixPCIEMSIX_VECT20_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT20_ADDR_HI", REG_SMC, 0x0144, 0, &ixPCIEMSIX_VECT20_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT20_ADDR_HI)/sizeof(ixPCIEMSIX_VECT20_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT20_MSG_DATA", REG_SMC, 0x0148, 0, &ixPCIEMSIX_VECT20_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT20_MSG_DATA)/sizeof(ixPCIEMSIX_VECT20_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT20_CONTROL", REG_SMC, 0x014c, 0, &ixPCIEMSIX_VECT20_CONTROL[0], sizeof(ixPCIEMSIX_VECT20_CONTROL)/sizeof(ixPCIEMSIX_VECT20_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT21_ADDR_LO", REG_SMC, 0x0150, 0, &ixPCIEMSIX_VECT21_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT21_ADDR_LO)/sizeof(ixPCIEMSIX_VECT21_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT21_ADDR_HI", REG_SMC, 0x0154, 0, &ixPCIEMSIX_VECT21_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT21_ADDR_HI)/sizeof(ixPCIEMSIX_VECT21_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT21_MSG_DATA", REG_SMC, 0x0158, 0, &ixPCIEMSIX_VECT21_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT21_MSG_DATA)/sizeof(ixPCIEMSIX_VECT21_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT21_CONTROL", REG_SMC, 0x015c, 0, &ixPCIEMSIX_VECT21_CONTROL[0], sizeof(ixPCIEMSIX_VECT21_CONTROL)/sizeof(ixPCIEMSIX_VECT21_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT22_ADDR_LO", REG_SMC, 0x0160, 0, &ixPCIEMSIX_VECT22_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT22_ADDR_LO)/sizeof(ixPCIEMSIX_VECT22_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT22_ADDR_HI", REG_SMC, 0x0164, 0, &ixPCIEMSIX_VECT22_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT22_ADDR_HI)/sizeof(ixPCIEMSIX_VECT22_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT22_MSG_DATA", REG_SMC, 0x0168, 0, &ixPCIEMSIX_VECT22_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT22_MSG_DATA)/sizeof(ixPCIEMSIX_VECT22_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT22_CONTROL", REG_SMC, 0x016c, 0, &ixPCIEMSIX_VECT22_CONTROL[0], sizeof(ixPCIEMSIX_VECT22_CONTROL)/sizeof(ixPCIEMSIX_VECT22_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT23_ADDR_LO", REG_SMC, 0x0170, 0, &ixPCIEMSIX_VECT23_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT23_ADDR_LO)/sizeof(ixPCIEMSIX_VECT23_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT23_ADDR_HI", REG_SMC, 0x0174, 0, &ixPCIEMSIX_VECT23_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT23_ADDR_HI)/sizeof(ixPCIEMSIX_VECT23_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT23_MSG_DATA", REG_SMC, 0x0178, 0, &ixPCIEMSIX_VECT23_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT23_MSG_DATA)/sizeof(ixPCIEMSIX_VECT23_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT23_CONTROL", REG_SMC, 0x017c, 0, &ixPCIEMSIX_VECT23_CONTROL[0], sizeof(ixPCIEMSIX_VECT23_CONTROL)/sizeof(ixPCIEMSIX_VECT23_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT24_ADDR_LO", REG_SMC, 0x0180, 0, &ixPCIEMSIX_VECT24_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT24_ADDR_LO)/sizeof(ixPCIEMSIX_VECT24_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT24_ADDR_HI", REG_SMC, 0x0184, 0, &ixPCIEMSIX_VECT24_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT24_ADDR_HI)/sizeof(ixPCIEMSIX_VECT24_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT24_MSG_DATA", REG_SMC, 0x0188, 0, &ixPCIEMSIX_VECT24_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT24_MSG_DATA)/sizeof(ixPCIEMSIX_VECT24_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT24_CONTROL", REG_SMC, 0x018c, 0, &ixPCIEMSIX_VECT24_CONTROL[0], sizeof(ixPCIEMSIX_VECT24_CONTROL)/sizeof(ixPCIEMSIX_VECT24_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT25_ADDR_LO", REG_SMC, 0x0190, 0, &ixPCIEMSIX_VECT25_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT25_ADDR_LO)/sizeof(ixPCIEMSIX_VECT25_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT25_ADDR_HI", REG_SMC, 0x0194, 0, &ixPCIEMSIX_VECT25_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT25_ADDR_HI)/sizeof(ixPCIEMSIX_VECT25_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT25_MSG_DATA", REG_SMC, 0x0198, 0, &ixPCIEMSIX_VECT25_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT25_MSG_DATA)/sizeof(ixPCIEMSIX_VECT25_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT25_CONTROL", REG_SMC, 0x019c, 0, &ixPCIEMSIX_VECT25_CONTROL[0], sizeof(ixPCIEMSIX_VECT25_CONTROL)/sizeof(ixPCIEMSIX_VECT25_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT26_ADDR_LO", REG_SMC, 0x01a0, 0, &ixPCIEMSIX_VECT26_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT26_ADDR_LO)/sizeof(ixPCIEMSIX_VECT26_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT26_ADDR_HI", REG_SMC, 0x01a4, 0, &ixPCIEMSIX_VECT26_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT26_ADDR_HI)/sizeof(ixPCIEMSIX_VECT26_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT26_MSG_DATA", REG_SMC, 0x01a8, 0, &ixPCIEMSIX_VECT26_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT26_MSG_DATA)/sizeof(ixPCIEMSIX_VECT26_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT26_CONTROL", REG_SMC, 0x01ac, 0, &ixPCIEMSIX_VECT26_CONTROL[0], sizeof(ixPCIEMSIX_VECT26_CONTROL)/sizeof(ixPCIEMSIX_VECT26_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT27_ADDR_LO", REG_SMC, 0x01b0, 0, &ixPCIEMSIX_VECT27_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT27_ADDR_LO)/sizeof(ixPCIEMSIX_VECT27_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT27_ADDR_HI", REG_SMC, 0x01b4, 0, &ixPCIEMSIX_VECT27_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT27_ADDR_HI)/sizeof(ixPCIEMSIX_VECT27_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT27_MSG_DATA", REG_SMC, 0x01b8, 0, &ixPCIEMSIX_VECT27_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT27_MSG_DATA)/sizeof(ixPCIEMSIX_VECT27_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT27_CONTROL", REG_SMC, 0x01bc, 0, &ixPCIEMSIX_VECT27_CONTROL[0], sizeof(ixPCIEMSIX_VECT27_CONTROL)/sizeof(ixPCIEMSIX_VECT27_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT28_ADDR_LO", REG_SMC, 0x01c0, 0, &ixPCIEMSIX_VECT28_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT28_ADDR_LO)/sizeof(ixPCIEMSIX_VECT28_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT28_ADDR_HI", REG_SMC, 0x01c4, 0, &ixPCIEMSIX_VECT28_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT28_ADDR_HI)/sizeof(ixPCIEMSIX_VECT28_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT28_MSG_DATA", REG_SMC, 0x01c8, 0, &ixPCIEMSIX_VECT28_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT28_MSG_DATA)/sizeof(ixPCIEMSIX_VECT28_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT28_CONTROL", REG_SMC, 0x01cc, 0, &ixPCIEMSIX_VECT28_CONTROL[0], sizeof(ixPCIEMSIX_VECT28_CONTROL)/sizeof(ixPCIEMSIX_VECT28_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT29_ADDR_LO", REG_SMC, 0x01d0, 0, &ixPCIEMSIX_VECT29_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT29_ADDR_LO)/sizeof(ixPCIEMSIX_VECT29_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT29_ADDR_HI", REG_SMC, 0x01d4, 0, &ixPCIEMSIX_VECT29_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT29_ADDR_HI)/sizeof(ixPCIEMSIX_VECT29_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT29_MSG_DATA", REG_SMC, 0x01d8, 0, &ixPCIEMSIX_VECT29_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT29_MSG_DATA)/sizeof(ixPCIEMSIX_VECT29_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT29_CONTROL", REG_SMC, 0x01dc, 0, &ixPCIEMSIX_VECT29_CONTROL[0], sizeof(ixPCIEMSIX_VECT29_CONTROL)/sizeof(ixPCIEMSIX_VECT29_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT30_ADDR_LO", REG_SMC, 0x01e0, 0, &ixPCIEMSIX_VECT30_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT30_ADDR_LO)/sizeof(ixPCIEMSIX_VECT30_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT30_ADDR_HI", REG_SMC, 0x01e4, 0, &ixPCIEMSIX_VECT30_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT30_ADDR_HI)/sizeof(ixPCIEMSIX_VECT30_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT30_MSG_DATA", REG_SMC, 0x01e8, 0, &ixPCIEMSIX_VECT30_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT30_MSG_DATA)/sizeof(ixPCIEMSIX_VECT30_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT30_CONTROL", REG_SMC, 0x01ec, 0, &ixPCIEMSIX_VECT30_CONTROL[0], sizeof(ixPCIEMSIX_VECT30_CONTROL)/sizeof(ixPCIEMSIX_VECT30_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT31_ADDR_LO", REG_SMC, 0x01f0, 0, &ixPCIEMSIX_VECT31_ADDR_LO[0], sizeof(ixPCIEMSIX_VECT31_ADDR_LO)/sizeof(ixPCIEMSIX_VECT31_ADDR_LO[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT31_ADDR_HI", REG_SMC, 0x01f4, 0, &ixPCIEMSIX_VECT31_ADDR_HI[0], sizeof(ixPCIEMSIX_VECT31_ADDR_HI)/sizeof(ixPCIEMSIX_VECT31_ADDR_HI[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT31_MSG_DATA", REG_SMC, 0x01f8, 0, &ixPCIEMSIX_VECT31_MSG_DATA[0], sizeof(ixPCIEMSIX_VECT31_MSG_DATA)/sizeof(ixPCIEMSIX_VECT31_MSG_DATA[0]), 0, 0 },
	{ "ixPCIEMSIX_VECT31_CONTROL", REG_SMC, 0x01fc, 0, &ixPCIEMSIX_VECT31_CONTROL[0], sizeof(ixPCIEMSIX_VECT31_CONTROL)/sizeof(ixPCIEMSIX_VECT31_CONTROL[0]), 0, 0 },
	{ "ixPCIEMSIX_PBA", REG_SMC, 0x0000, 0, &ixPCIEMSIX_PBA[0], sizeof(ixPCIEMSIX_PBA)/sizeof(ixPCIEMSIX_PBA[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SOCCLK", REG_SMC, 0x10000, 0, &ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SOCCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SOCCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SOCCLK", REG_SMC, 0x10004, 0, &ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SOCCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SOCCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK", REG_SMC, 0x10008, 0, &ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK", REG_SMC, 0x1000c, 0, &ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x10010, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x10014, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL0_CNTL", REG_SMC, 0x10018, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL0_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL0_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL1_CNTL", REG_SMC, 0x1001c, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL1_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL1_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL2_CNTL", REG_SMC, 0x10020, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL2_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL2_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL3_CNTL", REG_SMC, 0x10024, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL3_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL3_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL4_CNTL", REG_SMC, 0x10028, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL4_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL4_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL5_CNTL", REG_SMC, 0x1002c, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL5_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL5_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL5_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW1_CL0_CNTL", REG_SMC, 0x10030, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW1_CL0_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW1_CL0_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK0_SW2_CL0_CNTL", REG_SMC, 0x10034, 0, &ixSYSHUBMMREGIND_DMA_CLK0_SW2_CL0_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW2_CL0_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK0_SW2_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_CG_CNTL", REG_SMC, 0x10300, 0, &ixSYSHUBMMREGIND_SYSHUB_CG_CNTL[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_CG_CNTL)/sizeof(ixSYSHUBMMREGIND_SYSHUB_CG_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_TRANS_IDLE", REG_SMC, 0x10308, 0, &ixSYSHUBMMREGIND_SYSHUB_TRANS_IDLE[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_TRANS_IDLE)/sizeof(ixSYSHUBMMREGIND_SYSHUB_TRANS_IDLE[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_HP_TIMER", REG_SMC, 0x1030c, 0, &ixSYSHUBMMREGIND_SYSHUB_HP_TIMER[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_HP_TIMER)/sizeof(ixSYSHUBMMREGIND_SYSHUB_HP_TIMER[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_SCRATCH", REG_SMC, 0x10f00, 0, &ixSYSHUBMMREGIND_SYSHUB_SCRATCH[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_SCRATCH)/sizeof(ixSYSHUBMMREGIND_SYSHUB_SCRATCH[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SHUBCLK", REG_SMC, 0x11000, 0, &ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SHUBCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SHUBCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SHUBCLK", REG_SMC, 0x11004, 0, &ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SHUBCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SHUBCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK", REG_SMC, 0x11008, 0, &ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK", REG_SMC, 0x1100c, 0, &ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0], sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK)/sizeof(ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x11010, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x11014, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL0_CNTL", REG_SMC, 0x11018, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL0_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL0_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL1_CNTL", REG_SMC, 0x1101c, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL1_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL1_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL2_CNTL", REG_SMC, 0x11020, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL2_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL2_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL3_CNTL", REG_SMC, 0x11024, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL3_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL3_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL4_CNTL", REG_SMC, 0x11028, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL4_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL4_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL0_CNTL", REG_SMC, 0x1102c, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL0_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL0_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL1_CNTL", REG_SMC, 0x11030, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL1_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL1_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL2_CNTL", REG_SMC, 0x11034, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL2_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL2_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL3_CNTL", REG_SMC, 0x11038, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL3_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL3_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL4_CNTL", REG_SMC, 0x1103c, 0, &ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL4_CNTL[0], sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL4_CNTL)/sizeof(ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL4_CNTL[0]), 0, 0 },
