#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 05 01:42:05 2018
# Process ID: 6268
# Current directory: D:/Desktop/C.O_2018/single_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20844 D:\Desktop\C.O_2018\single_cpu\single_cpu.xpr
# Log file: D:/Desktop/C.O_2018/single_cpu/vivado.log
# Journal file: D:/Desktop/C.O_2018/single_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/C.O_2018/single_cpu/single_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/tb_cpu_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/xsim.dir/tb_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/xsim.dir/tb_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 05 01:42:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 05 01:42:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS
PASS
PASS
PASS
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 810.750 ; gain = 13.121
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 854.105 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
PASS
PASS
PASS
PASS
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 854.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
PASS
PASS
PASS
PASS
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 875.918 ; gain = 1.773
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    0/  256]
FAIL[  256/  516]
FAIL[  516/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    0/  256]
FAIL[  256/  516]
FAIL[  516/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  512]
FAIL[    x/  768]
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  512]
FAIL[    x/  768]
FAIL[    x/    4]
FAIL[    x/  252]
FAIL[    x/  256]
FAIL[    x/  260]
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
PASS
PASS
PASS
PASS
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 875.918 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
FAIL[    0/  256]
FAIL[  256/  516]
FAIL[  516/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
FAIL[  256/    0]
FAIL[  512/  256]
FAIL[  768/  512]
FAIL[    0/  768]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 875.918 ; gain = 0.000
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
FAIL[    x/    0]
FAIL[    x/  256]
FAIL[    x/  512]
FAIL[    x/  768]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 875.918 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
FAIL[  256/    0]
FAIL[  512/  256]
FAIL[  768/  512]
FAIL[    0/  768]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 878.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
FAIL[  256/    0]
FAIL[  512/  256]
FAIL[  768/  512]
FAIL[    0/  768]
FAIL[  252/    4]
FAIL[  256/  252]
FAIL[  260/  256]
FAIL[    0/  260]
FAIL[  256/    0]
FAIL[  516/  256]
FAIL[  260/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
FAIL[  512/    0]
FAIL[  768/  256]
FAIL[    0/  512]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
FAIL[  512/    0]
FAIL[  768/  256]
FAIL[    0/  512]
FAIL[    0/  768]
FAIL[  256/    4]
FAIL[  256/  252]
FAIL[    0/  256]
FAIL[    0/  260]
FAIL[  516/    0]
FAIL[  260/  256]
FAIL[    x/  516]
FAIL[    x/  260]
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
PASS
PASS
PASS
PASS
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
PASS
$finish called at time : 3100 ns : File "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" Line 102
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
save_wave_config {D:/Desktop/C.O_2018/single_cpu/tb_cpu_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 05 02:00:10 2018...
