{"title":"PABSB/PABSW/PABSD/PABSQ â€” Packed Absolute Value","fields":[{"name":"Instruction Modes","value":"`PABSB mm1, mm2/m64`\n`PABSB xmm1, xmm2/m128`\n`PABSW mm1, mm2/m64`\n`PABSW xmm1, xmm2/m128`\n`PABSD mm1, mm2/m64`\n`PABSD xmm1, xmm2/m128`\n`VPABSB xmm1, xmm2/m128`\n`VPABSW xmm1, xmm2/m128`\n`VPABSD xmm1, xmm2/m128`\n`VPABSB ymm1, ymm2/m256`\n`VPABSW ymm1, ymm2/m256`\n`VPABSD ymm1, ymm2/m256`\n`VPABSB xmm1 {k1}{z}, xmm2/m128`\n`VPABSB ymm1 {k1}{z}, ymm2/m256`\n`VPABSB zmm1 {k1}{z}, zmm2/m512`\n`VPABSW xmm1 {k1}{z}, xmm2/m128`"},{"name":"Description","value":"PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on signed 16-bit words, and PABSD operates on signed 32-bit integers."},{"name":"\u200b","value":"EVEX encoded VPABSD/Q: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask."},{"name":"\u200b","value":"EVEX encoded VPABSB/W: The source operand is a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask."},{"name":"\u200b","value":"VEX.256 encoded versions: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding register destination are zeroed."},{"name":"\u200b","value":"VEX.128 encoded versions: The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding register destination are zeroed."},{"name":"\u200b","value":"128-bit Legacy SSE version: The source operand can be an XMM register or an 128-bit memory location. The destination is an XMM register. The upper bits (VL_MAX-1:128) of the corresponding register destination are unmodified."},{"name":"\u200b","value":"VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD."},{"name":"CPUID Flags","value":"SSSE3"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}