$date
	Mon Mar  4 06:23:02 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end

$scope module dut $end
$var parameter 32 # DATA_WIDTH $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % REG_INDEX_WIDTH $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 32 ( pc_current [31:0] $end
$var reg 32 ) pc_next [31:0] $end
$var reg 1 * PCen $end
$var reg 32 + instruction [31:0] $end
$var reg 5 , read_reg1 [4:0] $end
$var reg 5 - read_reg2 [4:0] $end
$var reg 5 . write_reg [4:0] $end
$var reg 32 / reg_rdata1 [31:0] $end
$var reg 32 0 reg_rdata2 [31:0] $end
$var reg 32 1 reg_wdata [31:0] $end
$var reg 1 2 reg_write_en $end
$var reg 32 3 alu_result [31:0] $end
$var reg 32 4 immediate_value [31:0] $end
$var reg 4 5 alu_op [3:0] $end
$var reg 1 6 read_en $end
$var reg 2 7 wb_sel [1:0] $end
$var reg 1 8 write_en $end
$var reg 1 9 mem_read $end
$var reg 1 : mem_write $end
$var reg 32 ; dmem_out [31:0] $end
$var reg 1 < br_taken $end
$var reg 32 = pc [31:0] $end
$var reg 1 > sel_A $end
$var reg 32 ? ALU_in_A [31:0] $end
$var reg 1 @ sel_B $end
$var reg 32 A ALU_in_B [31:0] $end
$var reg 2 B br_type [1:0] $end

$scope module PCCounter $end
$var parameter 32 C Width $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 D PCen $end
$var wire 1 E next [31] $end
$var wire 1 F next [30] $end
$var wire 1 G next [29] $end
$var wire 1 H next [28] $end
$var wire 1 I next [27] $end
$var wire 1 J next [26] $end
$var wire 1 K next [25] $end
$var wire 1 L next [24] $end
$var wire 1 M next [23] $end
$var wire 1 N next [22] $end
$var wire 1 O next [21] $end
$var wire 1 P next [20] $end
$var wire 1 Q next [19] $end
$var wire 1 R next [18] $end
$var wire 1 S next [17] $end
$var wire 1 T next [16] $end
$var wire 1 U next [15] $end
$var wire 1 V next [14] $end
$var wire 1 W next [13] $end
$var wire 1 X next [12] $end
$var wire 1 Y next [11] $end
$var wire 1 Z next [10] $end
$var wire 1 [ next [9] $end
$var wire 1 \ next [8] $end
$var wire 1 ] next [7] $end
$var wire 1 ^ next [6] $end
$var wire 1 _ next [5] $end
$var wire 1 ` next [4] $end
$var wire 1 a next [3] $end
$var wire 1 b next [2] $end
$var wire 1 c next [1] $end
$var wire 1 d next [0] $end
$var reg 32 e current [31:0] $end
$upscope $end

$scope module mux_operand_A $end
$var wire 1 f sel $end
$var wire 1 g sel0 [31] $end
$var wire 1 h sel0 [30] $end
$var wire 1 i sel0 [29] $end
$var wire 1 j sel0 [28] $end
$var wire 1 k sel0 [27] $end
$var wire 1 l sel0 [26] $end
$var wire 1 m sel0 [25] $end
$var wire 1 n sel0 [24] $end
$var wire 1 o sel0 [23] $end
$var wire 1 p sel0 [22] $end
$var wire 1 q sel0 [21] $end
$var wire 1 r sel0 [20] $end
$var wire 1 s sel0 [19] $end
$var wire 1 t sel0 [18] $end
$var wire 1 u sel0 [17] $end
$var wire 1 v sel0 [16] $end
$var wire 1 w sel0 [15] $end
$var wire 1 x sel0 [14] $end
$var wire 1 y sel0 [13] $end
$var wire 1 z sel0 [12] $end
$var wire 1 { sel0 [11] $end
$var wire 1 | sel0 [10] $end
$var wire 1 } sel0 [9] $end
$var wire 1 ~ sel0 [8] $end
$var wire 1 !! sel0 [7] $end
$var wire 1 "! sel0 [6] $end
$var wire 1 #! sel0 [5] $end
$var wire 1 $! sel0 [4] $end
$var wire 1 %! sel0 [3] $end
$var wire 1 &! sel0 [2] $end
$var wire 1 '! sel0 [1] $end
$var wire 1 (! sel0 [0] $end
$var wire 1 )! sel1 [31] $end
$var wire 1 *! sel1 [30] $end
$var wire 1 +! sel1 [29] $end
$var wire 1 ,! sel1 [28] $end
$var wire 1 -! sel1 [27] $end
$var wire 1 .! sel1 [26] $end
$var wire 1 /! sel1 [25] $end
$var wire 1 0! sel1 [24] $end
$var wire 1 1! sel1 [23] $end
$var wire 1 2! sel1 [22] $end
$var wire 1 3! sel1 [21] $end
$var wire 1 4! sel1 [20] $end
$var wire 1 5! sel1 [19] $end
$var wire 1 6! sel1 [18] $end
$var wire 1 7! sel1 [17] $end
$var wire 1 8! sel1 [16] $end
$var wire 1 9! sel1 [15] $end
$var wire 1 :! sel1 [14] $end
$var wire 1 ;! sel1 [13] $end
$var wire 1 <! sel1 [12] $end
$var wire 1 =! sel1 [11] $end
$var wire 1 >! sel1 [10] $end
$var wire 1 ?! sel1 [9] $end
$var wire 1 @! sel1 [8] $end
$var wire 1 A! sel1 [7] $end
$var wire 1 B! sel1 [6] $end
$var wire 1 C! sel1 [5] $end
$var wire 1 D! sel1 [4] $end
$var wire 1 E! sel1 [3] $end
$var wire 1 F! sel1 [2] $end
$var wire 1 G! sel1 [1] $end
$var wire 1 H! sel1 [0] $end
$var reg 32 I! out [31:0] $end
$upscope $end

$scope module mux_operand_B $end
$var wire 1 J! sel $end
$var wire 1 K! sel0 [31] $end
$var wire 1 L! sel0 [30] $end
$var wire 1 M! sel0 [29] $end
$var wire 1 N! sel0 [28] $end
$var wire 1 O! sel0 [27] $end
$var wire 1 P! sel0 [26] $end
$var wire 1 Q! sel0 [25] $end
$var wire 1 R! sel0 [24] $end
$var wire 1 S! sel0 [23] $end
$var wire 1 T! sel0 [22] $end
$var wire 1 U! sel0 [21] $end
$var wire 1 V! sel0 [20] $end
$var wire 1 W! sel0 [19] $end
$var wire 1 X! sel0 [18] $end
$var wire 1 Y! sel0 [17] $end
$var wire 1 Z! sel0 [16] $end
$var wire 1 [! sel0 [15] $end
$var wire 1 \! sel0 [14] $end
$var wire 1 ]! sel0 [13] $end
$var wire 1 ^! sel0 [12] $end
$var wire 1 _! sel0 [11] $end
$var wire 1 `! sel0 [10] $end
$var wire 1 a! sel0 [9] $end
$var wire 1 b! sel0 [8] $end
$var wire 1 c! sel0 [7] $end
$var wire 1 d! sel0 [6] $end
$var wire 1 e! sel0 [5] $end
$var wire 1 f! sel0 [4] $end
$var wire 1 g! sel0 [3] $end
$var wire 1 h! sel0 [2] $end
$var wire 1 i! sel0 [1] $end
$var wire 1 j! sel0 [0] $end
$var wire 1 k! sel1 [31] $end
$var wire 1 l! sel1 [30] $end
$var wire 1 m! sel1 [29] $end
$var wire 1 n! sel1 [28] $end
$var wire 1 o! sel1 [27] $end
$var wire 1 p! sel1 [26] $end
$var wire 1 q! sel1 [25] $end
$var wire 1 r! sel1 [24] $end
$var wire 1 s! sel1 [23] $end
$var wire 1 t! sel1 [22] $end
$var wire 1 u! sel1 [21] $end
$var wire 1 v! sel1 [20] $end
$var wire 1 w! sel1 [19] $end
$var wire 1 x! sel1 [18] $end
$var wire 1 y! sel1 [17] $end
$var wire 1 z! sel1 [16] $end
$var wire 1 {! sel1 [15] $end
$var wire 1 |! sel1 [14] $end
$var wire 1 }! sel1 [13] $end
$var wire 1 ~! sel1 [12] $end
$var wire 1 !" sel1 [11] $end
$var wire 1 "" sel1 [10] $end
$var wire 1 #" sel1 [9] $end
$var wire 1 $" sel1 [8] $end
$var wire 1 %" sel1 [7] $end
$var wire 1 &" sel1 [6] $end
$var wire 1 '" sel1 [5] $end
$var wire 1 (" sel1 [4] $end
$var wire 1 )" sel1 [3] $end
$var wire 1 *" sel1 [2] $end
$var wire 1 +" sel1 [1] $end
$var wire 1 ," sel1 [0] $end
$var reg 32 -" out [31:0] $end
$upscope $end

$scope module mux_wb $end
$var wire 1 ." sel [1] $end
$var wire 1 /" sel [0] $end
$var wire 1 0" sel0 [31] $end
$var wire 1 1" sel0 [30] $end
$var wire 1 2" sel0 [29] $end
$var wire 1 3" sel0 [28] $end
$var wire 1 4" sel0 [27] $end
$var wire 1 5" sel0 [26] $end
$var wire 1 6" sel0 [25] $end
$var wire 1 7" sel0 [24] $end
$var wire 1 8" sel0 [23] $end
$var wire 1 9" sel0 [22] $end
$var wire 1 :" sel0 [21] $end
$var wire 1 ;" sel0 [20] $end
$var wire 1 <" sel0 [19] $end
$var wire 1 =" sel0 [18] $end
$var wire 1 >" sel0 [17] $end
$var wire 1 ?" sel0 [16] $end
$var wire 1 @" sel0 [15] $end
$var wire 1 A" sel0 [14] $end
$var wire 1 B" sel0 [13] $end
$var wire 1 C" sel0 [12] $end
$var wire 1 D" sel0 [11] $end
$var wire 1 E" sel0 [10] $end
$var wire 1 F" sel0 [9] $end
$var wire 1 G" sel0 [8] $end
$var wire 1 H" sel0 [7] $end
$var wire 1 I" sel0 [6] $end
$var wire 1 J" sel0 [5] $end
$var wire 1 K" sel0 [4] $end
$var wire 1 L" sel0 [3] $end
$var wire 1 M" sel0 [2] $end
$var wire 1 N" sel0 [1] $end
$var wire 1 O" sel0 [0] $end
$var wire 1 P" sel1 [31] $end
$var wire 1 Q" sel1 [30] $end
$var wire 1 R" sel1 [29] $end
$var wire 1 S" sel1 [28] $end
$var wire 1 T" sel1 [27] $end
$var wire 1 U" sel1 [26] $end
$var wire 1 V" sel1 [25] $end
$var wire 1 W" sel1 [24] $end
$var wire 1 X" sel1 [23] $end
$var wire 1 Y" sel1 [22] $end
$var wire 1 Z" sel1 [21] $end
$var wire 1 [" sel1 [20] $end
$var wire 1 \" sel1 [19] $end
$var wire 1 ]" sel1 [18] $end
$var wire 1 ^" sel1 [17] $end
$var wire 1 _" sel1 [16] $end
$var wire 1 `" sel1 [15] $end
$var wire 1 a" sel1 [14] $end
$var wire 1 b" sel1 [13] $end
$var wire 1 c" sel1 [12] $end
$var wire 1 d" sel1 [11] $end
$var wire 1 e" sel1 [10] $end
$var wire 1 f" sel1 [9] $end
$var wire 1 g" sel1 [8] $end
$var wire 1 h" sel1 [7] $end
$var wire 1 i" sel1 [6] $end
$var wire 1 j" sel1 [5] $end
$var wire 1 k" sel1 [4] $end
$var wire 1 l" sel1 [3] $end
$var wire 1 m" sel1 [2] $end
$var wire 1 n" sel1 [1] $end
$var wire 1 o" sel1 [0] $end
$var wire 1 p" sel2 [31] $end
$var wire 1 q" sel2 [30] $end
$var wire 1 r" sel2 [29] $end
$var wire 1 s" sel2 [28] $end
$var wire 1 t" sel2 [27] $end
$var wire 1 u" sel2 [26] $end
$var wire 1 v" sel2 [25] $end
$var wire 1 w" sel2 [24] $end
$var wire 1 x" sel2 [23] $end
$var wire 1 y" sel2 [22] $end
$var wire 1 z" sel2 [21] $end
$var wire 1 {" sel2 [20] $end
$var wire 1 |" sel2 [19] $end
$var wire 1 }" sel2 [18] $end
$var wire 1 ~" sel2 [17] $end
$var wire 1 !# sel2 [16] $end
$var wire 1 "# sel2 [15] $end
$var wire 1 ## sel2 [14] $end
$var wire 1 $# sel2 [13] $end
$var wire 1 %# sel2 [12] $end
$var wire 1 &# sel2 [11] $end
$var wire 1 '# sel2 [10] $end
$var wire 1 (# sel2 [9] $end
$var wire 1 )# sel2 [8] $end
$var wire 1 *# sel2 [7] $end
$var wire 1 +# sel2 [6] $end
$var wire 1 ,# sel2 [5] $end
$var wire 1 -# sel2 [4] $end
$var wire 1 .# sel2 [3] $end
$var wire 1 /# sel2 [2] $end
$var wire 1 0# sel2 [1] $end
$var wire 1 1# sel2 [0] $end
$var reg 32 2# out [31:0] $end
$upscope $end

$scope module Adder4 $end
$var parameter 32 3# Width $end
$var wire 1 4# in [31] $end
$var wire 1 5# in [30] $end
$var wire 1 6# in [29] $end
$var wire 1 7# in [28] $end
$var wire 1 8# in [27] $end
$var wire 1 9# in [26] $end
$var wire 1 :# in [25] $end
$var wire 1 ;# in [24] $end
$var wire 1 <# in [23] $end
$var wire 1 =# in [22] $end
$var wire 1 ># in [21] $end
$var wire 1 ?# in [20] $end
$var wire 1 @# in [19] $end
$var wire 1 A# in [18] $end
$var wire 1 B# in [17] $end
$var wire 1 C# in [16] $end
$var wire 1 D# in [15] $end
$var wire 1 E# in [14] $end
$var wire 1 F# in [13] $end
$var wire 1 G# in [12] $end
$var wire 1 H# in [11] $end
$var wire 1 I# in [10] $end
$var wire 1 J# in [9] $end
$var wire 1 K# in [8] $end
$var wire 1 L# in [7] $end
$var wire 1 M# in [6] $end
$var wire 1 N# in [5] $end
$var wire 1 O# in [4] $end
$var wire 1 P# in [3] $end
$var wire 1 Q# in [2] $end
$var wire 1 R# in [1] $end
$var wire 1 S# in [0] $end
$var reg 32 T# out [31:0] $end
$upscope $end

$scope module mux_pc $end
$var wire 1 U# sel $end
$var wire 1 V# sel0 [31] $end
$var wire 1 W# sel0 [30] $end
$var wire 1 X# sel0 [29] $end
$var wire 1 Y# sel0 [28] $end
$var wire 1 Z# sel0 [27] $end
$var wire 1 [# sel0 [26] $end
$var wire 1 \# sel0 [25] $end
$var wire 1 ]# sel0 [24] $end
$var wire 1 ^# sel0 [23] $end
$var wire 1 _# sel0 [22] $end
$var wire 1 `# sel0 [21] $end
$var wire 1 a# sel0 [20] $end
$var wire 1 b# sel0 [19] $end
$var wire 1 c# sel0 [18] $end
$var wire 1 d# sel0 [17] $end
$var wire 1 e# sel0 [16] $end
$var wire 1 f# sel0 [15] $end
$var wire 1 g# sel0 [14] $end
$var wire 1 h# sel0 [13] $end
$var wire 1 i# sel0 [12] $end
$var wire 1 j# sel0 [11] $end
$var wire 1 k# sel0 [10] $end
$var wire 1 l# sel0 [9] $end
$var wire 1 m# sel0 [8] $end
$var wire 1 n# sel0 [7] $end
$var wire 1 o# sel0 [6] $end
$var wire 1 p# sel0 [5] $end
$var wire 1 q# sel0 [4] $end
$var wire 1 r# sel0 [3] $end
$var wire 1 s# sel0 [2] $end
$var wire 1 t# sel0 [1] $end
$var wire 1 u# sel0 [0] $end
$var wire 1 v# sel1 [31] $end
$var wire 1 w# sel1 [30] $end
$var wire 1 x# sel1 [29] $end
$var wire 1 y# sel1 [28] $end
$var wire 1 z# sel1 [27] $end
$var wire 1 {# sel1 [26] $end
$var wire 1 |# sel1 [25] $end
$var wire 1 }# sel1 [24] $end
$var wire 1 ~# sel1 [23] $end
$var wire 1 !$ sel1 [22] $end
$var wire 1 "$ sel1 [21] $end
$var wire 1 #$ sel1 [20] $end
$var wire 1 $$ sel1 [19] $end
$var wire 1 %$ sel1 [18] $end
$var wire 1 &$ sel1 [17] $end
$var wire 1 '$ sel1 [16] $end
$var wire 1 ($ sel1 [15] $end
$var wire 1 )$ sel1 [14] $end
$var wire 1 *$ sel1 [13] $end
$var wire 1 +$ sel1 [12] $end
$var wire 1 ,$ sel1 [11] $end
$var wire 1 -$ sel1 [10] $end
$var wire 1 .$ sel1 [9] $end
$var wire 1 /$ sel1 [8] $end
$var wire 1 0$ sel1 [7] $end
$var wire 1 1$ sel1 [6] $end
$var wire 1 2$ sel1 [5] $end
$var wire 1 3$ sel1 [4] $end
$var wire 1 4$ sel1 [3] $end
$var wire 1 5$ sel1 [2] $end
$var wire 1 6$ sel1 [1] $end
$var wire 1 7$ sel1 [0] $end
$var reg 32 8$ out [31:0] $end
$upscope $end

$scope module data_mem $end
$var wire 1 & clk $end
$var wire 1 9$ addr [29] $end
$var wire 1 :$ addr [28] $end
$var wire 1 ;$ addr [27] $end
$var wire 1 <$ addr [26] $end
$var wire 1 =$ addr [25] $end
$var wire 1 >$ addr [24] $end
$var wire 1 ?$ addr [23] $end
$var wire 1 @$ addr [22] $end
$var wire 1 A$ addr [21] $end
$var wire 1 B$ addr [20] $end
$var wire 1 C$ addr [19] $end
$var wire 1 D$ addr [18] $end
$var wire 1 E$ addr [17] $end
$var wire 1 F$ addr [16] $end
$var wire 1 G$ addr [15] $end
$var wire 1 H$ addr [14] $end
$var wire 1 I$ addr [13] $end
$var wire 1 J$ addr [12] $end
$var wire 1 K$ addr [11] $end
$var wire 1 L$ addr [10] $end
$var wire 1 M$ addr [9] $end
$var wire 1 N$ addr [8] $end
$var wire 1 O$ addr [7] $end
$var wire 1 P$ addr [6] $end
$var wire 1 Q$ addr [5] $end
$var wire 1 R$ addr [4] $end
$var wire 1 S$ addr [3] $end
$var wire 1 T$ addr [2] $end
$var wire 1 U$ addr [1] $end
$var wire 1 V$ addr [0] $end
$var wire 1 W$ data_in [31] $end
$var wire 1 X$ data_in [30] $end
$var wire 1 Y$ data_in [29] $end
$var wire 1 Z$ data_in [28] $end
$var wire 1 [$ data_in [27] $end
$var wire 1 \$ data_in [26] $end
$var wire 1 ]$ data_in [25] $end
$var wire 1 ^$ data_in [24] $end
$var wire 1 _$ data_in [23] $end
$var wire 1 `$ data_in [22] $end
$var wire 1 a$ data_in [21] $end
$var wire 1 b$ data_in [20] $end
$var wire 1 c$ data_in [19] $end
$var wire 1 d$ data_in [18] $end
$var wire 1 e$ data_in [17] $end
$var wire 1 f$ data_in [16] $end
$var wire 1 g$ data_in [15] $end
$var wire 1 h$ data_in [14] $end
$var wire 1 i$ data_in [13] $end
$var wire 1 j$ data_in [12] $end
$var wire 1 k$ data_in [11] $end
$var wire 1 l$ data_in [10] $end
$var wire 1 m$ data_in [9] $end
$var wire 1 n$ data_in [8] $end
$var wire 1 o$ data_in [7] $end
$var wire 1 p$ data_in [6] $end
$var wire 1 q$ data_in [5] $end
$var wire 1 r$ data_in [4] $end
$var wire 1 s$ data_in [3] $end
$var wire 1 t$ data_in [2] $end
$var wire 1 u$ data_in [1] $end
$var wire 1 v$ data_in [0] $end
$var wire 1 w$ w_en $end
$var wire 1 x$ read_en $end
$var reg 32 y$ data_out [31:0] $end
$upscope $end

$scope module inst_mem $end
$var parameter 32 z$ AddrWidth $end
$var wire 1 {$ address [31] $end
$var wire 1 |$ address [30] $end
$var wire 1 }$ address [29] $end
$var wire 1 ~$ address [28] $end
$var wire 1 !% address [27] $end
$var wire 1 "% address [26] $end
$var wire 1 #% address [25] $end
$var wire 1 $% address [24] $end
$var wire 1 %% address [23] $end
$var wire 1 &% address [22] $end
$var wire 1 '% address [21] $end
$var wire 1 (% address [20] $end
$var wire 1 )% address [19] $end
$var wire 1 *% address [18] $end
$var wire 1 +% address [17] $end
$var wire 1 ,% address [16] $end
$var wire 1 -% address [15] $end
$var wire 1 .% address [14] $end
$var wire 1 /% address [13] $end
$var wire 1 0% address [12] $end
$var wire 1 1% address [11] $end
$var wire 1 2% address [10] $end
$var wire 1 3% address [9] $end
$var wire 1 4% address [8] $end
$var wire 1 5% address [7] $end
$var wire 1 6% address [6] $end
$var wire 1 7% address [5] $end
$var wire 1 8% address [4] $end
$var wire 1 9% address [3] $end
$var wire 1 :% address [2] $end
$var wire 1 ;% address [1] $end
$var wire 1 <% address [0] $end
$var reg 32 =% instruction [31:0] $end
$upscope $end

$scope module alu_1 $end
$var parameter 32 >% Data_Width $end
$var parameter 32 ?% Op_Width $end
$var parameter 4 @% signed_add $end
$var parameter 4 A% signed_sub $end
$var parameter 4 B% bitwise_sll $end
$var parameter 4 C% set_less_than $end
$var parameter 4 D% set_less_than_unsigned $end
$var parameter 4 E% bitwise_xor $end
$var parameter 4 F% bitwise_srl $end
$var parameter 4 G% bitwise_sra $end
$var parameter 4 H% bitwise_or $end
$var parameter 4 I% bitwise_and $end
$var wire 1 J% operand_a_i [31] $end
$var wire 1 K% operand_a_i [30] $end
$var wire 1 L% operand_a_i [29] $end
$var wire 1 M% operand_a_i [28] $end
$var wire 1 N% operand_a_i [27] $end
$var wire 1 O% operand_a_i [26] $end
$var wire 1 P% operand_a_i [25] $end
$var wire 1 Q% operand_a_i [24] $end
$var wire 1 R% operand_a_i [23] $end
$var wire 1 S% operand_a_i [22] $end
$var wire 1 T% operand_a_i [21] $end
$var wire 1 U% operand_a_i [20] $end
$var wire 1 V% operand_a_i [19] $end
$var wire 1 W% operand_a_i [18] $end
$var wire 1 X% operand_a_i [17] $end
$var wire 1 Y% operand_a_i [16] $end
$var wire 1 Z% operand_a_i [15] $end
$var wire 1 [% operand_a_i [14] $end
$var wire 1 \% operand_a_i [13] $end
$var wire 1 ]% operand_a_i [12] $end
$var wire 1 ^% operand_a_i [11] $end
$var wire 1 _% operand_a_i [10] $end
$var wire 1 `% operand_a_i [9] $end
$var wire 1 a% operand_a_i [8] $end
$var wire 1 b% operand_a_i [7] $end
$var wire 1 c% operand_a_i [6] $end
$var wire 1 d% operand_a_i [5] $end
$var wire 1 e% operand_a_i [4] $end
$var wire 1 f% operand_a_i [3] $end
$var wire 1 g% operand_a_i [2] $end
$var wire 1 h% operand_a_i [1] $end
$var wire 1 i% operand_a_i [0] $end
$var wire 1 j% operand_b_i [31] $end
$var wire 1 k% operand_b_i [30] $end
$var wire 1 l% operand_b_i [29] $end
$var wire 1 m% operand_b_i [28] $end
$var wire 1 n% operand_b_i [27] $end
$var wire 1 o% operand_b_i [26] $end
$var wire 1 p% operand_b_i [25] $end
$var wire 1 q% operand_b_i [24] $end
$var wire 1 r% operand_b_i [23] $end
$var wire 1 s% operand_b_i [22] $end
$var wire 1 t% operand_b_i [21] $end
$var wire 1 u% operand_b_i [20] $end
$var wire 1 v% operand_b_i [19] $end
$var wire 1 w% operand_b_i [18] $end
$var wire 1 x% operand_b_i [17] $end
$var wire 1 y% operand_b_i [16] $end
$var wire 1 z% operand_b_i [15] $end
$var wire 1 {% operand_b_i [14] $end
$var wire 1 |% operand_b_i [13] $end
$var wire 1 }% operand_b_i [12] $end
$var wire 1 ~% operand_b_i [11] $end
$var wire 1 !& operand_b_i [10] $end
$var wire 1 "& operand_b_i [9] $end
$var wire 1 #& operand_b_i [8] $end
$var wire 1 $& operand_b_i [7] $end
$var wire 1 %& operand_b_i [6] $end
$var wire 1 && operand_b_i [5] $end
$var wire 1 '& operand_b_i [4] $end
$var wire 1 (& operand_b_i [3] $end
$var wire 1 )& operand_b_i [2] $end
$var wire 1 *& operand_b_i [1] $end
$var wire 1 +& operand_b_i [0] $end
$var wire 1 ,& alu_op [3] $end
$var wire 1 -& alu_op [2] $end
$var wire 1 .& alu_op [1] $end
$var wire 1 /& alu_op [0] $end
$var reg 32 0& result_o [31:0] $end
$upscope $end

$scope module reg_file $end
$var wire 1 & clk $end
$var wire 1 1& write_enable $end
$var wire 1 2& write_address [4] $end
$var wire 1 3& write_address [3] $end
$var wire 1 4& write_address [2] $end
$var wire 1 5& write_address [1] $end
$var wire 1 6& write_address [0] $end
$var wire 1 7& write_data [31] $end
$var wire 1 8& write_data [30] $end
$var wire 1 9& write_data [29] $end
$var wire 1 :& write_data [28] $end
$var wire 1 ;& write_data [27] $end
$var wire 1 <& write_data [26] $end
$var wire 1 =& write_data [25] $end
$var wire 1 >& write_data [24] $end
$var wire 1 ?& write_data [23] $end
$var wire 1 @& write_data [22] $end
$var wire 1 A& write_data [21] $end
$var wire 1 B& write_data [20] $end
$var wire 1 C& write_data [19] $end
$var wire 1 D& write_data [18] $end
$var wire 1 E& write_data [17] $end
$var wire 1 F& write_data [16] $end
$var wire 1 G& write_data [15] $end
$var wire 1 H& write_data [14] $end
$var wire 1 I& write_data [13] $end
$var wire 1 J& write_data [12] $end
$var wire 1 K& write_data [11] $end
$var wire 1 L& write_data [10] $end
$var wire 1 M& write_data [9] $end
$var wire 1 N& write_data [8] $end
$var wire 1 O& write_data [7] $end
$var wire 1 P& write_data [6] $end
$var wire 1 Q& write_data [5] $end
$var wire 1 R& write_data [4] $end
$var wire 1 S& write_data [3] $end
$var wire 1 T& write_data [2] $end
$var wire 1 U& write_data [1] $end
$var wire 1 V& write_data [0] $end
$var wire 1 W& read_address1 [4] $end
$var wire 1 X& read_address1 [3] $end
$var wire 1 Y& read_address1 [2] $end
$var wire 1 Z& read_address1 [1] $end
$var wire 1 [& read_address1 [0] $end
$var wire 1 \& read_address2 [4] $end
$var wire 1 ]& read_address2 [3] $end
$var wire 1 ^& read_address2 [2] $end
$var wire 1 _& read_address2 [1] $end
$var wire 1 `& read_address2 [0] $end
$var reg 32 a& read_data1 [31:0] $end
$var reg 32 b& read_data2 [31:0] $end
$upscope $end

$scope module imm_gen $end
$var wire 1 c& In [31] $end
$var wire 1 d& In [30] $end
$var wire 1 e& In [29] $end
$var wire 1 f& In [28] $end
$var wire 1 g& In [27] $end
$var wire 1 h& In [26] $end
$var wire 1 i& In [25] $end
$var wire 1 j& In [24] $end
$var wire 1 k& In [23] $end
$var wire 1 l& In [22] $end
$var wire 1 m& In [21] $end
$var wire 1 n& In [20] $end
$var wire 1 o& In [19] $end
$var wire 1 p& In [18] $end
$var wire 1 q& In [17] $end
$var wire 1 r& In [16] $end
$var wire 1 s& In [15] $end
$var wire 1 t& In [14] $end
$var wire 1 u& In [13] $end
$var wire 1 v& In [12] $end
$var wire 1 w& In [11] $end
$var wire 1 x& In [10] $end
$var wire 1 y& In [9] $end
$var wire 1 z& In [8] $end
$var wire 1 {& In [7] $end
$var wire 1 |& In [6] $end
$var wire 1 }& In [5] $end
$var wire 1 ~& In [4] $end
$var wire 1 !' In [3] $end
$var wire 1 "' In [2] $end
$var wire 1 #' In [1] $end
$var wire 1 $' In [0] $end
$var reg 32 %' Out [31:0] $end
$upscope $end

$scope module branch $end
$var wire 1 &' br_type [1] $end
$var wire 1 '' br_type [0] $end
$var wire 1 (' funct3 [2] $end
$var wire 1 )' funct3 [1] $end
$var wire 1 *' funct3 [0] $end
$var wire 1 +' rs1_data [31] $end
$var wire 1 ,' rs1_data [30] $end
$var wire 1 -' rs1_data [29] $end
$var wire 1 .' rs1_data [28] $end
$var wire 1 /' rs1_data [27] $end
$var wire 1 0' rs1_data [26] $end
$var wire 1 1' rs1_data [25] $end
$var wire 1 2' rs1_data [24] $end
$var wire 1 3' rs1_data [23] $end
$var wire 1 4' rs1_data [22] $end
$var wire 1 5' rs1_data [21] $end
$var wire 1 6' rs1_data [20] $end
$var wire 1 7' rs1_data [19] $end
$var wire 1 8' rs1_data [18] $end
$var wire 1 9' rs1_data [17] $end
$var wire 1 :' rs1_data [16] $end
$var wire 1 ;' rs1_data [15] $end
$var wire 1 <' rs1_data [14] $end
$var wire 1 =' rs1_data [13] $end
$var wire 1 >' rs1_data [12] $end
$var wire 1 ?' rs1_data [11] $end
$var wire 1 @' rs1_data [10] $end
$var wire 1 A' rs1_data [9] $end
$var wire 1 B' rs1_data [8] $end
$var wire 1 C' rs1_data [7] $end
$var wire 1 D' rs1_data [6] $end
$var wire 1 E' rs1_data [5] $end
$var wire 1 F' rs1_data [4] $end
$var wire 1 G' rs1_data [3] $end
$var wire 1 H' rs1_data [2] $end
$var wire 1 I' rs1_data [1] $end
$var wire 1 J' rs1_data [0] $end
$var wire 1 K' rs2_data [31] $end
$var wire 1 L' rs2_data [30] $end
$var wire 1 M' rs2_data [29] $end
$var wire 1 N' rs2_data [28] $end
$var wire 1 O' rs2_data [27] $end
$var wire 1 P' rs2_data [26] $end
$var wire 1 Q' rs2_data [25] $end
$var wire 1 R' rs2_data [24] $end
$var wire 1 S' rs2_data [23] $end
$var wire 1 T' rs2_data [22] $end
$var wire 1 U' rs2_data [21] $end
$var wire 1 V' rs2_data [20] $end
$var wire 1 W' rs2_data [19] $end
$var wire 1 X' rs2_data [18] $end
$var wire 1 Y' rs2_data [17] $end
$var wire 1 Z' rs2_data [16] $end
$var wire 1 [' rs2_data [15] $end
$var wire 1 \' rs2_data [14] $end
$var wire 1 ]' rs2_data [13] $end
$var wire 1 ^' rs2_data [12] $end
$var wire 1 _' rs2_data [11] $end
$var wire 1 `' rs2_data [10] $end
$var wire 1 a' rs2_data [9] $end
$var wire 1 b' rs2_data [8] $end
$var wire 1 c' rs2_data [7] $end
$var wire 1 d' rs2_data [6] $end
$var wire 1 e' rs2_data [5] $end
$var wire 1 f' rs2_data [4] $end
$var wire 1 g' rs2_data [3] $end
$var wire 1 h' rs2_data [2] $end
$var wire 1 i' rs2_data [1] $end
$var wire 1 j' rs2_data [0] $end
$var reg 1 k' take_branch $end
$upscope $end

$scope module ctrlr $end
$var wire 1 l' opcode [6] $end
$var wire 1 m' opcode [5] $end
$var wire 1 n' opcode [4] $end
$var wire 1 o' opcode [3] $end
$var wire 1 p' opcode [2] $end
$var wire 1 q' opcode [1] $end
$var wire 1 r' opcode [0] $end
$var wire 1 s' funct3 [2] $end
$var wire 1 t' funct3 [1] $end
$var wire 1 u' funct3 [0] $end
$var wire 1 v' funct7 [6] $end
$var wire 1 w' funct7 [5] $end
$var wire 1 x' funct7 [4] $end
$var wire 1 y' funct7 [3] $end
$var wire 1 z' funct7 [2] $end
$var wire 1 {' funct7 [1] $end
$var wire 1 |' funct7 [0] $end
$var reg 4 }' alu_op [3:0] $end
$var reg 1 ~' reg_write $end
$var reg 1 !( PCen $end
$var reg 1 "( read_en $end
$var reg 2 #( wb_sel [1:0] $end
$var reg 1 $( write_en $end
$var reg 2 %( br_type [1:0] $end
$var reg 1 &( sel_A $end
$var reg 1 '( sel_B $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
bx (
bx )
1*
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
12
bx 3
bx 4
b1111 5
06
b0 7
08
x9
x:
bx ;
0<
bx =
1>
bx ?
x@
bx A
b0 B
bx e
bx I!
bx -"
bx 2#
bx T#
bx 8$
bx y$
bx =%
bx 0&
bx a&
bx b&
bx %'
0k'
b1111 }'
1~'
1!(
0"(
b0 #(
0$(
b0 %(
1&(
x'(
b100000 #
b100000 $
b101 %
b100000 C
b100000 3#
b100000 z$
b100000 >%
b100 ?%
b0 @%
b1 A%
b10 B%
b11 C%
b100 D%
b101 E%
b110 F%
b111 G%
b1000 H%
b1001 I%
0&
1'
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
1D
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
1f
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
xJ!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
0/"
0."
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
0U#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
0w$
0x$
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
1/&
1.&
1-&
1,&
11&
x6&
x5&
x4&
x3&
x2&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x[&
xZ&
xY&
xX&
xW&
x`&
x_&
x^&
x]&
x\&
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
0''
0&'
x*'
x)'
x('
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xu'
xt'
xs'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
$end
#5000
1!
1&
0"
0'
b0 e
b0 (
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
b1000000000010110010011 =%
b100 T#
b100 )
b1000000000010110010011 +
16&
15&
04&
13&
02&
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
1r'
1q'
0p'
0o'
1n'
0m'
0l'
0*'
0)'
0('
0`&
1_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
1$'
1#'
0"'
0!'
1~&
0}&
0|&
1{&
1z&
0y&
1x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
1m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0u#
0t#
1s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
01#
00#
1/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
b100 8$
b0 a&
b1 #(
0'(
b0 }'
b0 5
0@
b1 7
b0 /
b100 =
0d
0c
1b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0J!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
1/"
0/&
0.&
0-&
0,&
b0 I!
b0 ?
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
b10 %'
b10 4
0j!
1i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
b10 -"
b10 A
0+&
1*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
b10 0&
b10 3
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
0o"
1n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
07$
16$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
b10 2#
b10 1
0V&
1U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
#10000
0!
0&
#15000
1!
1&
b100 e
b100 (
1Q#
1:%
b1000000000011000010011 =%
b1000 T#
b1000 )
b1000000000011000010011 +
06&
05&
14&
0{&
0z&
1y&
0s#
1r#
1&!
0/#
1.#
b1000 8$
b1000 =
0b
1a
#20000
0!
0&
#25000
1!
1&
b1000 e
b1000 (
0Q#
1P#
0:%
19%
b110001011000011010110011 =%
b1100 T#
b1100 )
b110001011000011010110011 +
16&
1m'
0_&
1^&
1]&
1[&
1Z&
1X&
1}&
1{&
1s&
1r&
1p&
0m&
1l&
1k&
1s#
0&!
1%!
1/#
b1100 8$
1'(
b10 a&
b10 b&
b10 0
b10 /
1@
b1100 =
1b
0v$
1u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
1G!
1I'
0,"
1+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j'
1i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
1J!
b10 I!
b10 ?
1h%
b100 0&
b100 3
1V$
0n"
1m"
06$
15$
b100 2#
b100 1
0U&
1T&
b0 %'
b0 4
0i!
#30000
0!
0&
#35000
1!
1&
b1100 e
b1100 (
1Q#
1:%
b110101101000011010110011 =%
b10000 T#
b10000 )
b110101101000011010110011 +
1`&
0Z&
1Y&
0r&
1q&
1n&
0s#
0r#
1q#
1&!
0/#
0.#
1-#
b10000 8$
b100 a&
b100 b&
b100 0
b100 /
b10000 =
0b
0a
1`
0u$
1t$
0G!
1F!
0I'
1H'
0+"
1*"
0i'
1h'
b100 -"
b100 I!
b100 ?
b100 A
0*&
1)&
0h%
1g%
b1000 0&
b1000 3
0V$
1U$
0m"
1l"
05$
14$
b1000 2#
b1000 1
0T&
1S&
#40000
0!
0&
#45000
1!
1&
b10000 e
b10000 (
0Q#
0P#
1O#
0:%
09%
18%
b110100000010000000100011 =%
b10100 T#
b10100 )
b110100000010000000100011 +
06&
04&
03&
1t'
0n'
1)'
0[&
0Y&
0X&
0~&
0{&
0y&
0x&
1u&
0s&
0q&
0p&
1s#
0&!
0%!
1$!
1/#
b10100 8$
0~'
1$(
b0 #(
0'(
b0 a&
b1000 b&
b1000 0
b0 /
0@
b0 7
18
02
b10100 =
1w$
01&
1b
0t$
1s$
0J!
0/"
0F!
0H'
0*"
1)"
0h'
1g'
b0 I!
bx 2#
b0 -"
b0 A
bx 1
b0 ?
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
0g%
0)&
b0 0&
b0 3
0U$
0l"
04$
#50000
0!
0&
b1000 y$
b1000 ;
0O"
0N"
0M"
1L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
b1000 2#
b1000 1
0V&
0U&
0T&
1S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
#55000
1!
1&
b10100 e
b10100 (
1Q#
1:%
b1010000000000000011101111 =%
b11000 T#
b11000 )
b1010000000000000011101111 +
16&
0t'
1p'
1o'
1l'
0)'
0`&
0]&
1\&
1"'
1!'
1|&
1{&
0u&
0n&
0k&
1j&
0s#
1r#
1&!
0/#
1.#
b11000 8$
bx b&
1~'
0$(
b10 #(
b10 %(
0&(
0>
b10 B
b10 7
08
12
bx 0
b11000 =
0w$
11&
0b
1a
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
0f
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
1."
1&'
b11000 2#
1k'
b10100 I!
b10100 ?
1<
b11000 1
1R&
1g%
1e%
1U#
b0 8$
b10100 0&
b10100 3
b0 =
0a
0`
1V$
1T$
1m"
1k"
15$
13$
b10100 8$
bx y$
bx ;
b10100 =
1b
1`
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
b10100 %'
b10100 4
1h!
1f!
b10100 -"
b10100 A
1)&
1'&
b101000 0&
b101000 3
0V$
1U$
0T$
1S$
0m"
1l"
0k"
1j"
05$
14$
03$
12$
b101000 8$
b101000 =
0b
1a
0`
1_
#60000
0!
0&
#65000
1!
1&
b101000 e
b101000 (
0Q#
1P#
0O#
1N#
0:%
19%
08%
17%
b1000011100110011 =%
b101100 T#
b101100 )
b1000011100110011 +
06&
15&
14&
13&
0p'
0o'
1n'
0l'
0^&
0\&
1[&
0"'
0!'
1~&
0|&
0{&
1z&
1y&
1x&
1s&
0l&
0j&
1s#
0q#
1p#
0&!
1%!
0$!
1#!
1/#
0-#
1,#
b101100 2#
b101000 I!
b1 #(
b0 %(
1&(
1'(
b11000 a&
b0 b&
b0 0
b11000 /
1@
1>
b0 B
b1 7
b101000 ?
b101100 1
1T&
0R&
1Q&
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
1J!
1f
0g%
1f%
0e%
1d%
1/"
0."
0&'
1E!
1D!
1G'
1F'
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0k'
b101000 2#
b111100 0&
b11000 I!
b0 -"
b0 A
b11000 ?
b111100 3
b101000 1
0<
0T&
0U#
1V$
1T$
1m"
1k"
15$
13$
1e%
0d%
0)&
0'&
b11000 0&
b111100 2#
b101100 8$
b101100 =
b111100 1
b11000 3
1T&
1R&
1b
0V$
0S$
0m"
0j"
05$
02$
b11000 2#
b11000 1
0T&
0Q&
b0 %'
b0 4
0h!
0f!
#70000
0!
0&
#75000
1!
1&
b101100 e
b101100 (
1Q#
1:%
b1000000001100111 =%
b110000 T#
b110000 )
b1000000001100111 +
05&
04&
03&
1p'
0n'
1l'
1"'
0~&
1|&
0z&
0y&
0x&
0s#
0r#
1q#
1&!
0/#
0.#
1-#
b110000 8$
b10 #(
b10 %(
0'(
0@
b10 B
b10 7
b110000 =
0b
0a
1`
0J!
0/"
1."
1&'
1k'
b110000 2#
b110000 1
1<
0S&
1Q&
1U#
b11000 8$
b11000 =
1a
0_
#80000
0!
0&
#85000
1!
1&
b11000 e
b11000 (
0Q#
1O#
0N#
0:%
18%
07%
b1100000000010110010011 =%
b11100 T#
b11100 )
b1100000000010110010011 +
16&
15&
13&
0p'
1n'
0m'
0l'
1`&
1_&
0[&
0"'
1~&
0}&
0|&
1{&
1z&
1x&
0s&
1n&
1m&
1s#
1r#
0p#
0&!
1$!
0#!
1/#
1.#
0,#
b11100 2#
b0 a&
bx b&
b1 #(
b0 %(
b0 B
b1 7
bx 0
b0 /
b11100 1
1T&
1S&
0Q&
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
0E!
0D!
0G'
0F'
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
1/"
0."
0&'
b11000 2#
0k'
b0 I!
b0 ?
0<
b11000 1
0T&
0f%
0e%
0U#
b11100 8$
b0 0&
b0 3
b11100 =
1b
0U$
0T$
0l"
0k"
04$
03$
b0 2#
b1000 y$
b1000 ;
b0 1
0S&
0R&
0O"
0N"
0M"
1L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
b11 %'
b11 4
1j!
1i!
b11 -"
b11 A
1+&
1*&
b11 0&
b11 3
1o"
1n"
17$
16$
b11 2#
b11 1
1V&
1U&
#90000
0!
0&
#95000
1!
1&
b11100 e
b11100 (
1Q#
1:%
b1100000000011000010011 =%
b100000 T#
b100000 )
b1100000000011000010011 +
06&
05&
14&
0{&
0z&
1y&
0s#
0r#
0q#
1p#
1&!
0/#
0.#
0-#
1,#
b100000 8$
b100000 =
0b
0a
0`
1_
#100000
0!
0&
#105000
1!
1&
b100000 e
b100000 (
0Q#
0P#
0O#
1N#
0:%
09%
08%
17%
b10000000000010110010011 =%
b100100 T#
b100100 )
b10000000000010110010011 +
16&
15&
04&
0`&
0_&
1^&
1{&
1z&
0y&
0n&
0m&
1l&
1s#
0&!
0%!
0$!
1#!
1/#
b100100 8$
b100100 =
1b
b100 %'
b100 4
0j!
0i!
1h!
b100 -"
b100 A
0+&
0*&
1)&
b100 0&
b100 3
1V$
0o"
0n"
1m"
07$
06$
15$
b100 2#
bx y$
bx ;
b100 1
0V&
0U&
1T&
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
#110000
0!
0&
#115000
1!
1&
b100100 e
b100100 (
1Q#
1:%
b10000000000011000010011 =%
b101000 T#
b101000 )
b10000000000011000010011 +
06&
05&
14&
0{&
0z&
1y&
0s#
1r#
1&!
0/#
1.#
b101000 8$
b101000 =
0b
1a
#120000
0!
0&
#125000
1!
1&
b101000 e
b101000 (
0Q#
1P#
0:%
19%
b1000011100110011 =%
b101100 T#
b101100 )
b1000011100110011 +
15&
1m'
0^&
1[&
1}&
1z&
1s&
0l&
1s#
0&!
1%!
1/#
b101100 8$
1'(
b11000 a&
b0 b&
b0 0
b11000 /
1@
b101100 =
1b
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
1E!
1D!
1G'
1F'
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
1J!
b0 -"
b11000 I!
b11000 ?
b0 A
0)&
1f%
1e%
b11000 0&
b11000 3
0V$
1U$
1T$
0m"
1l"
1k"
05$
14$
13$
b11000 2#
b11000 1
0T&
1S&
1R&
b0 %'
b0 4
0h!
#130000
0!
0&
#135000
1!
1&
b101100 e
b101100 (
1Q#
1:%
b1000000001100111 =%
b110000 T#
b110000 )
b1000000001100111 +
05&
04&
03&
1p'
0n'
1l'
1"'
0~&
1|&
0z&
0y&
0x&
0s#
0r#
1q#
1&!
0/#
0.#
1-#
b110000 8$
b10 #(
b10 %(
0'(
0@
b10 B
b10 7
b110000 =
0b
0a
1`
0J!
0/"
1."
1&'
1k'
b110000 2#
b110000 1
1<
0S&
1Q&
1U#
b11000 8$
b11000 =
1a
0_
#140000
0!
0&
#145000
1!
1&
b11000 e
b11000 (
0Q#
1O#
0N#
0:%
18%
07%
b1100000000010110010011 =%
b11100 T#
b11100 )
b1100000000010110010011 +
16&
15&
13&
0p'
1n'
0m'
0l'
1`&
1_&
0[&
0"'
1~&
0}&
0|&
1{&
1z&
1x&
0s&
1n&
1m&
1s#
1r#
0p#
0&!
1$!
0#!
1/#
1.#
0,#
b11100 2#
b0 a&
bx b&
b1 #(
b0 %(
b0 B
b1 7
bx 0
b0 /
b11100 1
1T&
1S&
0Q&
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
0E!
0D!
0G'
0F'
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
1/"
0."
0&'
b11000 2#
0k'
b0 I!
b0 ?
0<
b11000 1
0T&
0f%
0e%
0U#
b11100 8$
b0 0&
b0 3
b11100 =
1b
0U$
0T$
0l"
0k"
04$
03$
b0 2#
b1000 y$
b1000 ;
b0 1
0S&
0R&
0O"
0N"
0M"
1L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
b11 %'
b11 4
1j!
1i!
b11 -"
b11 A
1+&
1*&
b11 0&
b11 3
1o"
1n"
17$
16$
b11 2#
b11 1
1V&
1U&
#150000
0!
0&
#155000
1!
1&
b11100 e
b11100 (
1Q#
1:%
b1100000000011000010011 =%
b100000 T#
b100000 )
b1100000000011000010011 +
06&
05&
14&
0{&
0z&
1y&
0s#
0r#
0q#
1p#
1&!
0/#
0.#
0-#
1,#
b100000 8$
b100000 =
0b
0a
0`
1_
#160000
0!
0&
#165000
1!
1&
b100000 e
b100000 (
0Q#
0P#
0O#
1N#
0:%
09%
08%
17%
b10000000000010110010011 =%
b100100 T#
b100100 )
b10000000000010110010011 +
16&
15&
04&
0`&
0_&
1^&
1{&
1z&
0y&
0n&
0m&
1l&
1s#
0&!
0%!
0$!
1#!
1/#
b100100 8$
b100100 =
1b
b100 %'
b100 4
0j!
0i!
1h!
b100 -"
b100 A
0+&
0*&
1)&
b100 0&
b100 3
1V$
0o"
0n"
1m"
07$
06$
15$
b100 2#
bx y$
bx ;
b100 1
0V&
0U&
1T&
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
#170000
0!
0&
#175000
1!
1&
b100100 e
b100100 (
1Q#
1:%
b10000000000011000010011 =%
b101000 T#
b101000 )
b10000000000011000010011 +
06&
05&
14&
0{&
0z&
1y&
0s#
1r#
1&!
0/#
1.#
b101000 8$
b101000 =
0b
1a
#180000
0!
0&
#185000
1!
1&
b101000 e
b101000 (
0Q#
1P#
0:%
19%
b1000011100110011 =%
b101100 T#
b101100 )
b1000011100110011 +
15&
1m'
0^&
1[&
1}&
1z&
1s&
0l&
1s#
0&!
1%!
1/#
b101100 8$
1'(
b11000 a&
b0 b&
b0 0
b11000 /
1@
b101100 =
1b
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
1E!
1D!
1G'
1F'
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
1J!
b0 -"
b11000 I!
b11000 ?
b0 A
0)&
1f%
1e%
b11000 0&
b11000 3
0V$
1U$
1T$
0m"
1l"
1k"
05$
14$
13$
b11000 2#
b11000 1
0T&
1S&
1R&
b0 %'
b0 4
0h!
#190000
0!
0&
#195000
1!
1&
b101100 e
b101100 (
1Q#
1:%
b1000000001100111 =%
b110000 T#
b110000 )
b1000000001100111 +
05&
04&
03&
1p'
0n'
1l'
1"'
0~&
1|&
0z&
0y&
0x&
0s#
0r#
1q#
1&!
0/#
0.#
1-#
b110000 8$
b10 #(
b10 %(
0'(
0@
b10 B
b10 7
b110000 =
0b
0a
1`
0J!
0/"
1."
1&'
1k'
b110000 2#
b110000 1
1<
0S&
1Q&
1U#
b11000 8$
b11000 =
1a
0_
#200000
0!
0&
