
---------- Begin Simulation Statistics ----------
final_tick                               177568613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188380                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747912                       # Number of bytes of host memory used
host_op_rate                                   188917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   530.84                       # Real time elapsed on the host
host_tick_rate                              334503165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.177569                       # Number of seconds simulated
sim_ticks                                177568613000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.605535                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2671029                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2681607                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4206731                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             686                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5228588                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117811                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.775686                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 146333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 146333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 144333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 144333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       439000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       439000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44941126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44941126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43286.828672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43286.828672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40840.447079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40840.447079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44411430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44411430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22928860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22928860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       529696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21474438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21474438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525813                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100520.869658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100520.869658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    804367999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    804367999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950469                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950469                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76337.800821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76337.800821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79537.343457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79537.343457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11868765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11868765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  36367710000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36367710000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       476405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       476405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29100646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29100646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       365874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       365874                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.270270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         3424                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57286296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57286296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58936.995391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58936.995391                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56718.426982                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56718.426982                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56280195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56280195                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  59296570000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59296570000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017563                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      1006101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1006101                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       114414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50575084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50575084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       891687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       891687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57294715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57294715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58471.940227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58471.940227                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57108.013990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57108.013990                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56280612                       # number of overall hits
system.cpu.dcache.overall_hits::total        56280612                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  59296570000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59296570000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017700                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017700                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      1014103                       # number of overall misses
system.cpu.dcache.overall_misses::total       1014103                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       114414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  51379451999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51379451999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       899689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       899689                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 897644                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             63.555502                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115489274                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2025.573835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            899692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115489274                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2025.573835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57180377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       750569                       # number of writebacks
system.cpu.dcache.writebacks::total            750569                       # number of writebacks
system.cpu.discardedOps                        417970                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36919474                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48089770                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12496674                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     15209508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15209508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98246.208742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98246.208742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96246.208742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96246.208742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     15208387                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15208387                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1121                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     15209508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15209508                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98246.208742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98246.208742                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96246.208742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96246.208742                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     15208387                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15208387                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    110134000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110134000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1121                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     15209508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15209508                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98246.208742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98246.208742                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96246.208742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96246.208742                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     15208387                       # number of overall hits
system.cpu.icache.overall_hits::total        15208387                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    110134000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110134000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1121                       # number of overall misses
system.cpu.icache.overall_misses::total          1121                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107892000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107892000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1121                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    354                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          767                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          13567.803747                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         30420137                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.323608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1121                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          30420137                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           623.323608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15209508                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          354                       # number of writebacks
system.cpu.icache.writebacks::total               354                       # number of writebacks
system.cpu.idleCycles                        41706627                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563163                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        177568613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    177568613000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       135861986                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst         1121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98013.320647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98013.320647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78046.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78046.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    103012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81949000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81949000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.936664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.936664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1050                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        365873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            365873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104371.860534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104371.860534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84371.860534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84371.860534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            122201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122201                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  25432500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25432500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.666002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          243672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              243672                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20559060000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20559060000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.666002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.666002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       243672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         243672                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       533818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98530.485707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98530.485707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78530.891905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78530.891905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        411728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            411728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  12029587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12029587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       122090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          122090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9587601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9587601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       122087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       122087                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              349                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       750569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       750569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       750569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           750569                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           899691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               900812                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98013.320647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102422.031266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102409.399340                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78046.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82422.198770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82409.673699                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               533929                       # number of demand (read+write) hits
system.l2.demand_hits::total                   533999                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    103012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37462087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37565099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.937556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.406542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407203                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             365762                       # number of demand (read+write) misses
system.l2.demand_misses::total                 366813                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     81949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30146661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30228610000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.936664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.406538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.407198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        365759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            366809                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          899691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              900812                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 98013.320647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102422.031266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102409.399340                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78046.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82422.198770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82409.673699                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              533929                       # number of overall hits
system.l2.overall_hits::total                  533999                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    103012000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37462087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37565099000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.937556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.406542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407203                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1051                       # number of overall misses
system.l2.overall_misses::.cpu.data            365762                       # number of overall misses
system.l2.overall_misses::total                366813                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     81949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30146661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30228610000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.936664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.406538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.407198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       365759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           366809                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         301428                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6488                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58530                       # Occupied blocks per task id
system.l2.tags.avg_refs                      4.900952                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 14754821                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      51.006390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       153.166207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63638.042907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    366965                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  14754821                       # Number of tag accesses
system.l2.tags.tagsinuse                 63842.215504                       # Cycle average of tags in use
system.l2.tags.total_refs                     1798478                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              196898                       # number of writebacks
system.l2.writebacks::total                    196898                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     315001.53                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                31020.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    163473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    365720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     12270.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       132.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        58.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       189223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           189223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            189223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65914171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66103394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35483388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           189223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65914171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101586782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35483388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35483388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       200053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.621610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.782780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.644387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       142000     70.98%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27496     13.74%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4062      2.03%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2050      1.02%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9078      4.54%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3251      1.63%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          673      0.34%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          936      0.47%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10507      5.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200053                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               23473280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11737888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10460480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              6300736                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11704288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11737888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6300736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6300736                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       365759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26746.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31029.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        33600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11703040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 189222.630240401777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65907143.172875948250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28084253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11349141754                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       196898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  21208847.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5230240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 29454755.047278542072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4175979728498                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 33425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              966323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             154075                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          365759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              366809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       196898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             196898                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    62.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             23091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10258                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005296404500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.159713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.996131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.707715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9423     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           41      0.43%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.19%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.07%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          119      1.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  312160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    366809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                366809                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      366809                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 66.73                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   244752                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1833850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  177568569000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             11377226007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4500288507                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.006035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.972389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4960     51.61%     51.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              163      1.70%     53.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3994     41.56%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              461      4.80%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.31%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   196898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               196898                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     196898                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                52.25                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   85408                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          44223805680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                713500200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            518.156917                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  79990334000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5929300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   91648979000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          30945248160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                379226760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1303885380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14016865200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            92008405080                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              425873700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          43454692140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                714892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            517.554916                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  81679300751                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5929300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   89960012249                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          31592922720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                379974375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1314852420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14016865200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            91901508555                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              427309200                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1034267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1034267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18038624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18038624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1061409844                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1244698993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            366809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  366809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              366809                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       300652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        667458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             123137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       196898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103751                       # Transaction distribution
system.membus.trans_dist::ReadExReq            243672                       # Transaction distribution
system.membus.trans_dist::ReadExResp           243672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        123137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2697028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2699624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     52808320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               52855520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 177568613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2549734000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2242999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1799385997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   6300736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1202241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000922                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030358                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1201132     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1109      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1202241                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       897999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1798811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            779                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          301428                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            534939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       947467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          251605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           365873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          365873                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533818                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
