<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;rc_receiver.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;main.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 1785 ; free virtual = 11747" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 1780 ; free virtual = 11746" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 487.938 ; gain = 141.371 ; free physical = 1757 ; free virtual = 11731" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[SYNCHK 200-23]" severity="WARNING" keynum="579" content="rc_receiver.cpp:63: variable-indexed range selection may cause suboptimal QoR." tag=""/>
	<Message prefix="[SYNCHK 200-10]" severity="INFO" keynum="597" content="0 error(s), 1 warning(s)." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 488.484 ; gain = 141.918 ; free physical = 1747 ; free virtual = 11723" tag=""/>
	<Message prefix="[XFORM 203-502]" severity="INFO" keynum="817" content="Unrolling all loops for pipelining in function &apos;rc_receiver&apos; (rc_receiver.cpp:38)." tag=""/>
	<Message prefix="[XFORM 203-501]" severity="INFO" keynum="891" content="Unrolling loop &apos;Loop-1&apos; (rc_receiver.cpp:61) in function &apos;rc_receiver&apos; completely." tag=""/>
	<Message prefix="[XFORM 203-11]" severity="INFO" keynum="754" content="Balancing expressions in function &apos;rc_receiver&apos; (rc_receiver.cpp:38)...16 expression(s) balanced." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 488.484 ; gain = 141.918 ; free physical = 1715 ; free virtual = 11694" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 488.484 ; gain = 141.918 ; free physical = 1709 ; free virtual = 11692" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;rc_receiver&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;rc_receiver&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="112" content="Pipelining function &apos;rc_receiver&apos;." tag=""/>
	<Message prefix="[SCHED 204-63]" severity="WARNING" keynum="117" content="Unable to schedule bus write on port &apos;norm_out&apos; (rc_receiver.cpp:78) within the last cycle (II = 1).
Please consider increasing the initiation interval of the pipeline." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 9." tag=""/>
	<Message prefix="[SCHED 204-21]" severity="WARNING" keynum="137" content="Estimated clock period (52.668ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." tag=""/>
	<Message prefix="[SCHED 204-21]" severity="WARNING" keynum="135" content="The critical path consists of the following:
	&apos;load&apos; operation (&apos;acc_load&apos;, rc_receiver.cpp:67) on static variable &apos;acc&apos; (0 ns)
	&apos;add&apos; operation (&apos;tmp_5&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_loc&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;select&apos; operation (&apos;p_acc_loc&apos;, rc_receiver.cpp:67) (1.37 ns)
	&apos;add&apos; operation (&apos;tmp_5_1&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_new_1&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9_1&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond_1&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;select&apos; operation (&apos;p_acc_new_1&apos;, rc_receiver.cpp:67) (1.37 ns)
	&apos;add&apos; operation (&apos;tmp_5_2&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_new_3&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9_2&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond_2&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;select&apos; operation (&apos;p_acc_new_3&apos;, rc_receiver.cpp:67) (1.37 ns)
	&apos;add&apos; operation (&apos;tmp_5_3&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_new_5&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9_3&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond_3&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;select&apos; operation (&apos;p_acc_new_5&apos;, rc_receiver.cpp:67) (1.37 ns)
	&apos;add&apos; operation (&apos;tmp_5_4&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_new_7&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9_4&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond_4&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;select&apos; operation (&apos;p_acc_new_7&apos;, rc_receiver.cpp:67) (1.37 ns)
	&apos;add&apos; operation (&apos;tmp_5_5&apos;, rc_receiver.cpp:64) (2.55 ns)
	&apos;select&apos; operation (&apos;acc_new_9&apos;, rc_receiver.cpp:63) (1.37 ns)
	&apos;icmp&apos; operation (&apos;tmp_9_5&apos;, rc_receiver.cpp:67) (2.47 ns)
	&apos;and&apos; operation (&apos;or_cond_5&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;or&apos; operation (&apos;tmp10&apos;, rc_receiver.cpp:67) (0 ns)
	&apos;or&apos; operation (&apos;tmp9&apos;, rc_receiver.cpp:67) (0 ns)
	&apos;or&apos; operation (&apos;tmp6&apos;, rc_receiver.cpp:67) (0.931 ns)
	&apos;or&apos; operation (&apos;p_acc_flag_9&apos;, rc_receiver.cpp:67) (0.931 ns)" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 32.04 seconds; current allocated memory: 93.076 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.12 seconds; current allocated memory: 93.586 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;rc_receiver&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;rc_receiver/norm_out&apos; to &apos;m_axi&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;rc_receiver/channels_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;rc_receiver&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;last_on_V&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;acc&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;return&apos; to AXI-Lite port in." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;rc_receiver&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.17 seconds; current allocated memory: 94.856 MB." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 488.484 ; gain = 141.918 ; free physical = 1704 ; free virtual = 11686" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for rc_receiver." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for rc_receiver." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for rc_receiver." tag=""/>
</Messages>
