5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm5.vcd -o fsm5.cdd -y lib -v fsm5.v -F main=state,next_state[1:0] -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm5.v 1 60 1
2 1 17 110015 2e 1 c 0 0 clock
2 2 17 9000f 0 2a 1000 0 0 1 34 2
2 3 17 90015 46 27 100a 1 2 1 34 2
2 4 17 3d0046 5 1 c 0 0 next_state
2 5 17 2f0038 1 32 4 0 0 STATE_IDLE
2 6 17 2a002d 1 0 1004 0 0 1 36 0
2 7 17 2a0038 1 31 1044 5 6 3 34 72a
2 8 17 290039 1 26 1004 7 0 3 34 72a
2 9 17 210039 7 1a 10cc 4 8 3 34 772a
2 10 17 210025 2 1 c 0 0 reset
2 11 17 210046 7 19 11cc 9 10 2 34 330a
2 12 17 18001c 0 1 400 0 0 state
2 13 17 180046 17 38 e 11 12
2 14 19 230026 3 1 c 0 0 tail
2 15 19 230026 0 2a 1000 0 0 1 34 2
2 16 19 230026 3 29 1008 14 15 1 34 2
2 17 19 1a001e 3 1 c 0 0 valid
2 18 19 1a001e 0 2a 1000 0 0 1 34 2
2 19 19 1a001e 3 29 1008 17 18 1 34 2
2 20 19 120015 3 1 c 0 0 head
2 21 19 120015 0 2a 1000 0 0 1 34 2
2 22 19 120015 3 29 1008 20 21 1 34 2
2 23 19 9000d 5 1 c 0 0 state
2 24 19 9000d 0 2a 1000 0 0 2 34 a
2 25 19 9000d 5 29 1008 23 24 1 34 2
2 26 19 90015 6 2b 1008 22 25 1 34 2
2 27 19 9001e 6 2b 1008 19 26 1 34 2
2 28 19 90026 d 2b 100a 16 27 1 34 2
2 29 20 20006 6 3d 5002 0 0 1 34 2 $u0
2 30 29 1b001b 6 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 31 29 10001c 6 23 c 0 30 next_state
2 32 29 7000c 0 1 400 0 0 msg_ip
2 33 29 7001c 6 35 e 31 32
2 34 55 8000c 1 3d 5002 0 0 1 34 2 $u2
2 35 0 0 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 36 0 0 6 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 37 0 0 6 24 10e 35 36 next_state
2 38 0 0 5 1 e 0 0 state
1 STATE_IDLE 0 80000 1 0 1 0 2 33 0
1 STATE_HEAD 0 80000 1 0 1 0 2 33 1
1 STATE_DATA 0 80000 1 0 1 0 2 33 4
1 STATE_TAIL 0 80000 1 0 1 0 2 33 5
1 clock 8 83000f 1 0 0 0 1 33 1102
1 reset 9 3000f 1 0 0 0 1 33 1002
1 state 10 3000f 1 0 1 0 2 33 330a
1 next_state 11 83000f 1 0 2 0 3 33 772a
1 msg_ip 12 3000f 1 0 0 0 1 33 1102
1 head 13 3000f 1 0 0 0 1 33 1102
1 tail 14 3000f 1 0 0 0 1 33 1102
1 valid 15 3000f 1 0 0 0 1 33 1102
4 38 f 38 38
4 37 f 37 37
4 13 6 3 3
4 3 1 13 0
4 29 6 28 0
4 28 1 29 0
4 33 f 33 33
4 34 1 0 0
6 38 37 1 02,04,04,,01,81,81030106
3 1 main.$u0 "main.$u0" fsm5.v 0 27 1
2 39 22 5000e 1 32 4 0 0 STATE_IDLE
2 40 21 9000d d 1 e 0 0 state
2 41 22 0 6 2d 114e 39 40 1 34 1102
2 42 23 5000e 1 32 8 0 0 STATE_HEAD
2 43 23 0 3 2d 120e 42 40 1 34 1102
2 44 24 5000e 1 32 8 0 0 STATE_DATA
2 45 24 0 2 2d 1206 44 40 1 34 102
2 46 25 5000e 1 32 8 0 0 STATE_TAIL
2 47 25 0 2 2d 120e 46 40 1 34 1102
2 48 25 4a0053 1 32 4 0 0 STATE_IDLE
2 49 25 450048 1 0 1004 0 0 1 36 0
2 50 25 450053 1 31 1044 48 49 3 34 72a
2 51 25 440054 1 26 1004 50 0 3 34 72a
2 52 25 36003f 1 32 8 0 0 STATE_HEAD
2 53 25 310034 1 0 1008 0 0 1 36 1
2 54 25 31003f 1 31 1208 52 53 3 34 522a
2 55 25 300040 1 26 1008 54 0 3 34 522a
2 56 25 1f0040 1 1a 1104 51 55 3 34 72a
2 57 25 28002b 1 1 4 0 0 head
2 58 25 200024 1 1 4 0 0 valid
2 59 25 20002b 1 8 1044 57 58 1 34 1102
2 60 25 1f0054 1 19 1044 56 59 3 34 72a
2 61 25 12001b 0 1 400 0 0 next_state
2 62 25 120054 1 37 6 60 61
2 63 24 4a0053 0 32 10 0 0 STATE_DATA
2 64 24 450048 0 0 1010 0 0 1 36 1
2 65 24 450053 0 31 1030 63 64 3 34 2a
2 66 24 440054 0 26 1020 65 0 3 34 2a
2 67 24 36003f 0 32 10 0 0 STATE_TAIL
2 68 24 310034 0 0 1010 0 0 1 36 1
2 69 24 31003f 0 31 1030 67 68 3 34 2a
2 70 24 300040 0 26 1020 69 0 3 34 2a
2 71 24 1f0040 0 1a 1030 66 70 3 34 2a
2 72 24 28002b 0 1 10 0 0 tail
2 73 24 200024 0 1 10 0 0 valid
2 74 24 20002b 0 8 1030 72 73 1 34 2
2 75 24 1f0054 0 19 1030 71 74 3 34 2a
2 76 24 12001b 0 1 400 0 0 next_state
2 77 24 120054 0 37 22 75 76
2 78 23 4a0053 1 32 8 0 0 STATE_DATA
2 79 23 450048 1 0 1008 0 0 1 36 1
2 80 23 450053 1 31 1208 78 79 3 34 612a
2 81 23 440054 1 26 1008 80 0 3 34 612a
2 82 23 36003f 1 32 8 0 0 STATE_TAIL
2 83 23 310034 1 0 1008 0 0 1 36 1
2 84 23 31003f 1 31 1208 82 83 3 34 702a
2 85 23 300040 1 26 1008 84 0 3 34 702a
2 86 23 1f0040 1 1a 1208 81 85 3 34 702a
2 87 23 28002b 1 1 18 0 0 tail
2 88 23 200024 1 1 18 0 0 valid
2 89 23 20002b 1 8 1238 87 88 1 34 10002
2 90 23 1f0054 1 19 1238 86 89 3 34 702a
2 91 23 12001b 0 1 400 0 0 next_state
2 92 23 120054 1 37 2a 90 91
2 93 22 4a0053 1 32 4 0 0 STATE_IDLE
2 94 22 450048 1 0 1004 0 0 1 36 0
2 95 22 450053 1 31 1044 93 94 3 34 72a
2 96 22 440054 1 26 1004 95 0 3 34 72a
2 97 22 36003f 1 32 8 0 0 STATE_HEAD
2 98 22 310034 1 0 1008 0 0 1 36 1
2 99 22 31003f 1 31 1208 97 98 3 34 522a
2 100 22 300040 1 26 1008 99 0 3 34 522a
2 101 22 1f0040 3 1a 110c 96 100 3 34 572a
2 102 22 28002b 3 1 c 0 0 head
2 103 22 200024 3 1 c 0 0 valid
2 104 22 20002b 3 8 124c 102 103 1 34 11102
2 105 22 1f0054 3 19 124c 101 104 3 34 572a
2 106 22 12001b 0 1 400 0 0 next_state
2 107 22 120054 3 37 e 105 106
4 62 0 0 0
4 47 0 62 0
4 77 0 0 0
4 45 0 77 47
4 92 0 0 0
4 43 0 92 45
4 107 0 0 0
4 41 11 107 43
3 1 main.$u1 "main.$u1" fsm5.v 0 53 1
3 1 main.$u2 "main.$u2" fsm5.v 0 58 1
2 108 56 9000c 1 0 1004 0 0 1 36 0
2 109 56 10005 0 1 400 0 0 clock
2 110 56 1000c 1 37 6 108 109
2 111 57 b000b 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 112 57 9000c 5b 2c 900a 111 0 32 34 aa aa aa aa aa aa aa aa
2 113 57 17001b 2d 1 1c 0 0 clock
2 114 57 160016 2d 1b 102c 113 0 1 34 1102
2 115 57 e0012 0 1 400 0 0 clock
2 116 57 e001b 2d 37 2e 114 115
4 116 6 112 112
4 112 0 116 0
4 110 11 112 112
