

================================================================
== Vitis HLS Report for 'store_rows_Pipeline_STORE_ROW_STORE_W'
================================================================
* Date:           Fri Oct  3 21:51:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_ROW_STORE_W  |     1537|     1537|         3|          1|          1|  1536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     529|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     529|      91|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln748_fu_98_p2                |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln748_fu_92_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          26|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |gmem2_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_56                  |   9|          2|   11|         22|
    |s_out3_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   26|         52|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln748_reg_126                |    1|   0|    1|          0|
    |indvar_flatten_fu_56              |   11|   0|   11|          0|
    |s_out3_read_reg_135               |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  529|   0|  529|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|s_out3_dout            |   in|  512|     ap_fifo|                                 s_out3|       pointer|
|s_out3_num_data_valid  |   in|    7|     ap_fifo|                                 s_out3|       pointer|
|s_out3_fifo_cap        |   in|    7|     ap_fifo|                                 s_out3|       pointer|
|s_out3_empty_n         |   in|    1|     ap_fifo|                                 s_out3|       pointer|
|s_out3_read            |  out|    1|     ap_fifo|                                 s_out3|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|    9|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|sext_ln748             |   in|   58|     ap_none|                             sext_ln748|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln748_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln748"   --->   Operation 7 'read' 'sext_ln748_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln748_cast = sext i58 %sext_ln748_read"   --->   Operation 8 'sext' 'sext_ln748_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_12, void @empty_30, void @empty_13, i32 16, i32 16, i32 16, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_out3, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [activation_accelerator.cpp:748]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.94ns)   --->   "%icmp_ln748 = icmp_eq  i11 %indvar_flatten_load, i11 1536" [activation_accelerator.cpp:748]   --->   Operation 14 'icmp' 'icmp_ln748' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln748 = add i11 %indvar_flatten_load, i11 1" [activation_accelerator.cpp:748]   --->   Operation 15 'add' 'add_ln748' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %icmp_ln748, void %for.inc5, void %for.end7.exitStub" [activation_accelerator.cpp:748]   --->   Operation 16 'br' 'br_ln748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln752 = store i11 %add_ln748, i11 %indvar_flatten" [activation_accelerator.cpp:752]   --->   Operation 17 'store' 'store_ln752' <Predicate = (!icmp_ln748)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln748_cast" [activation_accelerator.cpp:748]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%s_out3_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_out3" [activation_accelerator.cpp:754]   --->   Operation 19 'read' 's_out3_read' <Predicate = (!icmp_ln748)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln748)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_ROW_STORE_W_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln753 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:753]   --->   Operation 22 'specpipeline' 'specpipeline_ln753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [activation_accelerator.cpp:752]   --->   Operation 23 'specloopname' 'specloopname_ln752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln754 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem2_addr, i512 %s_out3_read, i64 18446744073709551615" [activation_accelerator.cpp:754]   --->   Operation 24 'write' 'write_ln754' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln752 = br void %for.inc" [activation_accelerator.cpp:752]   --->   Operation 25 'br' 'br_ln752' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln748]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0100]
sext_ln748_read       (read             ) [ 0000]
sext_ln748_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln748            (icmp             ) [ 0110]
add_ln748             (add              ) [ 0000]
br_ln748              (br               ) [ 0000]
store_ln752           (store            ) [ 0000]
gmem2_addr            (getelementptr    ) [ 0101]
s_out3_read           (read             ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln753    (specpipeline     ) [ 0000]
specloopname_ln752    (specloopname     ) [ 0000]
write_ln754           (write            ) [ 0000]
br_ln752              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln748">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln748"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_out3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STORE_ROW_STORE_W_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln748_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="58" slack="0"/>
<pin id="62" dir="0" index="1" bw="58" slack="0"/>
<pin id="63" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln748_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_out3_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="512" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="0"/>
<pin id="69" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_out3_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln754_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="1"/>
<pin id="75" dir="0" index="2" bw="512" slack="1"/>
<pin id="76" dir="0" index="3" bw="1" slack="0"/>
<pin id="77" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln754/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln748_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="58" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln748_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_load_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln748_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln748/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln748_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln748/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln752_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln752/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem2_addr_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="indvar_flatten_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="121" class="1005" name="sext_ln748_cast_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln748_cast "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln748_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln748 "/>
</bind>
</comp>

<comp id="130" class="1005" name="gmem2_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="512" slack="1"/>
<pin id="132" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="s_out3_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="512" slack="1"/>
<pin id="137" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="s_out3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="83"><net_src comp="60" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="56" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="120"><net_src comp="114" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="124"><net_src comp="80" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="129"><net_src comp="92" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="109" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="138"><net_src comp="66" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: s_out3 | {}
 - Input state : 
	Port: store_rows_Pipeline_STORE_ROW_STORE_W : gmem2 | {}
	Port: store_rows_Pipeline_STORE_ROW_STORE_W : sext_ln748 | {1 }
	Port: store_rows_Pipeline_STORE_ROW_STORE_W : s_out3 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln748 : 2
		add_ln748 : 2
		br_ln748 : 3
		store_ln752 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln748_fu_98      |    0    |    18   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln748_fu_92      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln748_read_read_fu_60 |    0    |    0    |
|          |   s_out3_read_read_fu_66   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln754_write_fu_72  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln748_cast_fu_80   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    29   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem2_addr_reg_130  |   512  |
|   icmp_ln748_reg_126  |    1   |
| indvar_flatten_reg_114|   11   |
|  s_out3_read_reg_135  |   512  |
|sext_ln748_cast_reg_121|   64   |
+-----------------------+--------+
|         Total         |  1100  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1100  |    -   |
+-----------+--------+--------+
|   Total   |  1100  |   29   |
+-----------+--------+--------+
