

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_LABEL_CP'
================================================================
* Date:           Tue Dec 17 15:07:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2252|     2252|  22.520 us|  22.520 us|  2252|  2252|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LABEL_CP  |     2250|     2250|         3|          2|          1|  1125|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LABEL_CP_INNER"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [sgd.cpp:263]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%icmp_ln263 = icmp_eq  i11 %i_2, i11 1125" [sgd.cpp:263]   --->   Operation 12 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1125, i64 1125, i64 1125"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%add_ln263 = add i11 %i_2, i11 1" [sgd.cpp:263]   --->   Operation 14 'add' 'add_ln263' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %LABEL_CP_INNER.split, void %TRAINING_INST.loopexit.exitStub" [sgd.cpp:263]   --->   Operation 15 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast27 = zext i11 %i_2" [sgd.cpp:263]   --->   Operation 16 'zext' 'i_cast27' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%label_r_addr = getelementptr i32 %label_r, i64 0, i64 %i_cast27" [sgd.cpp:266]   --->   Operation 17 'getelementptr' 'label_r_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.20ns)   --->   "%tmp_label_V = load i11 %label_r_addr" [sgd.cpp:266]   --->   Operation 18 'load' 'tmp_label_V' <Predicate = (!icmp_ln263)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1125> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln263 = store i11 %add_ln263, i11 %i" [sgd.cpp:263]   --->   Operation 19 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %i_2, i2 0" [sgd.cpp:266]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i13 %shl_ln" [sgd.cpp:266]   --->   Operation 21 'zext' 'zext_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.20ns)   --->   "%tmp_label_V = load i11 %label_r_addr" [sgd.cpp:266]   --->   Operation 22 'load' 'tmp_label_V' <Predicate = (!icmp_ln263)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1125> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i32 %tmp_label_V"   --->   Operation 23 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%label_local_V_addr = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln266"   --->   Operation 24 'getelementptr' 'label_local_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %trunc_ln628, i13 %label_local_V_addr"   --->   Operation 25 'store' 'store_ln368' <Predicate = (!icmp_ln263)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln268 = or i13 %shl_ln, i13 1" [sgd.cpp:268]   --->   Operation 26 'or' 'or_ln268' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i13 %or_ln268"   --->   Operation 27 'zext' 'zext_ln628' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 8, i32 15"   --->   Operation 28 'partselect' 'tmp_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%label_local_V_addr_1 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628"   --->   Operation 29 'getelementptr' 'label_local_V_addr_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_1, i13 %label_local_V_addr_1"   --->   Operation 30 'store' 'store_ln368' <Predicate = (!icmp_ln263)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 16, i32 23"   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 24, i32 31"   --->   Operation 32 'partselect' 'tmp_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [sgd.cpp:263]   --->   Operation 33 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln268_1 = or i13 %shl_ln, i13 2" [sgd.cpp:268]   --->   Operation 34 'or' 'or_ln268_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln628_1 = zext i13 %or_ln268_1"   --->   Operation 35 'zext' 'zext_ln628_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%label_local_V_addr_2 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_1"   --->   Operation 36 'getelementptr' 'label_local_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_s, i13 %label_local_V_addr_2"   --->   Operation 37 'store' 'store_ln368' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln268_2 = or i13 %shl_ln, i13 3" [sgd.cpp:268]   --->   Operation 38 'or' 'or_ln268_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln628_2 = zext i13 %or_ln268_2"   --->   Operation 39 'zext' 'zext_ln628_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%label_local_V_addr_3 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_2"   --->   Operation 40 'getelementptr' 'label_local_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_2, i13 %label_local_V_addr_3"   --->   Operation 41 'store' 'store_ln368' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln263 = br void %LABEL_CP_INNER" [sgd.cpp:263]   --->   Operation 42 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', sgd.cpp:263) on local variable 'i' [8]  (0 ns)
	'getelementptr' operation ('label_r_addr', sgd.cpp:266) [19]  (0 ns)
	'load' operation ('tmp_label.V', sgd.cpp:266) on array 'label_r' [20]  (1.2 ns)

 <State 2>: 2.45ns
The critical path consists of the following:
	'load' operation ('tmp_label.V', sgd.cpp:266) on array 'label_r' [20]  (1.2 ns)
	'store' operation ('store_ln368') of variable 'trunc_ln628' on array 'label_local_V' [23]  (1.25 ns)

 <State 3>: 1.25ns
The critical path consists of the following:
	'or' operation ('or_ln268_1', sgd.cpp:268) [29]  (0 ns)
	'getelementptr' operation ('label_local_V_addr_2') [32]  (0 ns)
	'store' operation ('store_ln368') of variable 'tmp_s' on array 'label_local_V' [33]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
