{
    "code": "module TopModule (\n    input logic clk,                // Clock signal\n    input logic reset,              // Active-high synchronous reset\n    input logic [2:0] s,            // 3-bit sensor input, s[2] is the highest sensor\n    output logic fr2,               // Output for flow rate control\n    output logic fr1,               // Output for flow rate control\n    output logic fr0,               // Output for flow rate control\n    output logic dfr                // Output for supplemental flow control\n);\n\n    logic [2:0] prev_s;             // Register to store previous state of s\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            fr2 <= 1;\n            fr1 <= 1;\n            fr0 <= 1;\n            dfr <= 1;\n            prev_s <= 3'b000;\n        end else begin\n            prev_s <= s;\n            case (s)\n                3'b111: begin\n                    fr2 <= 0;\n                    fr1 <= 0;\n                    fr0 <= 0;\n                    dfr <= 0;\n                end\n                3'b011: begin\n                    fr2 <= 0;\n                    fr1 <= 0;\n                    fr0 <= 1;\n                    dfr <= (prev_s < s) ? 1 : 0;\n                end\n                3'b001: begin\n                    fr2 <= 0;\n                    fr1 <= 1;\n                    fr0 <= 1;\n                    dfr <= (prev_s < s) ? 1 : 0;\n                end\n                3'b000: begin\n                    fr2 <= 1;\n                    fr1 <= 1;\n                    fr0 <= 1;\n                    dfr <= 0;\n                end\n                default: begin\n                    fr2 <= 0;\n                    fr1 <= 0;\n                    fr0 <= 0;\n                    dfr <= 0;\n                end\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1530,
        "passfail": "R"
    }
}