*   Introduction to Iverilog, Design and Testbench.

*   RTL_Design_code -> RTL_Simulator(Reacts or captures the changes in the input and output and gives output waves) -> Prints/VCD(value change dump)


*   Testbench is nothing but encapsulation of the -> [Input test stimulus -> DUT -> Output test response/stimulus observation]