

================================================================
== Vitis HLS Report for 'decode_can_message_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Tue Dec 17 11:28:02 2024

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        CAN_decoder
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.283 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%hash_index = alloca i32 1" [can_message_decoder.cpp:76]   --->   Operation 5 'alloca' 'hash_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln84_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln84"   --->   Operation 7 'read' 'zext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln84_cast = zext i9 %zext_ln84_read"   --->   Operation 8 'zext' 'zext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %hash_table_message_id, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %zext_ln84_cast, i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 10 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hash_index_1 = load i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 12 'load' 'hash_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i10 %hash_index_1" [can_message_decoder.cpp:76]   --->   Operation 13 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i10 %hash_index_1" [can_message_decoder.cpp:76]   --->   Operation 14 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hash_table_message_id_addr = getelementptr i29 %hash_table_message_id, i64 0, i64 %zext_ln76" [can_message_decoder.cpp:84]   --->   Operation 15 'getelementptr' 'hash_table_message_id_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%hash_table_message_id_load = load i9 %hash_table_message_id_addr" [can_message_decoder.cpp:84]   --->   Operation 16 'load' 'hash_table_message_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %hash_index_1, i6 0" [can_message_decoder.cpp:164]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hash_index_1, i2 0" [can_message_decoder.cpp:164]   --->   Operation 18 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i12 %tmp_2" [can_message_decoder.cpp:84]   --->   Operation 19 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%add_ln84 = add i16 %tmp_1, i16 %zext_ln84_1" [can_message_decoder.cpp:84]   --->   Operation 20 'add' 'add_ln84' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%hash_table_message_id_load = load i9 %hash_table_message_id_addr" [can_message_decoder.cpp:84]   --->   Operation 21 'load' 'hash_table_message_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 512> <RAM>
ST_2 : Operation 22 [1/1] (2.46ns)   --->   "%icmp_ln84 = icmp_ne  i29 %hash_table_message_id_load, i29 %tmp" [can_message_decoder.cpp:84]   --->   Operation 22 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %hash_index_1, i32 9" [can_message_decoder.cpp:84]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%xor_ln84 = xor i1 %tmp_3, i1 1" [can_message_decoder.cpp:84]   --->   Operation 24 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84 = and i1 %icmp_ln84, i1 %xor_ln84" [can_message_decoder.cpp:84]   --->   Operation 25 'and' 'and_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %and_ln84, void %while.end.exitStub, void %while.body" [can_message_decoder.cpp:84]   --->   Operation 26 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [can_message_decoder.cpp:88]   --->   Operation 27 'specpipeline' 'specpipeline_ln88' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [can_message_decoder.cpp:84]   --->   Operation 28 'specloopname' 'specloopname_ln84' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln88 = add i10 %hash_index_1, i10 1" [can_message_decoder.cpp:88]   --->   Operation 29 'add' 'add_ln88' <Predicate = (and_ln84)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %add_ln88, i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 30 'store' 'store_ln76' <Predicate = (and_ln84)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln84 = br void %while.cond" [can_message_decoder.cpp:84]   --->   Operation 31 'br' 'br_ln84' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %hash_index_1_out, i9 %trunc_ln76" [can_message_decoder.cpp:76]   --->   Operation 32 'write' 'write_ln76' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mul_ln164_out, i16 %add_ln84" [can_message_decoder.cpp:84]   --->   Operation 33 'write' 'write_ln84' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln84_out, i1 %icmp_ln84" [can_message_decoder.cpp:84]   --->   Operation 34 'write' 'write_ln84' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!and_ln84)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash_table_message_id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash_index_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mul_ln164_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ icmp_ln84_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hash_index                 (alloca        ) [ 011]
tmp                        (read          ) [ 001]
zext_ln84_read             (read          ) [ 000]
zext_ln84_cast             (zext          ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
store_ln76                 (store         ) [ 000]
br_ln0                     (br            ) [ 000]
hash_index_1               (load          ) [ 001]
trunc_ln76                 (trunc         ) [ 001]
zext_ln76                  (zext          ) [ 000]
hash_table_message_id_addr (getelementptr ) [ 001]
tmp_1                      (bitconcatenate) [ 000]
tmp_2                      (bitconcatenate) [ 000]
zext_ln84_1                (zext          ) [ 000]
add_ln84                   (add           ) [ 000]
hash_table_message_id_load (load          ) [ 000]
icmp_ln84                  (icmp          ) [ 000]
tmp_3                      (bitselect     ) [ 000]
xor_ln84                   (xor           ) [ 000]
and_ln84                   (and           ) [ 001]
br_ln84                    (br            ) [ 000]
specpipeline_ln88          (specpipeline  ) [ 000]
specloopname_ln84          (specloopname  ) [ 000]
add_ln88                   (add           ) [ 000]
store_ln76                 (store         ) [ 000]
br_ln84                    (br            ) [ 000]
write_ln76                 (write         ) [ 000]
write_ln84                 (write         ) [ 000]
write_ln84                 (write         ) [ 000]
ret_ln0                    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hash_table_message_id">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_table_message_id"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hash_index_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_index_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln164_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln164_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_ln84_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln84_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="hash_index_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hash_index/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="29" slack="0"/>
<pin id="64" dir="0" index="1" bw="29" slack="0"/>
<pin id="65" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln84_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln84_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln76_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln84_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln84_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="hash_table_message_id_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="29" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="0"/>
<pin id="99" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_table_message_id_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hash_table_message_id_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln84_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln76_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="hash_index_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hash_index_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln76_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln76_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="1"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln84_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln84_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="12" slack="0"/>
<pin id="150" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln84_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="29" slack="0"/>
<pin id="156" dir="0" index="1" bw="29" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="1"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="xor_ln84_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln84_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln88_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="1"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln76_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="hash_index_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="hash_index "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="29" slack="1"/>
<pin id="198" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="201" class="1005" name="hash_index_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="1"/>
<pin id="203" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hash_index_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="trunc_ln76_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="214" class="1005" name="hash_table_message_id_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hash_table_message_id_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="68" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="129" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="158"><net_src comp="102" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="154" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="154" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="58" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="204"><net_src comp="117" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="212"><net_src comp="120" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="217"><net_src comp="95" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hash_index_1_out | {2 }
	Port: mul_ln164_out | {2 }
	Port: icmp_ln84_out | {2 }
 - Input state : 
	Port: decode_can_message_Pipeline_VITIS_LOOP_84_1 : zext_ln84 | {1 }
	Port: decode_can_message_Pipeline_VITIS_LOOP_84_1 : hash_table_message_id | {1 2 }
	Port: decode_can_message_Pipeline_VITIS_LOOP_84_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln76 : 1
		hash_index_1 : 1
		trunc_ln76 : 2
		zext_ln76 : 2
		hash_table_message_id_addr : 3
		hash_table_message_id_load : 4
	State 2
		zext_ln84_1 : 1
		add_ln84 : 2
		icmp_ln84 : 1
		xor_ln84 : 1
		and_ln84 : 1
		br_ln84 : 1
		store_ln76 : 1
		write_ln84 : 3
		write_ln84 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln84_fu_147      |    0    |    23   |
|          |      add_ln88_fu_179      |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln84_fu_154     |    0    |    36   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln84_fu_167      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln84_fu_173      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |       tmp_read_fu_62      |    0    |    0    |
|          | zext_ln84_read_read_fu_68 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   write_ln76_write_fu_74  |    0    |    0    |
|   write  |   write_ln84_write_fu_81  |    0    |    0    |
|          |   write_ln84_write_fu_88  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln84_cast_fu_108   |    0    |    0    |
|   zext   |      zext_ln76_fu_124     |    0    |    0    |
|          |     zext_ln84_1_fu_143    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln76_fu_120     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_1_fu_129       |    0    |    0    |
|          |        tmp_2_fu_136       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_3_fu_160       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    76   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       hash_index_1_reg_201       |   10   |
|        hash_index_reg_189        |   10   |
|hash_table_message_id_addr_reg_214|    9   |
|            tmp_reg_196           |   29   |
|        trunc_ln76_reg_209        |    9   |
+----------------------------------+--------+
|               Total              |   67   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   18   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   67   |   85   |
+-----------+--------+--------+--------+
