#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 25 15:17:02 2025
# Process ID: 23324
# Current directory: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19824 D:\FPGA_Learning_Journey\Pro\DDR3_uart___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.211 ; gain = 308.867
update_compile_order -fileset sources_1
