# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6_5.srcs/sources_1/new/Lab6_5verilog.v" \
"../../../../Lab6_5.srcs/sim_1/new/Lab6_5verilog_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
