#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Wed Nov 22 16:57:46 2017
# Process ID: 191048
# Current directory: C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/top.vds
# Journal file: C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 323.980 ; gain = 104.871
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 372.457 ; gain = 200.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/new/top.vhd:55]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_rtl_scl_iobuf' of component 'IOBUF' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/new/top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_rtl_sda_iobuf' of component 'IOBUF' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/new/top.vhd:127]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2103' bound to instance 'system_i' of component 'system' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/new/top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2122]
INFO: [Synth 8-3491] module 'system_axi_iic_0_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_axi_iic_0_1_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'system_axi_iic_0_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2434]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_0_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_axi_iic_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'system_axi_uartlite_0_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_axi_uartlite_0_1_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'system_axi_uartlite_0_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2464]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_axi_uartlite_0_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_mdm_1_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'system_mdm_1_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2489]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_mdm_1_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'system_microblaze_0_0' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'system_microblaze_0_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2501]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_microblaze_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'system_microblaze_0_axi_intc_0' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'system_microblaze_0_axi_intc_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2586]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (2#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (3#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (4#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (5#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:396]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (6#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:1107]
INFO: [Synth 8-3491] module 'system_xbar_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:1969]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_1' (7#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:534]
INFO: [Synth 8-3491] module 'system_dlmb_bram_if_cntlr_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'system_dlmb_bram_if_cntlr_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:744]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_dlmb_v10_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'system_dlmb_v10_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:798]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_ilmb_bram_if_cntlr_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'system_ilmb_bram_if_cntlr_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:826]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ilmb_v10_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'system_ilmb_v10_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:880]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_lmb_bram_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'system_lmb_bram_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:908]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_lmb_bram_1_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (8#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:534]
INFO: [Synth 8-3491] module 'system_rst_clk_wiz_1_100M_0' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'system_rst_clk_wiz_1_100M_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2741]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'system' (9#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/bd/system/hdl/system.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/sources_1/new/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 410.664 ; gain = 238.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 410.664 ; gain = 238.637
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp/system_axi_uartlite_0_1_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp/system_axi_uartlite_0_1_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_2/system_axi_iic_0_1_in_context.xdc] for cell 'system_i/axi_iic_0'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_2/system_axi_iic_0_1_in_context.xdc] for cell 'system_i/axi_iic_0'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_3/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_3/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_4/system_dlmb_v10_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_4/system_dlmb_v10_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_5/system_ilmb_v10_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_5/system_ilmb_v10_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_6/system_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_6/system_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_7/system_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_7/system_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_8/system_lmb_bram_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_8/system_lmb_bram_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_9/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_9/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_10/system_mdm_1_1_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_10/system_mdm_1_1_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_11/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_11/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_12/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/.Xil/Vivado-191048-/dcp_12/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/constrs_1/new/atfc.xdc]
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/constrs_1/new/atfc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.srcs/constrs_1/new/atfc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_demo1/ATFC_demo1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 680.500 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '33.333' specified during out-of-context implementation of instance 'system_i/microblaze_0' at clock pin 'Dbg_Clk' is different from the actual clock period '33.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 508.473

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 680.500 ; gain = 508.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 683.805 ; gain = 511.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_axi_iic_0_1             |         1|
|2     |system_axi_uartlite_0_1        |         1|
|3     |system_mdm_1_1                 |         1|
|4     |system_microblaze_0_0          |         1|
|5     |system_microblaze_0_axi_intc_0 |         1|
|6     |system_xbar_1                  |         1|
|7     |system_rst_clk_wiz_1_100M_0    |         1|
|8     |system_dlmb_bram_if_cntlr_1    |         1|
|9     |system_dlmb_v10_1              |         1|
|10    |system_ilmb_bram_if_cntlr_1    |         1|
|11    |system_ilmb_v10_1              |         1|
|12    |system_lmb_bram_1              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |system_axi_iic_0_1_bbox             |     1|
|2     |system_axi_uartlite_0_1_bbox        |     1|
|3     |system_dlmb_bram_if_cntlr_1_bbox    |     1|
|4     |system_dlmb_v10_1_bbox              |     1|
|5     |system_ilmb_bram_if_cntlr_1_bbox    |     1|
|6     |system_ilmb_v10_1_bbox              |     1|
|7     |system_lmb_bram_1_bbox              |     1|
|8     |system_mdm_1_1_bbox                 |     1|
|9     |system_microblaze_0_0_bbox          |     1|
|10    |system_microblaze_0_axi_intc_0_bbox |     1|
|11    |system_rst_clk_wiz_1_100M_0_bbox    |     1|
|12    |system_xbar_1_bbox                  |     1|
|13    |BUFG                                |     1|
|14    |CARRY4                              |     8|
|15    |LUT1                                |    32|
|16    |LUT2                                |    11|
|17    |FDCE                                |    31|
|18    |IBUF                                |     7|
|19    |IOBUF                               |     2|
|20    |OBUF                                |    13|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1487|
|2     |  system_i                    |system                               |  1382|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_1     |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 683.805 ; gain = 89.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 683.805 ; gain = 511.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 683.805 ; gain = 359.824
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 683.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 16:58:27 2017...
