module labfour2(Clk,R,S,Q,SW,LEDR);
input Clk;
input [1:0]SW;
output LEDR;

wire R_g,S_g,Qa,Qb;

nand(R_g,SW[0],SW[1]);
nand(S_g,~SW[0],SW[1]);
nand(Qa,R_g,Qb);
nand(Qb,S_g,Qa);

assign LEDR[0]=Qa;

endmodule