Loading plugins phase: Elapsed time ==> 0s.127ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -d CY8C5868AXI-LP035 -s C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.126ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.037ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SpeedControl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -dcpsoc3 SpeedControl.v -verilog
======================================================================

======================================================================
Compiling:  SpeedControl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -dcpsoc3 SpeedControl.v -verilog
======================================================================

======================================================================
Compiling:  SpeedControl.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -dcpsoc3 -verilog SpeedControl.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 04 14:03:43 2018


======================================================================
Compiling:  SpeedControl.v
Program  :   vpp
Options  :    -yv2 -q10 SpeedControl.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 04 14:03:43 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SpeedControl.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SpeedControl.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -dcpsoc3 -verilog SpeedControl.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 04 14:03:43 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\codegentemp\SpeedControl.ctl'.
Linking 'C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\codegentemp\SpeedControl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SpeedControl.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -dcpsoc3 -verilog SpeedControl.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 04 14:03:44 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\codegentemp\SpeedControl.ctl'.
Linking 'C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\codegentemp\SpeedControl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_23
	Net_24
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_25
	Net_22
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\Timer:Net_260\
	Net_92
	Net_44
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	Net_43
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\PWM_Steering:PWMUDB:km_run\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steering:PWMUDB:capt_rising\
	\PWM_Steering:PWMUDB:capt_falling\
	\PWM_Steering:PWMUDB:trig_rise\
	\PWM_Steering:PWMUDB:trig_fall\
	\PWM_Steering:PWMUDB:sc_kill\
	\PWM_Steering:PWMUDB:min_kill\
	\PWM_Steering:PWMUDB:km_tc\
	\PWM_Steering:PWMUDB:db_tc\
	\PWM_Steering:PWMUDB:dith_sel\
	\PWM_Steering:PWMUDB:compare2\
	\PWM_Steering:Net_101\
	Net_122
	Net_123
	\PWM_Steering:PWMUDB:MODULE_4:b_31\
	\PWM_Steering:PWMUDB:MODULE_4:b_30\
	\PWM_Steering:PWMUDB:MODULE_4:b_29\
	\PWM_Steering:PWMUDB:MODULE_4:b_28\
	\PWM_Steering:PWMUDB:MODULE_4:b_27\
	\PWM_Steering:PWMUDB:MODULE_4:b_26\
	\PWM_Steering:PWMUDB:MODULE_4:b_25\
	\PWM_Steering:PWMUDB:MODULE_4:b_24\
	\PWM_Steering:PWMUDB:MODULE_4:b_23\
	\PWM_Steering:PWMUDB:MODULE_4:b_22\
	\PWM_Steering:PWMUDB:MODULE_4:b_21\
	\PWM_Steering:PWMUDB:MODULE_4:b_20\
	\PWM_Steering:PWMUDB:MODULE_4:b_19\
	\PWM_Steering:PWMUDB:MODULE_4:b_18\
	\PWM_Steering:PWMUDB:MODULE_4:b_17\
	\PWM_Steering:PWMUDB:MODULE_4:b_16\
	\PWM_Steering:PWMUDB:MODULE_4:b_15\
	\PWM_Steering:PWMUDB:MODULE_4:b_14\
	\PWM_Steering:PWMUDB:MODULE_4:b_13\
	\PWM_Steering:PWMUDB:MODULE_4:b_12\
	\PWM_Steering:PWMUDB:MODULE_4:b_11\
	\PWM_Steering:PWMUDB:MODULE_4:b_10\
	\PWM_Steering:PWMUDB:MODULE_4:b_9\
	\PWM_Steering:PWMUDB:MODULE_4:b_8\
	\PWM_Steering:PWMUDB:MODULE_4:b_7\
	\PWM_Steering:PWMUDB:MODULE_4:b_6\
	\PWM_Steering:PWMUDB:MODULE_4:b_5\
	\PWM_Steering:PWMUDB:MODULE_4:b_4\
	\PWM_Steering:PWMUDB:MODULE_4:b_3\
	\PWM_Steering:PWMUDB:MODULE_4:b_2\
	\PWM_Steering:PWMUDB:MODULE_4:b_1\
	\PWM_Steering:PWMUDB:MODULE_4:b_0\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_124
	Net_121
	\PWM_Steering:Net_113\
	\PWM_Steering:Net_107\
	\PWM_Steering:Net_114\
	Net_166
	\Composite_Sync_Counter:Net_49\
	\Composite_Sync_Counter:Net_82\
	\Composite_Sync_Counter:Net_91\
	\Composite_Sync_Counter:Net_102\
	\Composite_Sync_Counter:CounterUDB:ctrl_cmod_2\
	\Composite_Sync_Counter:CounterUDB:ctrl_cmod_1\
	\Composite_Sync_Counter:CounterUDB:ctrl_cmod_0\
	Net_167
	Net_204
	\Comparator_Counter:Net_49\
	\Comparator_Counter:Net_82\
	\Comparator_Counter:Net_91\
	\Comparator_Counter:Net_102\
	\Comparator_Counter:CounterUDB:ctrl_cmod_2\
	\Comparator_Counter:CounterUDB:ctrl_cmod_1\
	\Comparator_Counter:CounterUDB:ctrl_cmod_0\
	Net_205
	Net_183
	\Vertical_Sync_Counter:Net_49\
	\Vertical_Sync_Counter:Net_82\
	\Vertical_Sync_Counter:Net_91\
	\Vertical_Sync_Counter:Net_102\
	\Vertical_Sync_Counter:CounterUDB:ctrl_cmod_2\
	\Vertical_Sync_Counter:CounterUDB:ctrl_cmod_1\
	\Vertical_Sync_Counter:CounterUDB:ctrl_cmod_0\
	Net_184

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 329 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__MOSFET_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__hall_effect_sensor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_12 to zero
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN4_1\ to \Timer:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN4_0\ to \Timer:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Hall_Effect_LED_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Steering:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:reset\ to zero
Aliasing \PWM_Steering:PWMUDB:status_6\ to zero
Aliasing \PWM_Steering:PWMUDB:status_4\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Steering:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Steering:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__MOSFET_Steering_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Composite_Sync_Counter:Net_95\ to zero
Aliasing \Composite_Sync_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Composite_Sync_Counter:CounterUDB:ctrl_capmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_138 to zero
Aliasing \Composite_Sync_Counter:CounterUDB:tc_i\ to \Composite_Sync_Counter:CounterUDB:reload_tc\
Aliasing tmpOE__from_comparator_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_203 to zero
Aliasing \Comparator_Counter:Net_95\ to zero
Aliasing \Comparator_Counter:CounterUDB:ctrl_capmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Comparator_Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Comparator_Counter:CounterUDB:tc_i\ to \Comparator_Counter:CounterUDB:reload_tc\
Aliasing tmpOE__from_composite_sync_out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_182 to zero
Aliasing \Vertical_Sync_Counter:Net_95\ to zero
Aliasing \Vertical_Sync_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Vertical_Sync_Counter:CounterUDB:ctrl_capmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Vertical_Sync_Counter:CounterUDB:tc_i\ to \Vertical_Sync_Counter:CounterUDB:reload_tc\
Aliasing tmpOE__from_vertical_sync_out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Steering:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:prevCompare1\\D\ to \PWM_Steering:PWMUDB:pwm_temp\
Aliasing \PWM_Steering:PWMUDB:tc_i_reg\\D\ to \PWM_Steering:PWMUDB:status_2\
Aliasing \Composite_Sync_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Composite_Sync_Counter:CounterUDB:prevCompare\\D\
Aliasing \Composite_Sync_Counter:CounterUDB:count_stored_i\\D\ to \Composite_Sync_Counter:CounterUDB:prevCapture\\D\
Aliasing \Comparator_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Comparator_Counter:CounterUDB:prevCompare\\D\
Aliasing \Comparator_Counter:CounterUDB:count_stored_i\\D\ to \Comparator_Counter:CounterUDB:prevCapture\\D\
Aliasing \Vertical_Sync_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Vertical_Sync_Counter:CounterUDB:prevCompare\\D\
Aliasing \Vertical_Sync_Counter:CounterUDB:count_stored_i\\D\ to \Vertical_Sync_Counter:CounterUDB:prevCapture\\D\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire tmpOE__MOSFET_net_0[27] = one[24]
Removing Rhs of wire Net_5[28] = \PWM:Net_96\[158]
Removing Rhs of wire Net_5[28] = \PWM:PWMUDB:pwm_i_reg\[150]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[47] = \PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[57] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[58] = \PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[62] = one[24]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[64] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[65] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[66] = \PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[70] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[71] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[72] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[73] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[76] = one[24]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[80] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[320]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[82] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[321]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[83] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[84] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[85] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[86] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:reset\[89] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:status_6\[90] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:status_5\[91] = \PWM:PWMUDB:final_kill_reg\[105]
Removing Lhs of wire \PWM:PWMUDB:status_4\[92] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:status_3\[93] = \PWM:PWMUDB:fifo_full\[112]
Removing Rhs of wire \PWM:PWMUDB:status_1\[95] = \PWM:PWMUDB:cmp2_status_reg\[104]
Removing Rhs of wire \PWM:PWMUDB:status_0\[96] = \PWM:PWMUDB:cmp1_status_reg\[103]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[101] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[102] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[106] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[107] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[108] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[109] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[110] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[111] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[113] = \PWM:PWMUDB:tc_i\[68]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[114] = \PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[115] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:compare1\[148] = \PWM:PWMUDB:cmp1_less\[119]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[153] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[155] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[161] = \PWM:PWMUDB:cmp1\[99]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[202] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[203] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[204] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[205] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[206] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[207] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[208] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[209] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[210] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[211] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[212] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[213] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[214] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[215] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[216] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[217] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[218] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[219] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[220] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[221] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[222] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[223] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[224] = \PWM:PWMUDB:MODIN1_1\[225]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[225] = \PWM:PWMUDB:dith_count_1\[79]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[226] = \PWM:PWMUDB:MODIN1_0\[227]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[227] = \PWM:PWMUDB:dith_count_0\[81]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[359] = one[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[360] = one[24]
Removing Lhs of wire tmpOE__hall_effect_sensor_net_0[368] = one[24]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[392] = \Timer:TimerUDB:control_7\[384]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[394] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[395] = one[24]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[398] = \Timer:TimerUDB:control_1\[390]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[399] = \Timer:TimerUDB:control_0\[391]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[403] = \Timer:TimerUDB:runmode_enable\[477]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[404] = \Timer:TimerUDB:hwEnable\[405]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[404] = \Timer:TimerUDB:control_7\[384]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[407] = one[24]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[409] = \Timer:TimerUDB:status_tc\[406]
Removing Lhs of wire Net_12[415] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[416] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[455]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[417] = \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[472]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[419] = \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[473]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[421] = \Timer:TimerUDB:capt_int_temp\[420]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[422] = \Timer:TimerUDB:sIntCapCount:MODIN2_1\[423]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN2_1\[423] = \Timer:TimerUDB:int_capt_count_1\[414]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[424] = \Timer:TimerUDB:sIntCapCount:MODIN2_0\[425]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN2_0\[425] = \Timer:TimerUDB:int_capt_count_0\[418]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[426] = \Timer:TimerUDB:sIntCapCount:MODIN3_1\[427]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN3_1\[427] = \Timer:TimerUDB:control_1\[390]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[428] = \Timer:TimerUDB:sIntCapCount:MODIN3_0\[429]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN3_0\[429] = \Timer:TimerUDB:control_0\[391]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[430] = \Timer:TimerUDB:int_capt_count_1\[414]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[431] = \Timer:TimerUDB:int_capt_count_0\[418]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[432] = \Timer:TimerUDB:control_1\[390]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[433] = \Timer:TimerUDB:control_0\[391]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[434] = \Timer:TimerUDB:int_capt_count_1\[414]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[435] = \Timer:TimerUDB:int_capt_count_0\[418]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[436] = \Timer:TimerUDB:control_1\[390]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[437] = \Timer:TimerUDB:control_0\[391]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[440] = one[24]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[441] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[439]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[443] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[442]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[455] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[444]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[466] = \Timer:TimerUDB:int_capt_count_1\[414]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN4_1\[467] = \Timer:TimerUDB:int_capt_count_1\[414]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[468] = \Timer:TimerUDB:int_capt_count_0\[418]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN4_0\[469] = \Timer:TimerUDB:int_capt_count_0\[418]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[475] = one[24]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[476] = one[24]
Removing Lhs of wire \Timer:TimerUDB:status_6\[479] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:status_5\[480] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:status_4\[481] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:status_0\[482] = \Timer:TimerUDB:status_tc\[406]
Removing Lhs of wire \Timer:TimerUDB:status_1\[483] = \Timer:TimerUDB:capt_int_temp\[420]
Removing Rhs of wire \Timer:TimerUDB:status_2\[484] = \Timer:TimerUDB:fifo_full\[485]
Removing Rhs of wire \Timer:TimerUDB:status_3\[486] = \Timer:TimerUDB:fifo_nempty\[487]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[489] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[490] = \Timer:TimerUDB:trig_reg\[478]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[491] = \Timer:TimerUDB:per_zero\[408]
Removing Lhs of wire tmpOE__Hall_Effect_LED_net_0[576] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:ctrl_enable\[596] = \PWM_Steering:PWMUDB:control_7\[588]
Removing Lhs of wire \PWM_Steering:PWMUDB:hwCapture\[606] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:hwEnable\[607] = \PWM_Steering:PWMUDB:control_7\[588]
Removing Lhs of wire \PWM_Steering:PWMUDB:trig_out\[611] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\R\[613] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\S\[614] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_enable\[615] = \PWM_Steering:PWMUDB:runmode_enable\[612]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\R\[619] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\S\[620] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\R\[621] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\S\[622] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill\[625] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_1\[629] = \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\[869]
Removing Lhs of wire \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_0\[631] = \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\[870]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_1\\R\[632] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_1\\S\[633] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_0\\R\[634] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_0\\S\[635] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:reset\[638] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:status_6\[639] = zero[8]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_5\[640] = \PWM_Steering:PWMUDB:final_kill_reg\[654]
Removing Lhs of wire \PWM_Steering:PWMUDB:status_4\[641] = zero[8]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_3\[642] = \PWM_Steering:PWMUDB:fifo_full\[661]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_1\[644] = \PWM_Steering:PWMUDB:cmp2_status_reg\[653]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_0\[645] = \PWM_Steering:PWMUDB:cmp1_status_reg\[652]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status\[650] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2\[651] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\R\[655] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\S\[656] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\R\[657] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\S\[658] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\R\[659] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\S\[660] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_2\[662] = \PWM_Steering:PWMUDB:tc_i\[617]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_1\[663] = \PWM_Steering:PWMUDB:runmode_enable\[612]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_0\[664] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:compare1\[697] = \PWM_Steering:PWMUDB:cmp1_less\[668]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm1_i\[702] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm2_i\[704] = zero[8]
Removing Rhs of wire \PWM_Steering:Net_96\[707] = \PWM_Steering:PWMUDB:pwm_i_reg\[699]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm_temp\[710] = \PWM_Steering:PWMUDB:cmp1\[648]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_23\[751] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_22\[752] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_21\[753] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_20\[754] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_19\[755] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_18\[756] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_17\[757] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_16\[758] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_15\[759] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_14\[760] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_13\[761] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_12\[762] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_11\[763] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_10\[764] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_9\[765] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_8\[766] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_7\[767] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_6\[768] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_5\[769] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_4\[770] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_3\[771] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_2\[772] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_1\[773] = \PWM_Steering:PWMUDB:MODIN5_1\[774]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODIN5_1\[774] = \PWM_Steering:PWMUDB:dith_count_1\[628]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_0\[775] = \PWM_Steering:PWMUDB:MODIN5_0\[776]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODIN5_0\[776] = \PWM_Steering:PWMUDB:dith_count_0\[630]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[908] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[909] = one[24]
Removing Rhs of wire Net_137[910] = \PWM_Steering:Net_96\[707]
Removing Lhs of wire tmpOE__MOSFET_Steering_net_0[918] = one[24]
Removing Rhs of wire Net_193[923] = \Composite_Sync_Counter:Net_43\[924]
Removing Lhs of wire \Composite_Sync_Counter:Net_89\[928] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:Net_95\[929] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:ctrl_capmode_1\[938] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:ctrl_capmode_0\[939] = one[24]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:ctrl_enable\[951] = \Composite_Sync_Counter:CounterUDB:control_7\[943]
Removing Lhs of wire Net_138[959] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:final_enable\[961] = \Composite_Sync_Counter:CounterUDB:control_7\[943]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:counter_enable\[962] = \Composite_Sync_Counter:CounterUDB:control_7\[943]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_0\[963] = \Composite_Sync_Counter:CounterUDB:cmp_out_status\[964]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_1\[965] = \Composite_Sync_Counter:CounterUDB:per_zero\[966]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_2\[967] = \Composite_Sync_Counter:CounterUDB:overflow_status\[968]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_3\[969] = \Composite_Sync_Counter:CounterUDB:underflow_status\[970]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:status_4\[971] = \Composite_Sync_Counter:CounterUDB:hwCapture\[957]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_5\[972] = \Composite_Sync_Counter:CounterUDB:fifo_full\[973]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:status_6\[974] = \Composite_Sync_Counter:CounterUDB:fifo_nempty\[975]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:dp_dir\[978] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:tc_i\[983] = \Composite_Sync_Counter:CounterUDB:reload_tc\[960]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:cmp_out_i\[985] = \Composite_Sync_Counter:CounterUDB:cmp_less\[986]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:cs_addr_2\[992] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:cs_addr_1\[993] = \Composite_Sync_Counter:CounterUDB:count_enable\[991]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:cs_addr_0\[994] = \Composite_Sync_Counter:CounterUDB:reload\[958]
Removing Lhs of wire tmpOE__from_comparator_net_0[1024] = one[24]
Removing Lhs of wire Net_203[1030] = zero[8]
Removing Rhs of wire Net_206[1031] = \Comparator_Counter:Net_43\[1032]
Removing Lhs of wire \Comparator_Counter:Net_89\[1036] = zero[8]
Removing Lhs of wire \Comparator_Counter:Net_95\[1037] = zero[8]
Removing Lhs of wire \Comparator_Counter:CounterUDB:ctrl_capmode_1\[1046] = one[24]
Removing Lhs of wire \Comparator_Counter:CounterUDB:ctrl_capmode_0\[1047] = zero[8]
Removing Lhs of wire \Comparator_Counter:CounterUDB:ctrl_enable\[1059] = \Comparator_Counter:CounterUDB:control_7\[1051]
Removing Lhs of wire \Comparator_Counter:CounterUDB:final_enable\[1067] = \Comparator_Counter:CounterUDB:control_7\[1051]
Removing Lhs of wire \Comparator_Counter:CounterUDB:counter_enable\[1068] = \Comparator_Counter:CounterUDB:control_7\[1051]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_0\[1069] = \Comparator_Counter:CounterUDB:cmp_out_status\[1070]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_1\[1071] = \Comparator_Counter:CounterUDB:per_zero\[1072]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_2\[1073] = \Comparator_Counter:CounterUDB:overflow_status\[1074]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_3\[1075] = \Comparator_Counter:CounterUDB:underflow_status\[1076]
Removing Lhs of wire \Comparator_Counter:CounterUDB:status_4\[1077] = \Comparator_Counter:CounterUDB:hwCapture\[1064]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_5\[1078] = \Comparator_Counter:CounterUDB:fifo_full\[1079]
Removing Rhs of wire \Comparator_Counter:CounterUDB:status_6\[1080] = \Comparator_Counter:CounterUDB:fifo_nempty\[1081]
Removing Lhs of wire \Comparator_Counter:CounterUDB:dp_dir\[1084] = zero[8]
Removing Lhs of wire \Comparator_Counter:CounterUDB:tc_i\[1089] = \Comparator_Counter:CounterUDB:reload_tc\[1066]
Removing Rhs of wire \Comparator_Counter:CounterUDB:cmp_out_i\[1091] = \Comparator_Counter:CounterUDB:cmp_less\[1092]
Removing Lhs of wire \Comparator_Counter:CounterUDB:cs_addr_2\[1098] = zero[8]
Removing Lhs of wire \Comparator_Counter:CounterUDB:cs_addr_1\[1099] = \Comparator_Counter:CounterUDB:count_enable\[1097]
Removing Lhs of wire \Comparator_Counter:CounterUDB:cs_addr_0\[1100] = \Comparator_Counter:CounterUDB:reload\[1065]
Removing Lhs of wire tmpOE__from_composite_sync_out_net_0[1131] = one[24]
Removing Lhs of wire Net_182[1138] = zero[8]
Removing Rhs of wire Net_185[1139] = \Vertical_Sync_Counter:Net_43\[1140]
Removing Lhs of wire \Vertical_Sync_Counter:Net_89\[1144] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:Net_95\[1145] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:ctrl_capmode_1\[1153] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:ctrl_capmode_0\[1154] = one[24]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:ctrl_enable\[1166] = \Vertical_Sync_Counter:CounterUDB:control_7\[1158]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:final_enable\[1175] = \Vertical_Sync_Counter:CounterUDB:control_7\[1158]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:counter_enable\[1176] = \Vertical_Sync_Counter:CounterUDB:control_7\[1158]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_0\[1177] = \Vertical_Sync_Counter:CounterUDB:cmp_out_status\[1178]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_1\[1179] = \Vertical_Sync_Counter:CounterUDB:per_zero\[1180]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_2\[1181] = \Vertical_Sync_Counter:CounterUDB:overflow_status\[1182]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_3\[1183] = \Vertical_Sync_Counter:CounterUDB:underflow_status\[1184]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:status_4\[1185] = \Vertical_Sync_Counter:CounterUDB:hwCapture\[1172]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_5\[1186] = \Vertical_Sync_Counter:CounterUDB:fifo_full\[1187]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:status_6\[1188] = \Vertical_Sync_Counter:CounterUDB:fifo_nempty\[1189]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:dp_dir\[1192] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:tc_i\[1197] = \Vertical_Sync_Counter:CounterUDB:reload_tc\[1174]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:cmp_out_i\[1199] = \Vertical_Sync_Counter:CounterUDB:cmp_less\[1200]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:cs_addr_2\[1206] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:cs_addr_1\[1207] = \Vertical_Sync_Counter:CounterUDB:count_enable\[1205]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:cs_addr_0\[1208] = \Vertical_Sync_Counter:CounterUDB:reload\[1173]
Removing Lhs of wire tmpOE__from_vertical_sync_out_net_0[1238] = one[24]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1244] = one[24]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1245] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1246] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1249] = one[24]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1252] = \PWM:PWMUDB:cmp1\[99]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1253] = \PWM:PWMUDB:cmp1_status\[100]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1254] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1256] = \PWM:PWMUDB:pwm_i\[151]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1257] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1258] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1259] = \PWM:PWMUDB:status_2\[94]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1260] = Net_104[369]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1261] = \Timer:TimerUDB:status_tc\[406]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1262] = \Timer:TimerUDB:control_7\[384]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1263] = \Timer:TimerUDB:capt_fifo_load\[402]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\D\[1267] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:prevCapture\\D\[1268] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:trig_last\\D\[1269] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\D\[1272] = one[24]
Removing Lhs of wire \PWM_Steering:PWMUDB:prevCompare1\\D\[1275] = \PWM_Steering:PWMUDB:cmp1\[648]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\D\[1276] = \PWM_Steering:PWMUDB:cmp1_status\[649]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\D\[1277] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm_i_reg\\D\[1279] = \PWM_Steering:PWMUDB:pwm_i\[700]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm1_i_reg\\D\[1280] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm2_i_reg\\D\[1281] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:tc_i_reg\\D\[1282] = \PWM_Steering:PWMUDB:status_2\[643]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:prevCapture\\D\[1283] = Net_171[953]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:overflow_reg_i\\D\[1284] = \Composite_Sync_Counter:CounterUDB:overflow\[977]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:underflow_reg_i\\D\[1285] = \Composite_Sync_Counter:CounterUDB:underflow\[980]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:tc_reg_i\\D\[1286] = \Composite_Sync_Counter:CounterUDB:reload_tc\[960]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:prevCompare\\D\[1287] = \Composite_Sync_Counter:CounterUDB:cmp_out_i\[985]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:cmp_out_reg_i\\D\[1288] = \Composite_Sync_Counter:CounterUDB:cmp_out_i\[985]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:count_stored_i\\D\[1289] = Net_171[953]
Removing Lhs of wire \Comparator_Counter:CounterUDB:prevCapture\\D\[1290] = Net_208[1025]
Removing Lhs of wire \Comparator_Counter:CounterUDB:overflow_reg_i\\D\[1291] = \Comparator_Counter:CounterUDB:overflow\[1083]
Removing Lhs of wire \Comparator_Counter:CounterUDB:underflow_reg_i\\D\[1292] = \Comparator_Counter:CounterUDB:underflow\[1086]
Removing Lhs of wire \Comparator_Counter:CounterUDB:tc_reg_i\\D\[1293] = \Comparator_Counter:CounterUDB:reload_tc\[1066]
Removing Lhs of wire \Comparator_Counter:CounterUDB:prevCompare\\D\[1294] = \Comparator_Counter:CounterUDB:cmp_out_i\[1091]
Removing Lhs of wire \Comparator_Counter:CounterUDB:cmp_out_reg_i\\D\[1295] = \Comparator_Counter:CounterUDB:cmp_out_i\[1091]
Removing Lhs of wire \Comparator_Counter:CounterUDB:count_stored_i\\D\[1296] = Net_208[1025]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:prevCapture\\D\[1297] = Net_187[1168]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:overflow_reg_i\\D\[1298] = \Vertical_Sync_Counter:CounterUDB:overflow\[1191]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:underflow_reg_i\\D\[1299] = \Vertical_Sync_Counter:CounterUDB:underflow\[1194]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:tc_reg_i\\D\[1300] = \Vertical_Sync_Counter:CounterUDB:reload_tc\[1174]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:prevCompare\\D\[1301] = \Vertical_Sync_Counter:CounterUDB:cmp_out_i\[1199]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:cmp_out_reg_i\\D\[1302] = \Vertical_Sync_Counter:CounterUDB:cmp_out_i\[1199]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:count_stored_i\\D\[1303] = Net_187[1168]

------------------------------------------------------
Aliased 0 equations, 318 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not \Timer:TimerUDB:capture_last\ and Net_104));

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:cmp1\' (cost = 0):
\PWM_Steering:PWMUDB:cmp1\ <= (\PWM_Steering:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steering:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_Steering:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steering:PWMUDB:dith_count_1\ and \PWM_Steering:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:capt_rising\' (cost = 2):
\Composite_Sync_Counter:CounterUDB:capt_rising\ <= ((not \Composite_Sync_Counter:CounterUDB:prevCapture\ and Net_171));

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:capt_falling\' (cost = 1):
\Composite_Sync_Counter:CounterUDB:capt_falling\ <= ((not Net_171 and \Composite_Sync_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Composite_Sync_Counter:CounterUDB:capt_either_edge\ <= ((not Net_171 and \Composite_Sync_Counter:CounterUDB:prevCapture\)
	OR (not \Composite_Sync_Counter:CounterUDB:prevCapture\ and Net_171));

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:overflow\' (cost = 0):
\Composite_Sync_Counter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:underflow\' (cost = 0):
\Composite_Sync_Counter:CounterUDB:underflow\ <= (\Composite_Sync_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:capt_rising\' (cost = 1):
\Comparator_Counter:CounterUDB:capt_rising\ <= ((not \Comparator_Counter:CounterUDB:prevCapture\ and Net_208));

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:capt_falling\' (cost = 2):
\Comparator_Counter:CounterUDB:capt_falling\ <= ((not Net_208 and \Comparator_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Comparator_Counter:CounterUDB:capt_either_edge\ <= ((not Net_208 and \Comparator_Counter:CounterUDB:prevCapture\)
	OR (not \Comparator_Counter:CounterUDB:prevCapture\ and Net_208));

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:overflow\' (cost = 0):
\Comparator_Counter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:underflow\' (cost = 0):
\Comparator_Counter:CounterUDB:underflow\ <= (\Comparator_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:capt_rising\' (cost = 2):
\Vertical_Sync_Counter:CounterUDB:capt_rising\ <= ((not \Vertical_Sync_Counter:CounterUDB:prevCapture\ and Net_187));

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:capt_falling\' (cost = 1):
\Vertical_Sync_Counter:CounterUDB:capt_falling\ <= ((not Net_187 and \Vertical_Sync_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Vertical_Sync_Counter:CounterUDB:capt_either_edge\ <= ((not Net_187 and \Vertical_Sync_Counter:CounterUDB:prevCapture\)
	OR (not \Vertical_Sync_Counter:CounterUDB:prevCapture\ and Net_187));

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:overflow\' (cost = 0):
\Vertical_Sync_Counter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:underflow\' (cost = 0):
\Vertical_Sync_Counter:CounterUDB:underflow\ <= (\Vertical_Sync_Counter:CounterUDB:status_1\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not \Timer:TimerUDB:capture_last\ and Net_104 and \Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_Steering:PWMUDB:dith_count_0\ and \PWM_Steering:PWMUDB:dith_count_1\)
	OR (not \PWM_Steering:PWMUDB:dith_count_1\ and \PWM_Steering:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Composite_Sync_Counter:CounterUDB:reload_tc\' (cost = 0):
\Composite_Sync_Counter:CounterUDB:reload_tc\ <= (\Composite_Sync_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Comparator_Counter:CounterUDB:reload_tc\' (cost = 0):
\Comparator_Counter:CounterUDB:reload_tc\ <= (\Comparator_Counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Vertical_Sync_Counter:CounterUDB:reload_tc\' (cost = 0):
\Vertical_Sync_Counter:CounterUDB:reload_tc\ <= (\Vertical_Sync_Counter:CounterUDB:status_1\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 77 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Steering:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Composite_Sync_Counter:CounterUDB:status_2\ to zero
Aliasing \Composite_Sync_Counter:CounterUDB:overflow\ to zero
Aliasing \Comparator_Counter:CounterUDB:status_2\ to zero
Aliasing \Comparator_Counter:CounterUDB:overflow\ to zero
Aliasing \Vertical_Sync_Counter:CounterUDB:status_2\ to zero
Aliasing \Vertical_Sync_Counter:CounterUDB:overflow\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[117] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[330] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[340] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[350] = zero[8]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[478] = \Timer:TimerUDB:control_7\[384]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_capture\[666] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[879] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[889] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[899] = zero[8]
Removing Rhs of wire \Composite_Sync_Counter:CounterUDB:reload\[958] = \Composite_Sync_Counter:CounterUDB:status_1\[965]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:status_2\[967] = zero[8]
Removing Lhs of wire \Composite_Sync_Counter:CounterUDB:overflow\[977] = zero[8]
Removing Rhs of wire \Comparator_Counter:CounterUDB:reload\[1065] = \Comparator_Counter:CounterUDB:status_1\[1071]
Removing Lhs of wire \Comparator_Counter:CounterUDB:status_2\[1073] = zero[8]
Removing Lhs of wire \Comparator_Counter:CounterUDB:overflow\[1083] = zero[8]
Removing Rhs of wire \Vertical_Sync_Counter:CounterUDB:reload\[1173] = \Vertical_Sync_Counter:CounterUDB:status_1\[1179]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:status_2\[1181] = zero[8]
Removing Lhs of wire \Vertical_Sync_Counter:CounterUDB:overflow\[1191] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1247] = \PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1255] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\D\[1270] = \PWM_Steering:PWMUDB:control_7\[588]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\D\[1278] = zero[8]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj" -dcpsoc3 SpeedControl.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.788ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 04 April 2018 14:03:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgitau\PSoC Creator\car_lab_ele_302-navigation\SpeedControl.cydsn\SpeedControl.cyprj -d CY8C5868AXI-LP035 SpeedControl.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Composite_Sync_Counter:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Comparator_Counter:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Vertical_Sync_Counter:CounterUDB:overflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_201
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_145
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_95
    Digital Clock 3: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_180
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_21
    Digital Clock 5: Automatic-assigning  clock 'Clock_Steering'. Fanout=1, Signal=Net_120
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steering:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Steering was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Steering, EnableOut: Constant 1
    UDB Clk/Enable \Composite_Sync_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Composite_Sync_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Comparator_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Comparator_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Vertical_Sync_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Vertical_Sync_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: from_comparator(0), from_composite_sync_out(0), from_vertical_sync_out(0), MOSFET_Steering(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Vertical_Sync_Counter:CounterUDB:count_stored_i\, Duplicate of \Vertical_Sync_Counter:CounterUDB:prevCapture\ 
    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:count_stored_i\ (fanout=1)

    Removing \Comparator_Counter:CounterUDB:count_stored_i\, Duplicate of \Comparator_Counter:CounterUDB:prevCapture\ 
    MacroCell: Name=\Comparator_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208
        );
        Output = \Comparator_Counter:CounterUDB:count_stored_i\ (fanout=1)

    Removing \Composite_Sync_Counter:CounterUDB:count_stored_i\, Duplicate of \Composite_Sync_Counter:CounterUDB:prevCapture\ 
    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:count_stored_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MOSFET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSFET(0)__PA ,
            pin_input => Net_5 ,
            pad => MOSFET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hall_effect_sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => hall_effect_sensor(0)__PA ,
            fb => Net_104 ,
            pad => hall_effect_sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_Effect_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_Effect_LED(0)__PA ,
            pin_input => Net_104 ,
            pad => Hall_Effect_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSFET_Steering(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSFET_Steering(0)__PA ,
            pin_input => Net_137 ,
            pad => MOSFET_Steering(0)_PAD );

    Pin : Name = from_comparator(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => from_comparator(0)__PA ,
            fb => Net_208 ,
            pad => from_comparator(0)_PAD );

    Pin : Name = from_composite_sync_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => from_composite_sync_out(0)__PA ,
            fb => Net_171 ,
            pad => from_composite_sync_out(0)_PAD );

    Pin : Name = from_vertical_sync_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => from_vertical_sync_out(0)__PA ,
            fb => Net_187 ,
            pad => from_vertical_sync_out(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:runmode_enable\ * 
              \PWM_Steering:PWMUDB:tc_i\
        );
        Output = \PWM_Steering:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Composite_Sync_Counter:CounterUDB:prevCapture\ * Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:hwCapture\ (fanout=2)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:cmp_out_i\ * 
              !\Composite_Sync_Counter:CounterUDB:prevCompare\
        );
        Output = \Composite_Sync_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:reload\ * 
              !\Composite_Sync_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Composite_Sync_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:control_7\ * 
              !\Composite_Sync_Counter:CounterUDB:prevCapture\ * Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Comparator_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_208 * \Comparator_Counter:CounterUDB:prevCapture\
        );
        Output = \Comparator_Counter:CounterUDB:hwCapture\ (fanout=2)

    MacroCell: Name=\Comparator_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:cmp_out_i\ * 
              !\Comparator_Counter:CounterUDB:prevCompare\
        );
        Output = \Comparator_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Comparator_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:reload\ * 
              !\Comparator_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Comparator_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Comparator_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208 * \Comparator_Counter:CounterUDB:control_7\ * 
              !\Comparator_Counter:CounterUDB:prevCapture\
        );
        Output = \Comparator_Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Vertical_Sync_Counter:CounterUDB:prevCapture\ * Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:hwCapture\ (fanout=2)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:cmp_out_i\ * 
              !\Vertical_Sync_Counter:CounterUDB:prevCompare\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:reload\ * 
              !\Vertical_Sync_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:control_7\ * 
              !\Vertical_Sync_Counter:CounterUDB:prevCapture\ * Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_5, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:control_7\
        );
        Output = \PWM_Steering:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Steering:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steering:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steering:PWMUDB:prevCompare1\ * 
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steering:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_137, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:runmode_enable\ * 
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = Net_137 (fanout=1)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:reload\
        );
        Output = \Composite_Sync_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Composite_Sync_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Composite_Sync_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Comparator_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208
        );
        Output = \Comparator_Counter:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Comparator_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:reload\
        );
        Output = \Comparator_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Comparator_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Comparator_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:reload\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:prevCompare\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_95 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_95 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Steering:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steering:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steering:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steering:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_145 ,
            cs_addr_1 => \Composite_Sync_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Composite_Sync_Counter:CounterUDB:reload\ ,
            f0_load => \Composite_Sync_Counter:CounterUDB:hwCapture\ ,
            z0_comb => \Composite_Sync_Counter:CounterUDB:reload\ ,
            cl1_comb => \Composite_Sync_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Composite_Sync_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Composite_Sync_Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Comparator_Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_201 ,
            cs_addr_1 => \Comparator_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Comparator_Counter:CounterUDB:reload\ ,
            f0_load => \Comparator_Counter:CounterUDB:hwCapture\ ,
            z0_comb => \Comparator_Counter:CounterUDB:reload\ ,
            cl1_comb => \Comparator_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Comparator_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Comparator_Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Vertical_Sync_Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_180 ,
            cs_addr_1 => \Vertical_Sync_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Vertical_Sync_Counter:CounterUDB:reload\ ,
            f0_load => \Vertical_Sync_Counter:CounterUDB:hwCapture\ ,
            z0_comb => \Vertical_Sync_Counter:CounterUDB:reload\ ,
            cl1_comb => \Vertical_Sync_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Vertical_Sync_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Vertical_Sync_Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_21 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_95 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steering:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_120 ,
            status_3 => \PWM_Steering:PWMUDB:status_3\ ,
            status_2 => \PWM_Steering:PWMUDB:status_2\ ,
            status_0 => \PWM_Steering:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_145 ,
            status_6 => \Composite_Sync_Counter:CounterUDB:status_6\ ,
            status_5 => \Composite_Sync_Counter:CounterUDB:status_5\ ,
            status_4 => \Composite_Sync_Counter:CounterUDB:hwCapture\ ,
            status_3 => \Composite_Sync_Counter:CounterUDB:status_3\ ,
            status_1 => \Composite_Sync_Counter:CounterUDB:reload\ ,
            status_0 => \Composite_Sync_Counter:CounterUDB:status_0\ ,
            interrupt => Net_193 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Comparator_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_201 ,
            status_6 => \Comparator_Counter:CounterUDB:status_6\ ,
            status_5 => \Comparator_Counter:CounterUDB:status_5\ ,
            status_4 => \Comparator_Counter:CounterUDB:hwCapture\ ,
            status_3 => \Comparator_Counter:CounterUDB:status_3\ ,
            status_1 => \Comparator_Counter:CounterUDB:reload\ ,
            status_0 => \Comparator_Counter:CounterUDB:status_0\ ,
            interrupt => Net_206 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Vertical_Sync_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_180 ,
            status_6 => \Vertical_Sync_Counter:CounterUDB:status_6\ ,
            status_5 => \Vertical_Sync_Counter:CounterUDB:status_5\ ,
            status_4 => \Vertical_Sync_Counter:CounterUDB:hwCapture\ ,
            status_3 => \Vertical_Sync_Counter:CounterUDB:status_3\ ,
            status_1 => \Vertical_Sync_Counter:CounterUDB:reload\ ,
            status_0 => \Vertical_Sync_Counter:CounterUDB:status_0\ ,
            interrupt => Net_185 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_21 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_95 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steering:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \PWM_Steering:PWMUDB:control_7\ ,
            control_6 => \PWM_Steering:PWMUDB:control_6\ ,
            control_5 => \PWM_Steering:PWMUDB:control_5\ ,
            control_4 => \PWM_Steering:PWMUDB:control_4\ ,
            control_3 => \PWM_Steering:PWMUDB:control_3\ ,
            control_2 => \PWM_Steering:PWMUDB:control_2\ ,
            control_1 => \PWM_Steering:PWMUDB:control_1\ ,
            control_0 => \PWM_Steering:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Composite_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_145 ,
            control_7 => \Composite_Sync_Counter:CounterUDB:control_7\ ,
            control_6 => \Composite_Sync_Counter:CounterUDB:control_6\ ,
            control_5 => \Composite_Sync_Counter:CounterUDB:control_5\ ,
            control_4 => \Composite_Sync_Counter:CounterUDB:control_4\ ,
            control_3 => \Composite_Sync_Counter:CounterUDB:control_3\ ,
            control_2 => \Composite_Sync_Counter:CounterUDB:control_2\ ,
            control_1 => \Composite_Sync_Counter:CounterUDB:control_1\ ,
            control_0 => \Composite_Sync_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Comparator_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_201 ,
            control_7 => \Comparator_Counter:CounterUDB:control_7\ ,
            control_6 => \Comparator_Counter:CounterUDB:control_6\ ,
            control_5 => \Comparator_Counter:CounterUDB:control_5\ ,
            control_4 => \Comparator_Counter:CounterUDB:control_4\ ,
            control_3 => \Comparator_Counter:CounterUDB:control_3\ ,
            control_2 => \Comparator_Counter:CounterUDB:control_2\ ,
            control_1 => \Comparator_Counter:CounterUDB:control_1\ ,
            control_0 => \Comparator_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Vertical_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_180 ,
            control_7 => \Vertical_Sync_Counter:CounterUDB:control_7\ ,
            control_6 => \Vertical_Sync_Counter:CounterUDB:control_6\ ,
            control_5 => \Vertical_Sync_Counter:CounterUDB:control_5\ ,
            control_4 => \Vertical_Sync_Counter:CounterUDB:control_4\ ,
            control_3 => \Vertical_Sync_Counter:CounterUDB:control_3\ ,
            control_2 => \Vertical_Sync_Counter:CounterUDB:control_2\ ,
            control_1 => \Vertical_Sync_Counter:CounterUDB:control_1\ ,
            control_0 => \Vertical_Sync_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Magnet_Interrupt
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Composite_Sync_Interrupt
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Vertical_Sync_Interrupt
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Comparator_Interrupt
        PORT MAP (
            interrupt => Net_206 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   17 :   55 :   72 : 23.61 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   45 :  339 :  384 : 11.72 %
  Total P-terms               :   45 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.112ms
Tech Mapping phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)] : Hall_Effect_LED(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MOSFET(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : hall_effect_sensor(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            3.46
               Macrocells :            2.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       5.00 :       4.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_137, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:runmode_enable\ * 
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = Net_137 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Steering:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:control_7\
        );
        Output = \PWM_Steering:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Steering:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:runmode_enable\ * 
              \PWM_Steering:PWMUDB:tc_i\
        );
        Output = \PWM_Steering:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Steering:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steering:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steering:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steering:PWMUDB:prevCompare1\ * 
              \PWM_Steering:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steering:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steering:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steering:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steering:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steering:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Steering:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_120 ,
        status_3 => \PWM_Steering:PWMUDB:status_3\ ,
        status_2 => \PWM_Steering:PWMUDB:status_2\ ,
        status_0 => \PWM_Steering:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steering:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \PWM_Steering:PWMUDB:control_7\ ,
        control_6 => \PWM_Steering:PWMUDB:control_6\ ,
        control_5 => \PWM_Steering:PWMUDB:control_5\ ,
        control_4 => \PWM_Steering:PWMUDB:control_4\ ,
        control_3 => \PWM_Steering:PWMUDB:control_3\ ,
        control_2 => \PWM_Steering:PWMUDB:control_2\ ,
        control_1 => \PWM_Steering:PWMUDB:control_1\ ,
        control_0 => \PWM_Steering:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Comparator_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:reload\ * 
              !\Comparator_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Comparator_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Comparator_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:reload\
        );
        Output = \Comparator_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:cmp_out_i\ * 
              !\Vertical_Sync_Counter:CounterUDB:prevCompare\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:reload\ * 
              !\Vertical_Sync_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:reload\
        );
        Output = \Vertical_Sync_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:cmp_out_i\ * 
              !\Composite_Sync_Counter:CounterUDB:prevCompare\
        );
        Output = \Composite_Sync_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Composite_Sync_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:reload\ * 
              !\Composite_Sync_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Composite_Sync_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:reload\
        );
        Output = \Composite_Sync_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_145 ,
        cs_addr_1 => \Composite_Sync_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Composite_Sync_Counter:CounterUDB:reload\ ,
        f0_load => \Composite_Sync_Counter:CounterUDB:hwCapture\ ,
        z0_comb => \Composite_Sync_Counter:CounterUDB:reload\ ,
        cl1_comb => \Composite_Sync_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Composite_Sync_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Composite_Sync_Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_145 ,
        status_6 => \Composite_Sync_Counter:CounterUDB:status_6\ ,
        status_5 => \Composite_Sync_Counter:CounterUDB:status_5\ ,
        status_4 => \Composite_Sync_Counter:CounterUDB:hwCapture\ ,
        status_3 => \Composite_Sync_Counter:CounterUDB:status_3\ ,
        status_1 => \Composite_Sync_Counter:CounterUDB:reload\ ,
        status_0 => \Composite_Sync_Counter:CounterUDB:status_0\ ,
        interrupt => Net_193 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_95 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_95 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_95 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_5, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_21 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_21 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Vertical_Sync_Counter:CounterUDB:control_7\ * 
              !\Vertical_Sync_Counter:CounterUDB:prevCapture\ * Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Vertical_Sync_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Vertical_Sync_Counter:CounterUDB:prevCapture\ * Net_187
        );
        Output = \Vertical_Sync_Counter:CounterUDB:hwCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Comparator_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:cmp_out_i\ * 
              !\Comparator_Counter:CounterUDB:prevCompare\
        );
        Output = \Comparator_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Comparator_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Comparator_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Comparator_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Vertical_Sync_Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_180 ,
        cs_addr_1 => \Vertical_Sync_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Vertical_Sync_Counter:CounterUDB:reload\ ,
        f0_load => \Vertical_Sync_Counter:CounterUDB:hwCapture\ ,
        z0_comb => \Vertical_Sync_Counter:CounterUDB:reload\ ,
        cl1_comb => \Vertical_Sync_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Vertical_Sync_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Vertical_Sync_Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Vertical_Sync_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_180 ,
        status_6 => \Vertical_Sync_Counter:CounterUDB:status_6\ ,
        status_5 => \Vertical_Sync_Counter:CounterUDB:status_5\ ,
        status_4 => \Vertical_Sync_Counter:CounterUDB:hwCapture\ ,
        status_3 => \Vertical_Sync_Counter:CounterUDB:status_3\ ,
        status_1 => \Vertical_Sync_Counter:CounterUDB:reload\ ,
        status_0 => \Vertical_Sync_Counter:CounterUDB:status_0\ ,
        interrupt => Net_185 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Vertical_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_180 ,
        control_7 => \Vertical_Sync_Counter:CounterUDB:control_7\ ,
        control_6 => \Vertical_Sync_Counter:CounterUDB:control_6\ ,
        control_5 => \Vertical_Sync_Counter:CounterUDB:control_5\ ,
        control_4 => \Vertical_Sync_Counter:CounterUDB:control_4\ ,
        control_3 => \Vertical_Sync_Counter:CounterUDB:control_3\ ,
        control_2 => \Vertical_Sync_Counter:CounterUDB:control_2\ ,
        control_1 => \Vertical_Sync_Counter:CounterUDB:control_1\ ,
        control_0 => \Vertical_Sync_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Comparator_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208 * \Comparator_Counter:CounterUDB:control_7\ * 
              !\Comparator_Counter:CounterUDB:prevCapture\
        );
        Output = \Comparator_Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Comparator_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_201) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208
        );
        Output = \Comparator_Counter:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Comparator_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_208 * \Comparator_Counter:CounterUDB:prevCapture\
        );
        Output = \Comparator_Counter:CounterUDB:hwCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Composite_Sync_Counter:CounterUDB:control_7\ * 
              !\Composite_Sync_Counter:CounterUDB:prevCapture\ * Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_145) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Composite_Sync_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Composite_Sync_Counter:CounterUDB:prevCapture\ * Net_171
        );
        Output = \Composite_Sync_Counter:CounterUDB:hwCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Comparator_Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_201 ,
        cs_addr_1 => \Comparator_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Comparator_Counter:CounterUDB:reload\ ,
        f0_load => \Comparator_Counter:CounterUDB:hwCapture\ ,
        z0_comb => \Comparator_Counter:CounterUDB:reload\ ,
        cl1_comb => \Comparator_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Comparator_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Comparator_Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Comparator_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_201 ,
        status_6 => \Comparator_Counter:CounterUDB:status_6\ ,
        status_5 => \Comparator_Counter:CounterUDB:status_5\ ,
        status_4 => \Comparator_Counter:CounterUDB:hwCapture\ ,
        status_3 => \Comparator_Counter:CounterUDB:status_3\ ,
        status_1 => \Comparator_Counter:CounterUDB:reload\ ,
        status_0 => \Comparator_Counter:CounterUDB:status_0\ ,
        interrupt => Net_206 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Comparator_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_201 ,
        control_7 => \Comparator_Counter:CounterUDB:control_7\ ,
        control_6 => \Comparator_Counter:CounterUDB:control_6\ ,
        control_5 => \Comparator_Counter:CounterUDB:control_5\ ,
        control_4 => \Comparator_Counter:CounterUDB:control_4\ ,
        control_3 => \Comparator_Counter:CounterUDB:control_3\ ,
        control_2 => \Comparator_Counter:CounterUDB:control_2\ ,
        control_1 => \Comparator_Counter:CounterUDB:control_1\ ,
        control_0 => \Comparator_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_95 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Composite_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_145 ,
        control_7 => \Composite_Sync_Counter:CounterUDB:control_7\ ,
        control_6 => \Composite_Sync_Counter:CounterUDB:control_6\ ,
        control_5 => \Composite_Sync_Counter:CounterUDB:control_5\ ,
        control_4 => \Composite_Sync_Counter:CounterUDB:control_4\ ,
        control_3 => \Composite_Sync_Counter:CounterUDB:control_3\ ,
        control_2 => \Composite_Sync_Counter:CounterUDB:control_2\ ,
        control_1 => \Composite_Sync_Counter:CounterUDB:control_1\ ,
        control_0 => \Composite_Sync_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Comparator_Interrupt
        PORT MAP (
            interrupt => Net_206 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Composite_Sync_Interrupt
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Magnet_Interrupt
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Vertical_Sync_Interrupt
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = from_comparator(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => from_comparator(0)__PA ,
        fb => Net_208 ,
        pad => from_comparator(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = hall_effect_sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => hall_effect_sensor(0)__PA ,
        fb => Net_104 ,
        pad => hall_effect_sensor(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = MOSFET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSFET(0)__PA ,
        pin_input => Net_5 ,
        pad => MOSFET(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = Hall_Effect_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall_Effect_LED(0)__PA ,
        pin_input => Net_104 ,
        pad => Hall_Effect_LED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = from_composite_sync_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => from_composite_sync_out(0)__PA ,
        fb => Net_171 ,
        pad => from_composite_sync_out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSFET_Steering(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSFET_Steering(0)__PA ,
        pin_input => Net_137 ,
        pad => MOSFET_Steering(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = from_vertical_sync_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => from_vertical_sync_out(0)__PA ,
        fb => Net_187 ,
        pad => from_vertical_sync_out(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_201 ,
            dclk_0 => Net_201_local ,
            dclk_glb_1 => Net_145 ,
            dclk_1 => Net_145_local ,
            dclk_glb_2 => Net_95 ,
            dclk_2 => Net_95_local ,
            dclk_glb_3 => Net_180 ,
            dclk_3 => Net_180_local ,
            dclk_glb_4 => Net_21 ,
            dclk_4 => Net_21_local ,
            dclk_glb_5 => Net_120 ,
            dclk_5 => Net_120_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+------------
   0 |   1 |       |      NONE |      RES_PULL_UP |         from_comparator(0) | FB(Net_208)
     |   6 |     * |      NONE |      RES_PULL_UP |      hall_effect_sensor(0) | FB(Net_104)
-----+-----+-------+-----------+------------------+----------------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |           \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+----------------------------+------------
   3 |   6 |     * |      NONE |         CMOS_OUT |                  MOSFET(0) | In(Net_5)
-----+-----+-------+-----------+------------------+----------------------------+------------
   6 |   3 |     * |      NONE |         CMOS_OUT |         Hall_Effect_LED(0) | In(Net_104)
-----+-----+-------+-----------+------------------+----------------------------+------------
  12 |   2 |       |      NONE |      RES_PULL_UP | from_composite_sync_out(0) | FB(Net_171)
     |   3 |       |      NONE |         CMOS_OUT |         MOSFET_Steering(0) | In(Net_137)
-----+-----+-------+-----------+------------------+----------------------------+------------
  15 |   1 |       |      NONE |      RES_PULL_UP |  from_vertical_sync_out(0) | FB(Net_187)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.029ms
Digital Placement phase: Elapsed time ==> 1s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SpeedControl_r.vh2" --pcf-path "SpeedControl.pco" --des-name "SpeedControl" --dsf-path "SpeedControl.dsf" --sdc-path "SpeedControl.sdc" --lib-path "SpeedControl_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SpeedControl_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.325ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.368ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.369ms
API generation phase: Elapsed time ==> 1s.101ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
