.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set RX__0__MASK, 0x04
.set RX__0__PC, CYREG_PRT4_PC2
.set RX__0__PORT, 4
.set RX__0__SHIFT, 2
.set RX__AG, CYREG_PRT4_AG
.set RX__AMUX, CYREG_PRT4_AMUX
.set RX__BIE, CYREG_PRT4_BIE
.set RX__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RX__BYP, CYREG_PRT4_BYP
.set RX__CTL, CYREG_PRT4_CTL
.set RX__DM0, CYREG_PRT4_DM0
.set RX__DM1, CYREG_PRT4_DM1
.set RX__DM2, CYREG_PRT4_DM2
.set RX__DR, CYREG_PRT4_DR
.set RX__INP_DIS, CYREG_PRT4_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RX__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT4_LCD_EN
.set RX__MASK, 0x04
.set RX__PORT, 4
.set RX__PRT, CYREG_PRT4_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RX__PS, CYREG_PRT4_PS
.set RX__SHIFT, 2
.set RX__SLW, CYREG_PRT4_SLW

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set RX_1__0__MASK, 0x40
.set RX_1__0__PC, CYREG_PRT5_PC6
.set RX_1__0__PORT, 5
.set RX_1__0__SHIFT, 6
.set RX_1__AG, CYREG_PRT5_AG
.set RX_1__AMUX, CYREG_PRT5_AMUX
.set RX_1__BIE, CYREG_PRT5_BIE
.set RX_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RX_1__BYP, CYREG_PRT5_BYP
.set RX_1__CTL, CYREG_PRT5_CTL
.set RX_1__DM0, CYREG_PRT5_DM0
.set RX_1__DM1, CYREG_PRT5_DM1
.set RX_1__DM2, CYREG_PRT5_DM2
.set RX_1__DR, CYREG_PRT5_DR
.set RX_1__INP_DIS, CYREG_PRT5_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RX_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RX_1__LCD_EN, CYREG_PRT5_LCD_EN
.set RX_1__MASK, 0x40
.set RX_1__PORT, 5
.set RX_1__PRT, CYREG_PRT5_PRT
.set RX_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RX_1__PS, CYREG_PRT5_PS
.set RX_1__SHIFT, 6
.set RX_1__SLW, CYREG_PRT5_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Tx_1__0__MASK, 0x08
.set Tx_1__0__PC, CYREG_PRT4_PC3
.set Tx_1__0__PORT, 4
.set Tx_1__0__SHIFT, 3
.set Tx_1__AG, CYREG_PRT4_AG
.set Tx_1__AMUX, CYREG_PRT4_AMUX
.set Tx_1__BIE, CYREG_PRT4_BIE
.set Tx_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Tx_1__BYP, CYREG_PRT4_BYP
.set Tx_1__CTL, CYREG_PRT4_CTL
.set Tx_1__DM0, CYREG_PRT4_DM0
.set Tx_1__DM1, CYREG_PRT4_DM1
.set Tx_1__DM2, CYREG_PRT4_DM2
.set Tx_1__DR, CYREG_PRT4_DR
.set Tx_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Tx_1__MASK, 0x08
.set Tx_1__PORT, 4
.set Tx_1__PRT, CYREG_PRT4_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Tx_1__PS, CYREG_PRT4_PS
.set Tx_1__SHIFT, 3
.set Tx_1__SLW, CYREG_PRT4_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Tx_2__0__MASK, 0x20
.set Tx_2__0__PC, CYREG_PRT4_PC5
.set Tx_2__0__PORT, 4
.set Tx_2__0__SHIFT, 5
.set Tx_2__AG, CYREG_PRT4_AG
.set Tx_2__AMUX, CYREG_PRT4_AMUX
.set Tx_2__BIE, CYREG_PRT4_BIE
.set Tx_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Tx_2__BYP, CYREG_PRT4_BYP
.set Tx_2__CTL, CYREG_PRT4_CTL
.set Tx_2__DM0, CYREG_PRT4_DM0
.set Tx_2__DM1, CYREG_PRT4_DM1
.set Tx_2__DM2, CYREG_PRT4_DM2
.set Tx_2__DR, CYREG_PRT4_DR
.set Tx_2__INP_DIS, CYREG_PRT4_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Tx_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Tx_2__LCD_EN, CYREG_PRT4_LCD_EN
.set Tx_2__MASK, 0x20
.set Tx_2__PORT, 4
.set Tx_2__PRT, CYREG_PRT4_PRT
.set Tx_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Tx_2__PS, CYREG_PRT4_PS
.set Tx_2__SHIFT, 5
.set Tx_2__SLW, CYREG_PRT4_SLW

/* Tx_3 */
.set Tx_3__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Tx_3__0__MASK, 0x80
.set Tx_3__0__PC, CYREG_PRT4_PC7
.set Tx_3__0__PORT, 4
.set Tx_3__0__SHIFT, 7
.set Tx_3__AG, CYREG_PRT4_AG
.set Tx_3__AMUX, CYREG_PRT4_AMUX
.set Tx_3__BIE, CYREG_PRT4_BIE
.set Tx_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Tx_3__BYP, CYREG_PRT4_BYP
.set Tx_3__CTL, CYREG_PRT4_CTL
.set Tx_3__DM0, CYREG_PRT4_DM0
.set Tx_3__DM1, CYREG_PRT4_DM1
.set Tx_3__DM2, CYREG_PRT4_DM2
.set Tx_3__DR, CYREG_PRT4_DR
.set Tx_3__INP_DIS, CYREG_PRT4_INP_DIS
.set Tx_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Tx_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Tx_3__LCD_EN, CYREG_PRT4_LCD_EN
.set Tx_3__MASK, 0x80
.set Tx_3__PORT, 4
.set Tx_3__PRT, CYREG_PRT4_PRT
.set Tx_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Tx_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Tx_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Tx_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Tx_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Tx_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Tx_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Tx_3__PS, CYREG_PRT4_PS
.set Tx_3__SHIFT, 7
.set Tx_3__SLW, CYREG_PRT4_SLW

/* Tx_4 */
.set Tx_4__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Tx_4__0__MASK, 0x40
.set Tx_4__0__PC, CYREG_PRT4_PC6
.set Tx_4__0__PORT, 4
.set Tx_4__0__SHIFT, 6
.set Tx_4__AG, CYREG_PRT4_AG
.set Tx_4__AMUX, CYREG_PRT4_AMUX
.set Tx_4__BIE, CYREG_PRT4_BIE
.set Tx_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Tx_4__BYP, CYREG_PRT4_BYP
.set Tx_4__CTL, CYREG_PRT4_CTL
.set Tx_4__DM0, CYREG_PRT4_DM0
.set Tx_4__DM1, CYREG_PRT4_DM1
.set Tx_4__DM2, CYREG_PRT4_DM2
.set Tx_4__DR, CYREG_PRT4_DR
.set Tx_4__INP_DIS, CYREG_PRT4_INP_DIS
.set Tx_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Tx_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Tx_4__LCD_EN, CYREG_PRT4_LCD_EN
.set Tx_4__MASK, 0x40
.set Tx_4__PORT, 4
.set Tx_4__PRT, CYREG_PRT4_PRT
.set Tx_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Tx_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Tx_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Tx_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Tx_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Tx_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Tx_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Tx_4__PS, CYREG_PRT4_PS
.set Tx_4__SHIFT, 6
.set Tx_4__SLW, CYREG_PRT4_SLW

/* UART_1_BUART */
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x05
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x20
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x20

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_2_BUART */
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB00_ST

/* UART_2_IntClock */
.set UART_2_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_2_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_2_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_2_IntClock__INDEX, 0x03
.set UART_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_2_IntClock__PM_ACT_MSK, 0x08
.set UART_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_2_IntClock__PM_STBY_MSK, 0x08

/* UART_2_TXInternalInterrupt */
.set UART_2_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_2_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_2_TXInternalInterrupt__INTC_MASK, 0x08
.set UART_2_TXInternalInterrupt__INTC_NUMBER, 3
.set UART_2_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_2_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_2_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_2_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_3_BUART */
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_3_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_3_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_3_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_3_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_3_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_3_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_3_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_3_BUART_sTX_TxSts__0__POS, 0
.set UART_3_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_3_BUART_sTX_TxSts__1__POS, 1
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_3_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_3_BUART_sTX_TxSts__2__POS, 2
.set UART_3_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_3_BUART_sTX_TxSts__3__POS, 3
.set UART_3_BUART_sTX_TxSts__MASK, 0x0F
.set UART_3_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_3_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* UART_3_IntClock */
.set UART_3_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_3_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_3_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_3_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_3_IntClock__INDEX, 0x04
.set UART_3_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_3_IntClock__PM_ACT_MSK, 0x10
.set UART_3_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_3_IntClock__PM_STBY_MSK, 0x10

/* UART_3_TXInternalInterrupt */
.set UART_3_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_3_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_3_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_3_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_3_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_3_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_3_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_3_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_4_BUART */
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB05_A0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB05_A1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB05_D0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB05_D1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB05_F0
.set UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB05_F1
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_4_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_4_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_4_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_4_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_4_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_4_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_4_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_4_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_4_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_4_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_4_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_4_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_4_BUART_sTX_TxSts__0__POS, 0
.set UART_4_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_4_BUART_sTX_TxSts__1__POS, 1
.set UART_4_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_4_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_4_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_4_BUART_sTX_TxSts__2__POS, 2
.set UART_4_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_4_BUART_sTX_TxSts__3__POS, 3
.set UART_4_BUART_sTX_TxSts__MASK, 0x0F
.set UART_4_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_4_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_4_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* UART_4_IntClock */
.set UART_4_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_4_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_4_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_4_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_4_IntClock__INDEX, 0x02
.set UART_4_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_4_IntClock__PM_ACT_MSK, 0x04
.set UART_4_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_4_IntClock__PM_STBY_MSK, 0x04

/* UART_4_TXInternalInterrupt */
.set UART_4_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_4_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_4_TXInternalInterrupt__INTC_MASK, 0x20
.set UART_4_TXInternalInterrupt__INTC_NUMBER, 5
.set UART_4_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_4_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set UART_4_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_4_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_5_BUART */
.set UART_5_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_5_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_5_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_5_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_5_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_5_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_5_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_5_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_5_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_5_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_5_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_5_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_5_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_5_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_5_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_5_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_5_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_5_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_5_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_5_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_5_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_5_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_5_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_5_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_5_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_5_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_5_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_5_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_5_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_5_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_5_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_5_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_5_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_5_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_5_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_5_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_5_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_5_BUART_sRX_RxSts__3__POS, 3
.set UART_5_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_5_BUART_sRX_RxSts__4__POS, 4
.set UART_5_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_5_BUART_sRX_RxSts__5__POS, 5
.set UART_5_BUART_sRX_RxSts__MASK, 0x38
.set UART_5_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_5_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_5_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST

/* UART_5_IntClock */
.set UART_5_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set UART_5_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set UART_5_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set UART_5_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_5_IntClock__INDEX, 0x06
.set UART_5_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_5_IntClock__PM_ACT_MSK, 0x40
.set UART_5_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_5_IntClock__PM_STBY_MSK, 0x40

/* UART_5_RXInternalInterrupt */
.set UART_5_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_5_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_5_RXInternalInterrupt__INTC_MASK, 0x40
.set UART_5_RXInternalInterrupt__INTC_NUMBER, 6
.set UART_5_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_5_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set UART_5_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_5_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_6_BUART */
.set UART_6_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_6_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_6_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_6_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_6_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_6_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_6_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_6_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_6_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_6_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_6_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set UART_6_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_6_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set UART_6_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_6_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_6_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_6_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set UART_6_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_6_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_6_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_6_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_6_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_6_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_6_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set UART_6_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set UART_6_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_6_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_6_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_6_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_6_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_6_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_6_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_6_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_6_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_6_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_6_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_6_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_6_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_6_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_6_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_6_BUART_sRX_RxSts__3__POS, 3
.set UART_6_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_6_BUART_sRX_RxSts__4__POS, 4
.set UART_6_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_6_BUART_sRX_RxSts__5__POS, 5
.set UART_6_BUART_sRX_RxSts__MASK, 0x38
.set UART_6_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_6_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_6_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB02_ST

/* UART_6_IntClock */
.set UART_6_IntClock__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set UART_6_IntClock__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set UART_6_IntClock__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set UART_6_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_6_IntClock__INDEX, 0x07
.set UART_6_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_6_IntClock__PM_ACT_MSK, 0x80
.set UART_6_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_6_IntClock__PM_STBY_MSK, 0x80

/* UART_6_RXInternalInterrupt */
.set UART_6_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_6_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_6_RXInternalInterrupt__INTC_MASK, 0x80
.set UART_6_RXInternalInterrupt__INTC_NUMBER, 7
.set UART_6_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_6_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set UART_6_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_6_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Vin */
.set Pin_Vin__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Pin_Vin__0__MASK, 0x02
.set Pin_Vin__0__PC, CYREG_PRT4_PC1
.set Pin_Vin__0__PORT, 4
.set Pin_Vin__0__SHIFT, 1
.set Pin_Vin__AG, CYREG_PRT4_AG
.set Pin_Vin__AMUX, CYREG_PRT4_AMUX
.set Pin_Vin__BIE, CYREG_PRT4_BIE
.set Pin_Vin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_Vin__BYP, CYREG_PRT4_BYP
.set Pin_Vin__CTL, CYREG_PRT4_CTL
.set Pin_Vin__DM0, CYREG_PRT4_DM0
.set Pin_Vin__DM1, CYREG_PRT4_DM1
.set Pin_Vin__DM2, CYREG_PRT4_DM2
.set Pin_Vin__DR, CYREG_PRT4_DR
.set Pin_Vin__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_Vin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_Vin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_Vin__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_Vin__MASK, 0x02
.set Pin_Vin__PORT, 4
.set Pin_Vin__PRT, CYREG_PRT4_PRT
.set Pin_Vin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_Vin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_Vin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_Vin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_Vin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_Vin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_Vin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_Vin__PS, CYREG_PRT4_PS
.set Pin_Vin__SHIFT, 1
.set Pin_Vin__SLW, CYREG_PRT4_SLW

/* Pin_Vin_1 */
.set Pin_Vin_1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Pin_Vin_1__0__MASK, 0x01
.set Pin_Vin_1__0__PC, CYREG_PRT4_PC0
.set Pin_Vin_1__0__PORT, 4
.set Pin_Vin_1__0__SHIFT, 0
.set Pin_Vin_1__AG, CYREG_PRT4_AG
.set Pin_Vin_1__AMUX, CYREG_PRT4_AMUX
.set Pin_Vin_1__BIE, CYREG_PRT4_BIE
.set Pin_Vin_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_Vin_1__BYP, CYREG_PRT4_BYP
.set Pin_Vin_1__CTL, CYREG_PRT4_CTL
.set Pin_Vin_1__DM0, CYREG_PRT4_DM0
.set Pin_Vin_1__DM1, CYREG_PRT4_DM1
.set Pin_Vin_1__DM2, CYREG_PRT4_DM2
.set Pin_Vin_1__DR, CYREG_PRT4_DR
.set Pin_Vin_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_Vin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_Vin_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_Vin_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_Vin_1__MASK, 0x01
.set Pin_Vin_1__PORT, 4
.set Pin_Vin_1__PRT, CYREG_PRT4_PRT
.set Pin_Vin_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_Vin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_Vin_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_Vin_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_Vin_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_Vin_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_Vin_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_Vin_1__PS, CYREG_PRT4_PS
.set Pin_Vin_1__SHIFT, 0
.set Pin_Vin_1__SLW, CYREG_PRT4_SLW

/* ADC_SAR_L_ADC_SAR */
.set ADC_SAR_L_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_L_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_L_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_L_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_L_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_L_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_L_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_L_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_L_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_L_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_L_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_L_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_L_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_L_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_L_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_L_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_L_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_L_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_L_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_L_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_L_Bypass */
.set ADC_SAR_L_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_L_Bypass__0__MASK, 0x10
.set ADC_SAR_L_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_L_Bypass__0__PORT, 0
.set ADC_SAR_L_Bypass__0__SHIFT, 4
.set ADC_SAR_L_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_L_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_L_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_L_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_L_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_L_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_L_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_L_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_L_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_L_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_L_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_L_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_L_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_L_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_L_Bypass__MASK, 0x10
.set ADC_SAR_L_Bypass__PORT, 0
.set ADC_SAR_L_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_L_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_L_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_L_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_L_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_L_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_L_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_L_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_L_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_L_Bypass__SHIFT, 4
.set ADC_SAR_L_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_L_IRQ */
.set ADC_SAR_L_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_L_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_L_IRQ__INTC_MASK, 0x01
.set ADC_SAR_L_IRQ__INTC_NUMBER, 0
.set ADC_SAR_L_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_L_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_L_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_L_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_L_theACLK */
.set ADC_SAR_L_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_L_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_L_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_L_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_L_theACLK__INDEX, 0x00
.set ADC_SAR_L_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_L_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_L_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_L_theACLK__PM_STBY_MSK, 0x01

/* ADC_SAR_R_ADC_SAR */
.set ADC_SAR_R_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_R_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_R_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_R_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_R_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_R_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_R_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_R_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_R_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_R_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_R_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_R_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_R_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_R_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_R_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_R_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_R_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_R_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_R_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_R_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_R_IRQ */
.set ADC_SAR_R_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_R_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_R_IRQ__INTC_MASK, 0x02
.set ADC_SAR_R_IRQ__INTC_NUMBER, 1
.set ADC_SAR_R_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_R_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_R_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_R_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_R_theACLK */
.set ADC_SAR_R_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_R_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_R_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_R_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_R_theACLK__INDEX, 0x01
.set ADC_SAR_R_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_R_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_R_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_R_theACLK__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 53000000
.set BCLK__BUS_CLK__KHZ, 53000
.set BCLK__BUS_CLK__MHZ, 53
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000000FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
