/*
 * Device Tree Source for the r8a7795 SoC
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <dt-bindings/clock/r8a7795-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "renesas,r8a7795";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		spi1 = &msiof0;
		spi2 = &msiof1;
		spi3 = &msiof2;
		spi4 = &msiof3;
		vin0 = &vin0;
		vin1 = &vin1;
		csi2_0 = &csi2_0;
		csi2_1 = &csi2_1;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a57_0: cpu@0 {
			compatible = "arm,cortex-a57", "arm,armv8";
			reg = <0x0>;
			device_type = "cpu";
			enable-method = "psci";
		};

		a57_1: cpu@1 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x1>;
			device_type = "cpu";
			enable-method = "psci";
		};
		a57_2: cpu@2 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x2>;
			device_type = "cpu";
			enable-method = "psci";
		};
		a57_3: cpu@3 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x3>;
			device_type = "cpu";
			enable-method = "psci";
		};
	};

	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gic: interrupt-controller@0xf1010000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1010000 0 0x1000>,
			      <0x0 0xf1020000 0 0x2000>;
			interrupts = <GIC_PPI 9
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		};

		gpio0: gpio@e6050000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6050000 0 0x50>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 0 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO0>;
		};

		gpio1: gpio@e6051000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6051000 0 0x50>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 32 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO1>;
		};

		gpio2: gpio@e6052000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6052000 0 0x50>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 64 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO2>;
		};

		gpio3: gpio@e6053000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6053000 0 0x50>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 96 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO3>;
		};

		gpio4: gpio@e6054000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6054000 0 0x50>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 128 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO4>;
		};

		gpio5: gpio@e6055000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055000 0 0x50>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 160 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO5>;
		};

		gpio6: gpio@e6055400 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055400 0 0x50>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 192 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO6>;
		};

		gpio7: gpio@e6055800 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055800 0 0x50>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 224 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO7>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <GIC_PPI 13
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 14
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 11
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 10
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
			clock-frequency = <8333333>;
		};

		clock {
			#address-cells = <2>;
			#size-cells = <2>;
			#clock-cells = <1>;
			ranges;

			cp_clk: cp {
				compatible = "fixed-factor-clock";
				clocks = <&extal_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			zt_clk: zt {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			ztr_clk: ztr {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			ztrd2_clk: ztrd2 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <12>;
				clock-mult = <1>;
			};

			zx_clk: zx {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0_clk: s0 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0d1_clk: s0d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s0d4_clk: s0d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s1_clk: s1 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <3>;
				clock-mult = <1>;
			};

			s1d1_clk: s1d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s1d2_clk: s1d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s1d4_clk: s1d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2_clk: s2 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2d1_clk: s2d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s2d2_clk: s2d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s2d4_clk: s2d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s3_clk: s3 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			s3d1_clk: s3d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s3d2_clk: s3d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s3d4_clk: s3d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			cl_clk: cl {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <48>;
				clock-mult = <1>;
			};

			hdmi_clk: hdmi_clk@e6150250 {
				compatible = "renesas,cpg-div6-clock";
				reg = <0 0xe6150250 0 4>;
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <16>;
				clock-mult = <1>;
				clock-output-names = "hdmi";
			};

			sd0_clk: sd0@e6150074 {
				compatible = "fixed-factor-clock";
				reg = <0 0xe6150074 0 4>;
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <16>;
				clock-mult = <1>;
			};

			sd1_clk: sd1@e6150078 {
				compatible = "fixed-factor-clock";
				reg = <0 0xe6150078 0 4>;
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <16>;
				clock-mult = <1>;
			};

			sd2_clk: sd2@e6150268 {
				compatible = "fixed-factor-clock";
				reg = <0 0xe6150268 0 4>;
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <16>;
				clock-mult = <1>;
			};

			sd3_clk: sd3@e615026c {
				compatible = "fixed-factor-clock";
				reg = <0 0xe615026c 0 4>;
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <16>;
				clock-mult = <1>;
			};

			zg_clk: zg {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL4>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			cpg_clocks: cpg_clocks@e6150000 {
				#address-cells = <2>;
				#size-cells = <2>;
				#clock-cells = <1>;
				ranges;

				compatible = "renesas,r8a7795-cpg-clocks",
					     "renesas,rcar-gen3-cpg-clocks";
				reg = <0 0xe6150000 0 0x1000>;
				clocks = <&extal_clk>;
				clock-output-names = "main", "pll0", "pll1","pll2",
						     "pll3", "pll4";
				#power-domain-cells = <0>;

				mstp1_clks: mstp1_clks@e6150134 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
					clocks = <&zg_clk>;
					#clock-cells = <1>;
					renesas,clock-indices = <
						R8A7795_CLK_3DGE
					>;
					clock-output-names = "3dge";
				};

				mstp2_clks: mstp2_clks@e6150138 {
					compatible =
						"renesas,r8a7795-mstp-clocks",
						"renesas,cpg-mstp-clocks";
					reg = <0 0xe6150138 0 4>,
					      <0 0xe6150040 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_SCIF5
						R8A7795_CLK_SCIF4
						R8A7795_CLK_SCIF3
						R8A7795_CLK_SCIF1
						R8A7795_CLK_SCIF0
						R8A7795_CLK_MSIOF0
						R8A7795_CLK_MSIOF1
						R8A7795_CLK_MSIOF2
						R8A7795_CLK_MSIOF3
					>;
					clock-output-names =
						"scif5", "scif4", "scif3","scif1",
						"scif0",
						"msiof0", "msiof1", "msiof2", "msiof3";
				};

				mstp3_clks: mstp3_clks@e615013c {
					compatible = "renesas,r8a7795-mstp-clocks",
					             "renesas,cpg-mstp-clocks";
					reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
					clocks =  <&s3d4_clk>, <&sd3_clk>, <&sd2_clk>,
						  <&sd1_clk>, <&sd0_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_SCIF2
						R8A7795_CLK_SD3
						R8A7795_CLK_SD2
						R8A7795_CLK_SD1
						R8A7795_CLK_SD0
					>;
					clock-output-names =
						"scif2",
						"sdhi3", "sdhi2", "sdhi1", "sdhi0";
				};

				mstp5_clks: mstp5_clks@e6150144 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_AUDIO_DMAC0 R8A7795_CLK_AUDIO_DMAC1
					>;
				};

				mstp6_clks: mstp6_clks@e6150148 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150148 0 4>, <0 0xe61501c0 0 4>;
					clocks = <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_VSPD3 R8A7795_CLK_VSPD2
						R8A7795_CLK_VSPD1 R8A7795_CLK_VSPD0
					>;
					clock-output-names = "vsp1-du3", "vsp1-du2",
							     "vsp1-du1", "vsp1-du0";
				};

				mstp7_clks: mstp7_clks@e615014c {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&hdmi_clk>,
						 <&hdmi_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>;
					#clock-cells = <1>;
					renesas,clock-indices = <
						R8A7795_CLK_HSUSB R8A7795_CLK_EHCI0
						R8A7795_CLK_EHCI1 R8A7795_CLK_EHCI2
						R8A7795_CLK_DU3 R8A7795_CLK_DU2
						R8A7795_CLK_DU1 R8A7795_CLK_DU0
						R8A7795_CLK_LVDS R8A7795_CLK_HDMI1
						R8A7795_CLK_HDMI0 R8A7795_CLK_CSI40
						R8A7795_CLK_CSI41 R8A7795_CLK_CSI20
						R8A7795_CLK_CSI21
					>;
					clock-output-names =
						"hsusb", "ehci0", "ehci1", "ehci2",
						"du3", "du2", "du1", "du0", "lvds",
						"isfr1","isfr0","csi40", "csi41",
						"csi20", "csi21";
				};

				mstp8_clks: mstp8_clks@e6150990 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
					clocks = <&s3d2_clk>, <&s3d2_clk>,
						 <&s2d1_clk>, <&s2d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_AVB R8A7795_CLK_SATA
						R8A7795_CLK_VIN1 R8A7795_CLK_VIN0
					>;
					clock-output-names =
						"avb", "sata", "vin1", "vin0";
				};

				mstp9_clks: mstp9_clks@e6150994 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
					clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>, <&s3d2_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_GPIO7 R8A7795_CLK_GPIO6
						R8A7795_CLK_GPIO5 R8A7795_CLK_GPIO4
						R8A7795_CLK_GPIO3 R8A7795_CLK_GPIO2
						R8A7795_CLK_GPIO1 R8A7795_CLK_GPIO0
						R8A7795_CLK_I2C6 R8A7795_CLK_I2C5
						R8A7795_CLK_I2C4 R8A7795_CLK_I2C3
						R8A7795_CLK_I2C2 R8A7795_CLK_I2C1
						R8A7795_CLK_I2C0
					>;
					clock-output-names =
						"gpio7", "gpio6", "gpio5", "gpio4",
						"gpio3", "gpio2", "gpio1", "gpio0",
						"i2c6", "i2c5", "i2c4", "i2c3", "i2c2",
						"i2c1", "i2c0";
				};
			};
		};

		audma0: dma-controller@ec700000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec700000 0 0x10000>;
			interrupts =	<0 350 IRQ_TYPE_LEVEL_HIGH
					 0 320 IRQ_TYPE_LEVEL_HIGH
					 0 321 IRQ_TYPE_LEVEL_HIGH
					 0 322 IRQ_TYPE_LEVEL_HIGH
					 0 323 IRQ_TYPE_LEVEL_HIGH
					 0 324 IRQ_TYPE_LEVEL_HIGH
					 0 325 IRQ_TYPE_LEVEL_HIGH
					 0 326 IRQ_TYPE_LEVEL_HIGH
					 0 327 IRQ_TYPE_LEVEL_HIGH
					 0 328 IRQ_TYPE_LEVEL_HIGH
					 0 329 IRQ_TYPE_LEVEL_HIGH
					 0 330 IRQ_TYPE_LEVEL_HIGH
					 0 331 IRQ_TYPE_LEVEL_HIGH
					 0 332 IRQ_TYPE_LEVEL_HIGH
					 0 333 IRQ_TYPE_LEVEL_HIGH
					 0 334 IRQ_TYPE_LEVEL_HIGH
					 0 335 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC0>;
			power-domains = <&cpg_clocks>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		audma1: dma-controller@ec720000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec720000 0 0x10000>;
			interrupts =	<0 351 IRQ_TYPE_LEVEL_HIGH
					 0 336 IRQ_TYPE_LEVEL_HIGH
					 0 337 IRQ_TYPE_LEVEL_HIGH
					 0 338 IRQ_TYPE_LEVEL_HIGH
					 0 339 IRQ_TYPE_LEVEL_HIGH
					 0 340 IRQ_TYPE_LEVEL_HIGH
					 0 341 IRQ_TYPE_LEVEL_HIGH
					 0 342 IRQ_TYPE_LEVEL_HIGH
					 0 343 IRQ_TYPE_LEVEL_HIGH
					 0 344 IRQ_TYPE_LEVEL_HIGH
					 0 345 IRQ_TYPE_LEVEL_HIGH
					 0 346 IRQ_TYPE_LEVEL_HIGH
					 0 347 IRQ_TYPE_LEVEL_HIGH
					 0 348 IRQ_TYPE_LEVEL_HIGH
					 0 349 IRQ_TYPE_LEVEL_HIGH
					 0 382 IRQ_TYPE_LEVEL_HIGH
					 0 383 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC1>;
			power-domains = <&cpg_clocks>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		pfc: pfc@e6060000 {
			compatible = "renesas,pfc-r8a7795";
			reg = <0 0xe6060000 0 0x50c>;
		};

		dmac0: dma-controller@e6700000 {
			/* Empty node for now */
		};

		dmac1: dma-controller@e7300000 {
			/* Empty node for now */
		};

		dmac2: dma-controller@e7310000 {
			/* Empty node for now */
		};

		scif0: serial@e6e60000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e60000 0 64>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF0>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x51>, <&dmac1 0x50>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif1: serial@e6e68000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e68000 0 64>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF1>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x53>, <&dmac1 0x52>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif2: serial@e6e88000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e88000 0 64>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SCIF2>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x55>, <&dmac0 0x54>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif3: serial@e6c50000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c50000 0 64>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF3>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x57>, <&dmac0 0x56>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif4: serial@e6c40000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c40000 0 64>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF4>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x59>, <&dmac0 0x58>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif5: serial@e6f30000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6f30000 0 64>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF5>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x5b>, <&dmac1 0x5a>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		usb2_phy0: usb-phy@ee080200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee080200 0 0x6ff>, <0 0xe6590100 0 0x100>;
			reg-names = "usb2", "hsusb";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>,
				 <&mstp7_clks R8A7795_CLK_HSUSB>;
			clock-names = "usb2", "hsusb";
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy1: usb-phy@ee0a0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0a0200 0 0x6ff>;
			reg-names = "usb2";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			clock-names = "usb2";
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy2: usb-phy@ee0c0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0c0200 0 0x6ff>;
			reg-names = "usb2";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			clock-names = "usb2";
			#phy-cells = <0>;
			status = "disabled";
		};

		ehci0: usb@ee080100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee080100 0 0xff>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci1: usb@ee0a0100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee0a0100 0 0xff>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci2: usb@ee0c0100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee0c0100 0 0xff>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci0: usb@ee080000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee080000 0 0xff>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci1: usb@ee0a0000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee0a0000 0 0xff>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci2: usb@ee0c0000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee0c0000 0 0xff>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
			status = "disabled";
		};

		i2c0: i2c@e6500000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6500000 0 0x40>;
			interrupts = <0 287 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C0>;
			status = "disabled";
		};

		i2c1: i2c@e6508000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6508000 0 0x40>;
			interrupts = <0 288 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C1>;
			status = "disabled";
		};

		i2c2: i2c@e6510000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6510000 0 0x40>;
			interrupts = <0 286 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C2>;
			status = "disabled";
		};

		i2c3: i2c@e66D0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66D0000 0 0x40>;
			interrupts = <0 290 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C3>;
			status = "disabled";
		};

		i2c4: i2c@e66d8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d8000 0 0x40>;
			interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C4>;
			status = "disabled";
		};

		i2c5: i2c@e66e0000 {
			/* doesn't need pinmux */
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e0000 0 0x40>;
			interrupts = <0 20 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C5>;
			status = "disabled";
		};

		i2c6: i2c@e66e8000 {
			/* doesn't need pinmux */
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e8000 0 0x40>;
			interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C6>;
			status = "disabled";
		};

		avb: ethernet@e6800000 {
			compatible = "renesas,etheravb-r8a7795";
			reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp8_clks R8A7795_CLK_AVB>;
			phy-mode = "rgmii-id";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		msiof0: spi@e6e90000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6e90000 0 0x64>;
			interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof1: spi@e6ea0000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6ea0000 0 0x0064>;
			interrupts = <0 157 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof2: spi@e6c00000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6c00000 0 0x0064>;
			interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF2>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof3: spi@e6c10000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6c10000 0 0x0064>;
			interrupts = <0 159 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF3>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		vin0: video@e6ef0000 {
			compatible = "renesas,vin-r8a7795";
			clocks = <&mstp8_clks R8A7795_CLK_VIN0>;
			reg = <0 0xe6ef0000 0 0x1000>;
			interrupts = <0 188 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		vin1: video@e6ef1000 {
			compatible = "renesas,vin-r8a7795";
			clocks = <&mstp8_clks R8A7795_CLK_VIN1>;
			reg = <0 0xe6ef1000 0 0x1000>;
			interrupts = <0 189 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		sdhi0: sd@ee100000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee100000 0 0x880>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SD0>;
			renesas,clk-rate = <50000000>;
			status = "disabled";
		};

		sdhi1: sd@ee120000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee120000 0 0x880>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SD1>;
			renesas,clk-rate = <50000000>;
			status = "disabled";
		};

		sdhi2: sd@ee140000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee140000 0 0x880>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SD2>;
			renesas,clk-rate = <50000000>;
			status = "disabled";
		};

		sdhi3: sd@ee160000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee160000 0 0x880>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SD3>;
			renesas,clk-rate = <50000000>;
			status = "disabled";
		};

		sata: sata@ee300000 {
			compatible = "renesas,sata-r8a7795";
			reg = <0 0xee300000 0 0x1fff>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp8_clks R8A7795_CLK_SATA>;
			status = "disabled";
		};

		gsx: gsx@fd000000 {
			compatible = "renesas,gsx";
			reg = <0 0xfd000000 0 0x3ffff>;
			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp1_clks R8A7795_CLK_3DGE>;
		};

		vsp2d0: vsp2@fea20000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea20000 0 0x8000>;
			interrupts = <0 466 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD0>;

			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d1: vsp2@fea28000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea28000 0 0x8000>;
			interrupts = <0 467 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD1>;

			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d2: vsp2@fea30000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea30000 0 0x8000>;
			interrupts = <0 468 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD2>;

			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d3: vsp2@fea38000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea38000 0 0x8000>;
			interrupts = <0 469 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD3>;

			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		csi2_0: csi2@feaa0000 {
			compatible = "renesas,csi2-r8a7795";
			clocks = <&mstp7_clks R8A7795_CLK_CSI40>;
			reg = <0 0xfeaa0000 0 0x10000>;
			interrupts = <0 246 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		csi2_1: csi2@fea80000 {
			compatible = "renesas,csi2-r8a7795";
			clocks = <&mstp7_clks R8A7795_CLK_CSI20>;
			reg = <0 0xfea80000 0 0x10000>;
			interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		hdmi0: hdmi0@fead0000 {
			compatible = "renesas,hdmi0";
			reg = <0 0xfead0000 0 0x10000>;
			interrupts = <0 389 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_HDMI0>;
		};

		hdmi1: hdmi1@feae0000 {
			compatible = "renesas,hdmi1";
			reg = <0 0xfeae0000 0 0x10000>;
			interrupts = <0 436 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_HDMI1>;
		};

		du: display@feb00000 {
			compatible = "renesas,du-r8a7795";
			reg = <0 0xfeb00000 0 0x80000>,
				<0 0xfeb90000 0 0x1c>;
			reg-names = "du", "lvds";
			interrupts = <0 256 IRQ_TYPE_LEVEL_HIGH>,
				<0 268 IRQ_TYPE_LEVEL_HIGH>,
				<0 269 IRQ_TYPE_LEVEL_HIGH>,
				<0 270 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_DU0>,
				<&mstp7_clks R8A7795_CLK_DU1>,
				<&mstp7_clks R8A7795_CLK_DU2>,
				<&mstp7_clks R8A7795_CLK_DU3>,
				<&mstp7_clks R8A7795_CLK_LVDS>;
			clock-names = "du.0", "du.1", "du.2", "du.3", "lvds";
			status = "disabled";

			vsps = <&vsp2d0 &vsp2d1 &vsp2d2 &vsp2d3>;

			hdmi = <&hdmi0 &hdmi1>;
			interlaced = <1>;
			clock-iahb = <0>;
			hdmi-num = <2>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					du_out_rgb: endpoint {
					};
				};
				port@1 {
					reg = <1>;
					du_out_hdmi0: endpoint {
					};
				};
				port@2 {
					reg = <2>;
					du_out_hdmi1: endpoint {
					};
				};
				port@3 {
					reg = <3>;
					du_out_lvds: endpoint {
					};
				};
			};
		};
	};
};
