{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 02:51:12 2015 " "Info: Processing started: Wed Apr 08 02:51:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5x32-behavior " "Info: Found design unit 1: DCD5x32-behavior" {  } { { "DCD5x32.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD5x32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Info: Found entity 1: DCD5x32" {  } { { "DCD5x32.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD5x32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Info: Found design unit 1: my_lib" {  } { { "my_lib.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/my_lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6X16-behavior " "Info: Found design unit 1: SGNEXT6X16-behavior" {  } { { "SGNEXT6X16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SGNEXT6X16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6X16 " "Info: Found entity 1: SGNEXT6X16" {  } { { "SGNEXT6X16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SGNEXT6X16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-behavior " "Info: Found design unit 1: SHLONE-behavior" {  } { { "SHLONE.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SHLONE.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Info: Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SHLONE.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3x16-behavior " "Info: Found design unit 1: MUX3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/MUX3x16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX3x16 " "Info: Found entity 1: MUX3x16" {  } { { "MUX3x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/MUX3x16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-behavior " "Info: Found design unit 1: ADD16-behavior" {  } { { "ADD16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Info: Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dat_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAT_MEM-behavior " "Info: Found design unit 1: DAT_MEM-behavior" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAT_MEM " "Info: Found entity 1: DAT_MEM" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-behavior " "Info: Found design unit 1: INS_MEM-behavior" {  } { { "INS_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INS_MEM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Info: Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INS_MEM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-behavior " "Info: Found design unit 1: INCTWO-behavior" {  } { { "INCTWO.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INCTWO.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Info: Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INCTWO.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-behavior " "Info: Found design unit 1: ADD4-behavior" {  } { { "ADD4.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Info: Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDLOGIC-behavior " "Info: Found design unit 1: ADDLOGIC-behavior" {  } { { "ADDLOGIC.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADDLOGIC.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDLOGIC " "Info: Found entity 1: ADDLOGIC" {  } { { "ADDLOGIC.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADDLOGIC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-behavior " "Info: Found design unit 1: DCD3x8-behavior" {  } { { "DCD3x8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD3x8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Info: Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD3x8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4x16-behavior " "Info: Found design unit 1: DCD4x16-behavior" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD4x16 " "Info: Found entity 1: DCD4x16" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavior " "Info: Found design unit 1: REG8-behavior" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Info: Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic DAT_MEM.vhd(25) " "Error (10381): VHDL Type Mismatch error at DAT_MEM.vhd(25): indexed name returns a value whose type does not match \"std_logic\", the type of the target expression" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 25 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "CLK std_logic_vector DAT_MEM.vhd(25) " "Error (10476): VHDL error at DAT_MEM.vhd(25): type of identifier \"CLK\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 25 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Q DAT_MEM.vhd(25) " "Error (10558): VHDL error at DAT_MEM.vhd(25): cannot associate formal port \"Q\" of mode \"out\" with an expression" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 25 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 08 02:51:15 2015 " "Error: Processing ended: Wed Apr 08 02:51:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
