<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Wed Apr 12 10:38:22 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   63.845MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              15.389ns  (19.0% logic, 81.0% route), 6 logic levels.

 Constraint Details:

     15.389ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_1063 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 10.653ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         4     3.881     R19C23A.Q0 to     R18C22B.B1 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495     R18C22B.B1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   15.389   (19.0% logic, 81.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C23A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              15.389ns  (19.0% logic, 81.0% route), 6 logic levels.

 Constraint Details:

     15.389ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_1064 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 10.653ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         4     3.881     R19C23A.Q0 to     R18C22B.B1 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495     R18C22B.B1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22B.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   15.389   (19.0% logic, 81.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C23A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              15.067ns  (19.4% logic, 80.6% route), 6 logic levels.

 Constraint Details:

     15.067ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_1065 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 10.938ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         4     3.881     R19C23A.Q0 to     R18C22B.B1 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495     R18C22B.B1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     3.960     R14C18A.F1 to    R21C21C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   15.067   (19.4% logic, 80.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C23A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R21C21C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i14

   Delay:              14.528ns  (20.1% logic, 79.9% route), 6 logic levels.

 Constraint Details:

     14.528ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_1062 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.514ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_1062:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         4     3.881     R19C23A.Q0 to     R18C22B.B1 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495     R18C22B.B1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     3.421     R14C18A.F1 to    R19C20C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.528   (20.1% logic, 79.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C23A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C20C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.531ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              14.548ns  (20.1% logic, 79.9% route), 6 logic levels.

 Constraint Details:

     14.548ns physical path delay SPI_I/SLICE_46 to SPI_I/SLICE_1063 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.531ns

 Physical Path Details:

      Data path SPI_I/SLICE_46 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C20C.CLK to     R23C20C.Q1 SPI_I/SLICE_46 (from clkout_c)
ROUTE         5     2.919     R23C20C.Q1 to     R18C22D.A1 SPI_I/recv_buffer_30
CTOF_DEL    ---     0.495     R18C22D.A1 to     R18C22D.F1 SPI_I/SLICE_1200
ROUTE         1     0.436     R18C22D.F1 to     R18C22D.C0 SPI_I/n24_adj_1899
CTOF_DEL    ---     0.495     R18C22D.C0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.548   (20.1% logic, 79.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.531ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              14.548ns  (20.1% logic, 79.9% route), 6 logic levels.

 Constraint Details:

     14.548ns physical path delay SPI_I/SLICE_46 to SPI_I/SLICE_1064 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.531ns

 Physical Path Details:

      Data path SPI_I/SLICE_46 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C20C.CLK to     R23C20C.Q1 SPI_I/SLICE_46 (from clkout_c)
ROUTE         5     2.919     R23C20C.Q1 to     R18C22D.A1 SPI_I/recv_buffer_30
CTOF_DEL    ---     0.495     R18C22D.A1 to     R18C22D.F1 SPI_I/SLICE_1200
ROUTE         1     0.436     R18C22D.F1 to     R18C22D.C0 SPI_I/n24_adj_1899
CTOF_DEL    ---     0.495     R18C22D.C0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22B.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.548   (20.1% logic, 79.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.226ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

     14.226ns physical path delay SPI_I/SLICE_46 to SPI_I/SLICE_1065 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.816ns

 Physical Path Details:

      Data path SPI_I/SLICE_46 to SPI_I/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C20C.CLK to     R23C20C.Q1 SPI_I/SLICE_46 (from clkout_c)
ROUTE         5     2.919     R23C20C.Q1 to     R18C22D.A1 SPI_I/recv_buffer_30
CTOF_DEL    ---     0.495     R18C22D.A1 to     R18C22D.F1 SPI_I/SLICE_1200
ROUTE         1     0.436     R18C22D.F1 to     R18C22D.C0 SPI_I/n24_adj_1899
CTOF_DEL    ---     0.495     R18C22D.C0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     3.960     R14C18A.F1 to    R21C21C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.226   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R21C21C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i19  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              14.207ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

     14.207ns physical path delay SPI_I/SLICE_45 to SPI_I/SLICE_1064 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.872ns

 Physical Path Details:

      Data path SPI_I/SLICE_45 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C20D.CLK to     R23C20D.Q0 SPI_I/SLICE_45 (from clkout_c)
ROUTE         5     2.699     R23C20D.Q0 to     R18C22B.C1 SPI_I/recv_buffer_31
CTOF_DEL    ---     0.495     R18C22B.C1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22B.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.207   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R23C20D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i19  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              14.207ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

     14.207ns physical path delay SPI_I/SLICE_45 to SPI_I/SLICE_1063 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.872ns

 Physical Path Details:

      Data path SPI_I/SLICE_45 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C20D.CLK to     R23C20D.Q0 SPI_I/SLICE_45 (from clkout_c)
ROUTE         5     2.699     R23C20D.Q0 to     R18C22B.C1 SPI_I/recv_buffer_31
CTOF_DEL    ---     0.495     R18C22B.C1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     4.282     R14C18A.F1 to    R18C22C.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.207   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.162        OSC.OSC to    R23C20D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1063:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R18C22C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i13  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i12

   Delay:              14.088ns  (20.8% logic, 79.2% route), 6 logic levels.

 Constraint Details:

     14.088ns physical path delay SPI_I/SLICE_24 to SLICE_1061 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.954ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SLICE_1061:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         4     3.881     R19C23A.Q0 to     R18C22B.B1 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495     R18C22B.B1 to     R18C22B.F1 SPI_I/SLICE_1064
ROUTE         1     0.315     R18C22B.F1 to     R18C22D.D0 SPI_I/n34_adj_1898
CTOF_DEL    ---     0.495     R18C22D.D0 to     R18C22D.F0 SPI_I/SLICE_1200
ROUTE         1     1.299     R18C22D.F0 to     R19C21D.A0 SPI_I/n38_adj_1896
CTOF_DEL    ---     0.495     R19C21D.A0 to     R19C21D.F0 SPI_I/SLICE_1199
ROUTE         1     0.964     R19C21D.F0 to     R19C20B.A1 SPI_I/n40_adj_1893
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 SPI_I/SLICE_960
ROUTE         2     1.721     R19C20B.F1 to     R14C18A.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1284
ROUTE        11     2.981     R14C18A.F1 to    R16C15A.LSR SPI_I/n11995 (to clkout_c)
                  --------
                   14.088   (20.8% logic, 79.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R19C23A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1061:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     4.199        OSC.OSC to    R16C15A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   63.845MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   63.845 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_436.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 199
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_436.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5111 paths, 1 nets, and 8297 connections (98.24% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Wed Apr 12 10:38:22 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i80  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i79  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_59 to SPI_I/SLICE_61 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_59 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19D.CLK to     R22C19D.Q0 SPI_I/SLICE_59 (from clkout_c)
ROUTE         5     0.154     R22C19D.Q0 to     R22C19B.M1 SPI_I/recv_buffer_92 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C19D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C19B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i22  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_22 to SPI_I/SLICE_23 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_22 to SPI_I/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20C.CLK to     R21C20C.Q0 SPI_I/SLICE_22 (from clkout_c)
ROUTE         4     0.154     R21C20C.Q0 to     R21C20B.M1 SPI_I/recv_buffer_35 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R21C20C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R21C20B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i57  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i56  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_55 to SPI_I/SLICE_55 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_55 to SPI_I/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21A.CLK to     R22C21A.Q1 SPI_I/SLICE_55 (from clkout_c)
ROUTE         5     0.154     R22C21A.Q1 to     R22C21A.M0 SPI_I/recv_buffer_69 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C21A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C21A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i79  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i78  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_61 to SPI_I/SLICE_61 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_61 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19B.CLK to     R22C19B.Q1 SPI_I/SLICE_61 (from clkout_c)
ROUTE         5     0.154     R22C19B.Q1 to     R22C19B.M0 SPI_I/recv_buffer_91 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C19B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C19B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i54  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i53  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_26 to SPI_I/SLICE_27 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_26 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_26 (from clkout_c)
ROUTE         5     0.154     R19C22D.Q0 to     R19C22C.M1 SPI_I/recv_buffer_66 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.443        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.443        OSC.OSC to    R19C22C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i77  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i76  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_66 to SPI_I/SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_66 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18A.CLK to     R22C18A.Q1 SPI_I/SLICE_66 (from clkout_c)
ROUTE         5     0.154     R22C18A.Q1 to     R22C18A.M0 SPI_I/recv_buffer_89 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C18A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R22C18A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i39  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i38  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_38 to SPI_I/SLICE_40 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_38 to SPI_I/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21C.CLK to     R23C21C.Q0 SPI_I/SLICE_38 (from clkout_c)
ROUTE         5     0.154     R23C21C.Q0 to     R23C21B.M1 SPI_I/recv_buffer_51 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C21C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C21B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i16  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i15  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_48 to SPI_I/SLICE_48 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_48 to SPI_I/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C20B.CLK to     R23C20B.Q1 SPI_I/SLICE_48 (from clkout_c)
ROUTE         5     0.154     R23C20B.Q1 to     R23C20B.M0 SPI_I/recv_buffer_28 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C20B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C20B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2D.CLK to      R21C2D.Q0 CLKDIV_I/SLICE_585 (from clkout_c)
ROUTE         2     0.154      R21C2D.Q0 to      R21C2D.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.424        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.424        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i12  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i11  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_33 to SPI_I/SLICE_34 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_33 to SPI_I/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22C.CLK to     R23C22C.Q0 SPI_I/SLICE_33 (from clkout_c)
ROUTE         5     0.154     R23C22C.Q0 to     R23C22B.M1 SPI_I/recv_buffer_24 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C22C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       199     1.425        OSC.OSC to    R23C22B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_436.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 199
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 4

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_436.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5111 paths, 1 nets, and 8297 connections (98.24% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
