RISCV ISA03

(* ISA V2.3, Fig 1.3, spinlock, adapt *)

{
  uint64_t x;
  uint64_t y;
  uint64_t z;
  uint64_t t;

  0:a1=x; 0:a2=y; 0:a3=z; 0:a4=t; 0:a0=lock; 0:a5=a;
  1:a1=x; 1:a2=y; 1:a3=z; 1:a4=t; 1:a0=lock; 1:a5=a;
}
 P0                      | P1                      ;
 li t1,1                 |                         ;
 sd t1,0(a1)             |                         ;
 ld t2,0(a2)             |                         ;
 li t0,1                 | li t0,1                 ;
 amoswap.w.aq t0,t0,(a0) | amoswap.w.aq t0,t0,(a0) ;
 lw t1,0(a5)             | lw t1,0(a5)             ;
 addi t1,t1,1            | addi t1,t1,1            ;
 sw t1,0(a5)             | sw t1,0(a5)             ;
 li t3,1                 | li t1,1                 ;
 sd t3,0(a3)             | sd t1,0(a2)             ;
 ld t4,0(a4)             | ld t2,0(a1)             ;
 amoswap.w.rl x0,x0,(a0) | amoswap.w.rl x0,x0,(a0) ;
                         | li t3,1                 ;
                         | sd t3,0(a4)             ;
                         | ld t4,0(a3)             ;

locations [a;]

filter (0:t0=0 /\ 1:t0=0)

exists (0:t2=0 /\ 1:t2=0) /\ (0:t4=0 /\ 1:t4=0)
