Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Matthews, O., Bingham, J., Sorin, D.J.","Verifiable hierarchical protocols with network invariants on parametric systems",2017,"Proceedings of the 16th Conference on Formal Methods in Computer-Aided Design, FMCAD 2016",,, 7886667,"101","108",,,10.1109/FMCAD.2016.7886667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018306419&doi=10.1109%2fFMCAD.2016.7886667&partnerID=40&md5=2ce637e6b8ec6ec8b0755f1a91dacc6d",Conference Paper,Scopus,2-s2.0-85018306419
"Sorin, D.J.","Persistent Memory",2017,"Computer","50","3", 7888432,"12","",,,10.1109/MC.2017.67,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017137507&doi=10.1109%2fMC.2017.67&partnerID=40&md5=ef5e5ab09cc79b182eeef3b10ed84c2b",Article,Scopus,2-s2.0-85017137507
"Murray, S., Floyd-Jones, W., Qi, Y., Konidaris, G., Sorin, D.J.","The microarchitecture of a real-Time robot motion planning accelerator",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783748,"","",,,10.1109/MICRO.2016.7783748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009388599&doi=10.1109%2fMICRO.2016.7783748&partnerID=40&md5=460fc68f8ebdaf98108934b527968eae",Conference Paper,Scopus,2-s2.0-85009388599
"Mappouras, G., Vahid, A., Calderbank, R., Sorin, D.J.","Methuselah flash: Rewriting codes for extra long storage lifetime",2016,"Proceedings - 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2016",,, 7579740,"180","191",,,10.1109/DSN.2016.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994314282&doi=10.1109%2fDSN.2016.25&partnerID=40&md5=1cca30812ff1cfc3f801458adb46d8ae",Conference Paper,Scopus,2-s2.0-84994314282
"Martin, M., Sorin, D.","Top Picks from the 2015 Computer Architecture Conferences",2016,"IEEE Micro","36","3", 7484948,"6","9",,,10.1109/MM.2016.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976260306&doi=10.1109%2fMM.2016.47&partnerID=40&md5=6d289ae6e89529bdd2544b9a645ba2c3",Editorial,Scopus,2-s2.0-84976260306
"Eslami, A., Velasco, A., Vahid, A., Mappouras, G., Calderbank, R., Sorin, D.J.","Writing without disturb on phase change memories by integrating coding and layout design",2015,"ACM International Conference Proceeding Series","05-08-October-2015",,,"71","77",,1,10.1145/2818950.2818962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959329064&doi=10.1145%2f2818950.2818962&partnerID=40&md5=615d4af381519890f975d540994dc694",Conference Paper,Scopus,2-s2.0-84959329064
"Zhang, M., Bingham, J.D., Erickson, J., Sorin, D.J.","PVCoherence: Designing Flat Coherence Protocols for Scalable Verification",2015,"IEEE Micro","35","3", 7106379,"84","91",,1,10.1109/MM.2015.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933038535&doi=10.1109%2fMM.2015.48&partnerID=40&md5=ac9adc6f50644a5fd2b9e28ad86a8c2f",Article,Scopus,2-s2.0-84933038535
"Nathan, R., Sorin, D.J.","Argus-G: Comprehensive, low-cost error detection for GPGPU cores",2015,"IEEE Computer Architecture Letters","14","1", 6704778,"13","16",,,10.1109/LCA.2014.2298391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932613895&doi=10.1109%2fLCA.2014.2298391&partnerID=40&md5=5ebc19b6fa9dd1bbe44b51bb91238ee0",Article,Scopus,2-s2.0-84932613895
"Jacobvitz, A.N., Hilton, A.D., Sorin, D.J.","Multi-program benchmark definition",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095786,"72","82",,2,10.1109/ISPASS.2015.7095786,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937404915&doi=10.1109%2fISPASS.2015.7095786&partnerID=40&md5=348517d1ba854d2120c71059c89ccc26",Conference Paper,Scopus,2-s2.0-84937404915
"Nathan, R., Anthonio, B., Lu, S.-L., Naeimi, H., Sorin, D.J., Sun, X.","Recycled Error Bits: Energy-Efficient Architectural Support for Floating Point Accuracy",2014,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC","2015-January","January", 7012997,"117","127",,1,10.1109/SC.2014.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983099890&doi=10.1109%2fSC.2014.15&partnerID=40&md5=5ac5fc7ee8ea0c75f61f915e9dd604b3",Conference Paper,Scopus,2-s2.0-84983099890
"Nathan, R., Sorin, D.J.","Nostradamus: Low-cost hardware-only error detection for processor cores",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800374,"","",,3,10.7873/DATE2014.173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903847554&doi=10.7873%2fDATE2014.173&partnerID=40&md5=e89a1e63faaf0ae59fd12478fa08848e",Conference Paper,Scopus,2-s2.0-84903847554
"Zhang, M., Bingham, J.D., Erickson, J., Sorin, D.J.","PVCoherence: Designing flat coherence protocols for scalable verification",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835949,"392","403",,9,10.1109/HPCA.2014.6835949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903160312&doi=10.1109%2fHPCA.2014.6835949&partnerID=40&md5=5d5ce07be521ed0437f5fe6343e10f36",Conference Paper,Scopus,2-s2.0-84903160312
"Sorin, D.J., Matthews, O., Zhang, M.","Architecting dynamic power management to be formally verifiable",2014,"Proceedings - Design Automation Conference",,, 2596669,"","",,1,10.1145/2593069.2596669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903125578&doi=10.1145%2f2593069.2596669&partnerID=40&md5=dd3118400f62643ab5a87948161f077d",Conference Paper,Scopus,2-s2.0-84903125578
"Matthews, O., Zhang, M., Sorin, D.J.","Scalably verifiable dynamic power management",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835967,"579","590",,3,10.1109/HPCA.2014.6835967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903180936&doi=10.1109%2fHPCA.2014.6835967&partnerID=40&md5=bcdae25d629efefbb07167c5212ed374",Conference Paper,Scopus,2-s2.0-84903180936
"Badea, C., Iures, L., Sorin, D.","The recycling of fly ash to obtain building materials",2013,"International Multidisciplinary Scientific GeoConference Surveying Geology and Mining Ecology Management, SGEM",,,,"473","478",,,10.5593/SGEM2013/BD4/S18.025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892618698&doi=10.5593%2fSGEM2013%2fBD4%2fS18.025&partnerID=40&md5=669f8a58915d253ff35ef1b631925ecd",Conference Paper,Scopus,2-s2.0-84892618698
"Hechtman, B.A., Sorin, D.J.","Evaluating cache coherent shared virtual memory for heterogeneous multicore chips",2013,"ISPASS 2013 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6557152,"118","119",,5,10.1109/ISPASS.2013.6557152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881426988&doi=10.1109%2fISPASS.2013.6557152&partnerID=40&md5=db810a24fe1437114eba9cab80abcff2",Conference Paper,Scopus,2-s2.0-84881426988
"Hechtman, B.A., Sorin, D.J.","Exploring memory consistency for massively-threaded throughput-oriented processors",2013,"Proceedings - International Symposium on Computer Architecture",,,,"201","212",,19,10.1145/2485922.2485940,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881167280&doi=10.1145%2f2485922.2485940&partnerID=40&md5=8a3c5a82a8595da3185cde26a257d17f",Conference Paper,Scopus,2-s2.0-84881167280
"Jacobvitz, A.N., Calderbank, R., Sorin, D.J.","Coset coding to extend the lifetime of memory",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522321,"222","233",,30,10.1109/HPCA.2013.6522321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880310473&doi=10.1109%2fHPCA.2013.6522321&partnerID=40&md5=68451ab1c78271facfc582dadd10efce",Conference Paper,Scopus,2-s2.0-84880310473
"Seetharam, K., Keh, L.C.T., Nathan, R., Sorin, D.J.","Applying reduced precision arithmetic to detect errors in floating point multiplication",2013,"Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC",,, 6820870,"232","235",,3,10.1109/PRDC.2013.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906739520&doi=10.1109%2fPRDC.2013.44&partnerID=40&md5=cf61b90607bec0243180058d56fcf45d",Conference Paper,Scopus,2-s2.0-84906739520
"Jacobvitz, A.N., Calderbank, R., Sorin, D.J.","Writing cosets of a convolutional code to increase the Lifetime of Flash memory",2012,"2012 50th Annual Allerton Conference on Communication, Control, and Computing, Allerton 2012",,, 6483234,"308","318",,5,10.1109/Allerton.2012.6483234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875720495&doi=10.1109%2fAllerton.2012.6483234&partnerID=40&md5=a39b93e3b61833c105dd3cd55e1026d5",Conference Paper,Scopus,2-s2.0-84875720495
"Catalin, B., Liana, I., Ionel, B., Sorin, D.","Building materials realised with fly ash",2012,"12th International Multidisciplinary Scientific GeoConference and EXPO - Modern Management of Mine Producing, Geology and Environmental Protection, SGEM 2012","4",,,"661","665",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890747629&partnerID=40&md5=5ad7dd4ba4fb539b697795a5ad5f47b0",Conference Paper,Scopus,2-s2.0-84890747629
"Lefebvre, Ch., Lemouzy, P., Sorin, D., Roy, G., Serbutoviez, S.","Building a roadmap for enhanced oil recovery prefeasibility study",2012,"Society of Petroleum Engineers - SPE Russian Oil and Gas Exploration and Production Technical Conference and Exhibition 2012","1",,,"160","190",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876150771&partnerID=40&md5=b4c418941904bcd0f90e5bd1ae303c84",Conference Paper,Scopus,2-s2.0-84876150771
"Martin, M.M.K., Hill, M.D., Sorin, D.J.","Why on-chip cache coherence is here to stay",2012,"Communications of the ACM","55","7",,"78","89",,105,10.1145/2209249.2209269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863758078&doi=10.1145%2f2209249.2209269&partnerID=40&md5=3d5c71a228cbf92a308a765cf06f5558",Article,Scopus,2-s2.0-84863758078
"Eibl, P.J., Meixner, A., Sorin, D.J.","An FPGA-based experimental evaluation of microprocessor core error detection with Argus-2",2011,"Performance Evaluation Review","39","1 SPEC. ISSUE",,"121","122",,,10.1145/2007116.2007131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960164951&doi=10.1145%2f2007116.2007131&partnerID=40&md5=ad58333f506bea865e4b57b78d292da5",Conference Paper,Scopus,2-s2.0-79960164951
"Gizopoulos, D., Psarakis, M., Adve, S.V., Ramachandran, P., Hari, S.K.S., Sorin, D., Meixner, A., Biswas, A., Vera, X.","Architectures for online error detection and recovery in multicore processors",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763096,"533","538",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957579047&partnerID=40&md5=b74ae13ef0024b04e722a91b721235b5",Conference Paper,Scopus,2-s2.0-79957579047
"Romanescu, B., Lebeck, A., Sorin, D.J.","Address translation aware memory consistency",2011,"IEEE Micro","31","1", 5661753,"109","118",,4,10.1109/MM.2010.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951817661&doi=10.1109%2fMM.2010.99&partnerID=40&md5=74faffaca6b6a537dd10345dcf9e32c3",Article,Scopus,2-s2.0-79951817661
"Sorin, D.J., Hill, M.D., Wood, D.A.","A primer on memory consistency and cache coherence",2011,"Synthesis Lectures on Computer Architecture","16",,,"1","212",,51,10.2200/S00346ED1V01Y201104CAC016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957504742&doi=10.2200%2fS00346ED1V01Y201104CAC016&partnerID=40&md5=4287bc01200cd0a167dcd044dd1377e0",Article,Scopus,2-s2.0-79957504742
"Zhang, M., Lebeck, A.R., Sorin, D.J.","Fractal Coherence: Scalably verifiable cache coherence",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695559,"471","482",,28,10.1109/MICRO.2010.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951700287&doi=10.1109%2fMICRO.2010.11&partnerID=40&md5=9e2faa7e5769375e00083460a9cfa30c",Conference Paper,Scopus,2-s2.0-79951700287
"Zhang, M., Lebeck, A., Sorin, D.","Fractal consistency: Architecting the memory system to facilitate verification",2010,"IEEE Computer Architecture Letters","9","2", 5628153,"61","64",,1,10.1109/L-CA.2010.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649759349&doi=10.1109%2fL-CA.2010.18&partnerID=40&md5=be1e6139f499af31b2e81719ffeb12c3",Article,Scopus,2-s2.0-78649759349
"Romanescu, B.F., Lebeck, A.R., Sorin, D.J., Bracy, A.","Unified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416643,"","",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952572235&partnerID=40&md5=d6ab9204f92dbf89bdba94e94cae9440",Conference Paper,Scopus,2-s2.0-77952572235
"Romanescu, B.F., Lebeck, A.R., Sorin, D.J.","Specifying and dynamically verifying address translation-aware memory consistency",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"323","334",,10,10.1145/1736020.1736057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952275035&doi=10.1145%2f1736020.1736057&partnerID=40&md5=769a6073bf8de618568d37953b9e3706",Conference Paper,Scopus,2-s2.0-77952275035
"Romanescu, B.F., Lebeck, A.R., Sorin, D.J.","Specifying and dynamically verifying address translation-aware memory consistency",2010,"ACM SIGPLAN Notices","45","3",,"323","334",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949740985&partnerID=40&md5=cd338f785dba362af42c3af5339c8a4d",Article,Scopus,2-s2.0-77949740985
"Eibl, P.J., Cook, A.D., Sorin, D.J.","Reduced precision checking for a floating point adder",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372263,"145","152",,6,10.1109/DFT.2009.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649294316&doi=10.1109%2fDFT.2009.22&partnerID=40&md5=0b049b3da8c79f8bab99b8fb4c0767dc",Conference Paper,Scopus,2-s2.0-77649294316
"Zhang, M., Lungu, A., Sorin, D.J.","Analyzing formal verification and testing efforts of different fault tolerance mechanisms",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372247,"277","285",,2,10.1109/DFT.2009.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649286177&doi=10.1109%2fDFT.2009.23&partnerID=40&md5=fc676de99c1a382cdbabace60f625e6e",Conference Paper,Scopus,2-s2.0-77649286177
"Lungu, A., Bose, P., Buyuktosunoglu, A., Sorin, D.J.","Dynamic power gating with quality guarantees",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594331,"377","382",,43,10.1145/1594233.1594331,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449700253&doi=10.1145%2f1594233.1594331&partnerID=40&md5=7b62f83a7e1623474f3c0c5962637cfd",Conference Paper,Scopus,2-s2.0-70449700253
"Lungu, A., Bose, P., Sorin, D.J., German, S., Janssen, G.","Multicore power management: Ensuring robustness via early-stage formal verification",2009,"2009 7th IEEE-ACM International Conference on Formal Methods and Models for Co-Design, MEMOCODE '09",,, 5185383,"78","87",,24,10.1109/MEMCOD.2009.5185383,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449502128&doi=10.1109%2fMEMCOD.2009.5185383&partnerID=40&md5=b2e71afc1b450e721665ab374c2a6c09",Conference Paper,Scopus,2-s2.0-70449502128
"Meixner, A., Sorin, D.J.","Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures",2009,"IEEE Transactions on Dependable and Secure Computing","6","1", 4459337,"18","31",,13,10.1109/TDSC.2007.70243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60449091250&doi=10.1109%2fTDSC.2007.70243&partnerID=40&md5=100b1eaf85f31007f8fe39e37c787feb",Article,Scopus,2-s2.0-60449091250
"Romanescu, B.F., Sorin, D.J.","Core cannibalization architecture: Improving lifetime chip performance for multicore processors in the presence of hard faults",2008,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"43","51",,54,10.1145/1454115.1454124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63549136950&doi=10.1145%2f1454115.1454124&partnerID=40&md5=bf04cf14cc6821cb683530bf484bdc72",Conference Paper,Scopus,2-s2.0-63549136950
"Romanescu, B.F., Bauer, M.E., Ozev, S., Sorin, D.J.","Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching",2008,"Conference on Computing Frontiers - Proceedings of the 2008 Conference on Computing Frontiers, CF'08",,,,"129","138",,12,10.1145/1366230.1366257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749160835&doi=10.1145%2f1366230.1366257&partnerID=40&md5=68b5db1b55f62a371fbb106f7fc44c47",Conference Paper,Scopus,2-s2.0-56749160835
"Meixner, A., Sorin, D.J.","Detouring: Translating software to circumvent hard faults in simple cores",2008,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4630073,"80","89",,38,10.1109/DSN.2008.4630073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53349100051&doi=10.1109%2fDSN.2008.4630073&partnerID=40&md5=86e4385d6db6c815f24445d56fa26cbd",Conference Paper,Scopus,2-s2.0-53349100051
"Bower, F.A., Sorin, D.J., Cox, L.P.","The impact of dynamically heterogeneous multicore processors on thread scheduling",2008,"IEEE Micro","28","3",,"17","25",,39,10.1109/MM.2008.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47249107273&doi=10.1109%2fMM.2008.46&partnerID=40&md5=0224013d5214cf7e128a27040ce5de62",Article,Scopus,2-s2.0-47249107273
"Meixner, A., Bauer, M.E., Sorin, D.J.","Argus: Low-cost, comprehensive error detection in simple cores",2008,"IEEE Micro","28","1",,"52","59",,32,10.1109/MM.2008.3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41349107838&doi=10.1109%2fMM.2008.3&partnerID=40&md5=d34ba5607190196ef37775bdc4cca610",Article,Scopus,2-s2.0-41349107838
"Meixner, A., Sorin, D.J.","Error detection using dynamic dataflow verification",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336204,"104","115",,22,10.1109/PACT.2007.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41349109278&doi=10.1109%2fPACT.2007.26&partnerID=40&md5=a04706b802f78acffe602d7aa3d16fdb",Conference Paper,Scopus,2-s2.0-41349109278
"Lungu, A., Sorin, D.J.","Verification-aware microprocessor design",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336202,"83","93",,6,10.1109/PACT.2007.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849114025&doi=10.1109%2fPACT.2007.17&partnerID=40&md5=7d21014d7b40a01bde5bafb155f3701e",Conference Paper,Scopus,2-s2.0-47849114025
"Yilmaz, M., Hower, D.R., Ozev, S., Sorin, D.J.","Self-checking and self-diagnosing 32-bit microprocessor multiplier",2007,"Proceedings - International Test Conference",,, 4079312,"","",,4,10.1109/TEST.2006.297634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749132260&doi=10.1109%2fTEST.2006.297634&partnerID=40&md5=1b84b306d874ef064b401e20ae7818a9",Conference Paper,Scopus,2-s2.0-39749132260
"Ozev, S., Sorin, D.J., Yilmaz, M.","Low-cost run-time diagnosis of hard delay faults in the functional units of a microprocessor",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601919,"317","324",,2,10.1109/ICCD.2007.4601919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949090022&doi=10.1109%2fICCD.2007.4601919&partnerID=40&md5=345f1e95467033feca5f7b9a8f093e69",Conference Paper,Scopus,2-s2.0-52949090022
"Yilmaz, M., Meixner, A., Ozev, S., Sorin, D.J.","Lazy error detection for microprocessor functional units",2007,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4358405,"361","369",,8,10.1109/DFT.2007.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883414482&doi=10.1109%2fDFT.2007.16&partnerID=40&md5=551f2098cf77bf2007bb4e57502a2a0f",Conference Paper,Scopus,2-s2.0-84883414482
"Romanescu, B.F., Bauer, M.E., Sorin, D.J., Ozev, S.","Reducing the impact of process variability with prefetching and criticality-based resource allocation",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336252,"424","",,2,10.1109/PACT.2007.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849124278&doi=10.1109%2fPACT.2007.16&partnerID=40&md5=270662224d5aaf23e728d1aee8c0f781",Conference Paper,Scopus,2-s2.0-47849124278
"Meixner, A., Bauer, M.E., Sorin, D.J.","Argus: Low-cost, comprehensive error detection in simple cores",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408257,"210","222",,113,10.1109/MICRO.2007.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41349091201&doi=10.1109%2fMICRO.2007.18&partnerID=40&md5=99b416f0ed792c0c0b112f120516b62e",Conference Paper,Scopus,2-s2.0-41349091201
"Meixner, A., Sorin, D.J.","Unified microprocessor core storage",2007,"2007 Computing Frontiers, Conference Proceedings",,,,"23","34",,2,10.1145/1242531.1242538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348844113&doi=10.1145%2f1242531.1242538&partnerID=40&md5=9435a8b4e4acaa9a8cfe3bf8de0bfb52",Conference Paper,Scopus,2-s2.0-35348844113
"Meixner, A., Sorin, D.J.","Error detection via online checking of cache coherence with token coherence signatures",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147656,"145","156",,16,10.1109/HPCA.2007.346193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547686003&doi=10.1109%2fHPCA.2007.346193&partnerID=40&md5=678eef050a38084d6380c075193c46a9",Conference Paper,Scopus,2-s2.0-34547686003
"Bower, F.A., Sorin, D.J., Ozev, S.","Online Diagnosis of Hard Faults in Microprocessors",2007,"ACM Transactions on Architecture and Code Optimization","4","2",,"8","",,14,10.1145/1250727.1250728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962054592&doi=10.1145%2f1250727.1250728&partnerID=40&md5=a9be5981a1d68bddd983d5b243a6042a",Article,Scopus,2-s2.0-84962054592
"Meixner, A., Sorin, D.J.","Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures",2006,"Proceedings of the International Conference on Dependable Systems and Networks","2006",, 1633497,"73","82",,24,10.1109/DSN.2006.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845567239&doi=10.1109%2fDSN.2006.29&partnerID=40&md5=c1bc6f5f8cfbd9acde1854c9752c5f40",Conference Paper,Scopus,2-s2.0-33845567239
"Sadler, N.N., Sorin, D.J.","Choosing an error protection scheme for a microprocessor's L1 data cache",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380862,"499","505",,31,10.1109/ICCD.2006.4380862,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749113268&doi=10.1109%2fICCD.2006.4380862&partnerID=40&md5=309958bcf1489e5fe389ea2553813092",Conference Paper,Scopus,2-s2.0-49749113268
"Patwardhan, J.P., Dwyer, C., Lebeck, A.R., Sorin, D.J.","NANA: A nano-scale active network architecture",2006,"ACM Journal on Emerging Technologies in Computing Systems","2","1",,"1","30",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745277100&partnerID=40&md5=e7f2e08e8192501775faa6b75a557f56",Review,Scopus,2-s2.0-33745277100
"Li, T., Lebeck, A.R., Sorin, D.J.","Spin detection hardware for improved management of multithreaded systems",2006,"IEEE Transactions on Parallel and Distributed Systems","17","6",,"508","521",,17,10.1109/TPDS.2006.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646235170&doi=10.1109%2fTPDS.2006.78&partnerID=40&md5=36f0286473552d8ff25061b71815931a",Article,Scopus,2-s2.0-33646235170
"Bower, F.A., Hower, D., Yilmaz, M., Sorin, D.J., Ozev, S.","Applying architectural vulnerability analysis to hard faults in the microprocessor",2006,"Performance Evaluation Review","34","1",,"375","376",,3,10.1145/1140103.1140327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750367419&doi=10.1145%2f1140103.1140327&partnerID=40&md5=a924e612830964b17405c6c9a39845a3",Conference Paper,Scopus,2-s2.0-33750367419
"Bower, F.A., Sorin, D.J., Ozev, S.","A mechanism for online diagnosis of hard faults in microprocessors",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540960,"197","208",,56,10.1109/MICRO.2005.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749413197&doi=10.1109%2fMICRO.2005.8&partnerID=40&md5=e9368e1713730aa711235c4ee4d2617c",Conference Paper,Scopus,2-s2.0-33749413197
"Carter, J.R., Ozev, S., Sorin, D.J.","Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395575,"300","305",,13,10.1109/DATE.2005.94,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646899067&doi=10.1109%2fDATE.2005.94&partnerID=40&md5=943025b98f5b5c450f71e5ff85a4d4fc",Conference Paper,Scopus,2-s2.0-33646899067
"Meixner, A., Sorin, D.J.","Dynamic verification of sequential consistency",2005,"Proceedings - International Symposium on Computer Architecture",,,,"482","493",,21,10.1109/ISCA.2005.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544445249&doi=10.1109%2fISCA.2005.25&partnerID=40&md5=5cacb15b9a88572ffadfcd5c66f5a857",Conference Paper,Scopus,2-s2.0-27544445249
"Bower, F.A., Ozev, S., Sorin, D.J.","Autonomic microprocessor execution via self-repairing arrays",2005,"IEEE Transactions on Dependable and Secure Computing","2","4",,"297","310",,3,10.1109/TDSC.2005.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30344441095&doi=10.1109%2fTDSC.2005.44&partnerID=40&md5=56892b7dcbd12c1fcd064d66f8bec058",Article,Scopus,2-s2.0-30344441095
"Dwyer, C., Lebeck, A.R., Sorin, D.J.","Self-assembled architectures and the temporal aspects of computing",2005,"Computer","38","1",,"56","64",,6,10.1109/MC.2005.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17844399260&doi=10.1109%2fMC.2005.34&partnerID=40&md5=5aecc5847184ee96ef5aa37f0d957dcf",Article,Scopus,2-s2.0-17844399260
"Sorin, D.J., Martin, M.M.K., Hill, M.D., Wood, D.A.","Using speculation to simplify multiprocessor design",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"1057","1066",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444273679&partnerID=40&md5=aa56eaa65966085d0e084ef5705c6eb9",Conference Paper,Scopus,2-s2.0-12444273679
"Dwyer, C., Cheung, M., Sorin, D.J.","Semi-empirical SPICE models for carbon nanotube FET logic",2004,"2004 4th IEEE Conference on Nanotechnology",,,,"386","388",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344368353&partnerID=40&md5=03cf55fb4434fc6ccb0d403edc969eb8",Conference Paper,Scopus,2-s2.0-20344368353
"Bower, F.A., Shealy, P.G., Ozev, S., Sorin, D.J.","Tolerating hard faults in microprocessor array structures",2004,"Proceedings of the International Conference on Dependable Systems and Networks",,,,"51","60",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544278314&partnerID=40&md5=e284ac7cd554ccb2418bde55ed355264",Conference Paper,Scopus,2-s2.0-4544278314
"Dwyer, C., Johri, V., Cheung, M., Patwardhan, J., Lebeck, A., Sorin, D.","Design tools for a DNA-guided self-assembling carbon nanotube technology",2004,"Nanotechnology","15","9",,"1240","1245",,30,10.1088/0957-4484/15/9/022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544279996&doi=10.1088%2f0957-4484%2f15%2f9%2f022&partnerID=40&md5=cefc8a1ef19529bec7c5f540a8127465",Article,Scopus,2-s2.0-4544279996
"Patwardhan, J.P., Lebeck, A.R., Sorin, D.J.","Communication breakdown: Analyzing CPU usage in commercial web workloads",2004,"2004 IEEE International Symposium on Performance Analysis of Systems and Software",,,,"12","19",,7,10.1109/ISPASS.2004.1291351,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2642547515&doi=10.1109%2fISPASS.2004.1291351&partnerID=40&md5=b7fad80c093a6a05f1640b4bc2f204e4",Conference Paper,Scopus,2-s2.0-2642547515
"Li, T., Lebeck, A.R., Sorin, D.J.","Quantifying instruction criticality for shared memory multiprocessors",2003,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"47","72",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22244456781&partnerID=40&md5=73e44d082521958c9b6f3296fcd3563d",Conference Paper,Scopus,2-s2.0-22244456781
"Sorin, D.J., Hill, M.D., Wood, D.A.","Dynamic Verification of End-to-End Multiprocessor Invariants",2003,"Proceedings of the International Conference on Dependable Systems and Networks",,,,"281","290",,13,10.1109/DSN.2003.1209938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542300183&doi=10.1109%2fDSN.2003.1209938&partnerID=40&md5=89cf3d9f89084d223ba39b0474227484",Conference Paper,Scopus,2-s2.0-1542300183
"Li, T., Lebeck, A.R., Sorin, D.J.","Quantifying instruction criticality for shared memory multiprocessors",2003,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"128","137",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038041100&partnerID=40&md5=33980d56373a73fca39c1e39aa5bae0c",Conference Paper,Scopus,2-s2.0-0038041100
"Martin, M.M.K., Harper, P.J., Sorin, D.J., Hill, M.D., Wood, D.A.","Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"206","217",,69,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038684776&partnerID=40&md5=9cc844b32c4cbe6ccdec2073ee1ad926",Conference Paper,Scopus,2-s2.0-0038684776
"Sorin, D.J., Lemon, J.L., Eager, D.L., Vernon, M.K.","Analytic evaluation of shared-memory architectures",2003,"IEEE Transactions on Parallel and Distributed Systems","14","2",,"166","180",,6,10.1109/TPDS.2003.1178880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037295771&doi=10.1109%2fTPDS.2003.1178880&partnerID=40&md5=84db4c66084f03c6ecdc88779f3540e6",Article,Scopus,2-s2.0-0037295771
"Alameldeen, A.R., Martin, M.M.K., Mauer, C.J., Moore, K.E., Xu, M., Hill, M.D., Wood, D.A., Sorin, D.J.","Simulating a $2M commercial server on a $2K PC",2003,"Computer","36","2",,"50","57+4",,77,10.1109/MC.2003.1178046,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037331006&doi=10.1109%2fMC.2003.1178046&partnerID=40&md5=62be93b8dc8c08d1b027af1787c97ba9",Article,Scopus,2-s2.0-0037331006
"Sorin, D.J., Plakal, M., Condon, A.E., Hill, M.D., Martin, M.M.K., Wood, D.A.","Specifying and verifying a broadcast and a multicast snooping cache coherence protocol",2002,"IEEE Transactions on Parallel and Distributed Systems","13","6",,"556","578",,32,10.1109/TPDS.2002.1011412,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036612643&doi=10.1109%2fTPDS.2002.1011412&partnerID=40&md5=e4cf04547f0b85ef0dbe5388b2e313c3",Article,Scopus,2-s2.0-0036612643
"Martin, M.M.K., Sorin, D.J., Hill, M.D., Wood, D.A.","Bandwidth adaptive snooping",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995715,"251","262",,38,10.1109/HPCA.2002.995715,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745130597&doi=10.1109%2fHPCA.2002.995715&partnerID=40&md5=cfad41dd2f87ad6406e50fea42efe4e8",Conference Paper,Scopus,2-s2.0-33745130597
"Sorin, D.J., Martin, M.M.K., Hill, M.D., Wood, D.A.","SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"123","134",,186,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036292677&partnerID=40&md5=4fe627393dae14e15cad1043df93f6e6",Conference Paper,Scopus,2-s2.0-0036292677
"Martin, M.M.K., Sorin, D.J., Cain, H.W., Hill, M.D., Lipasti, M.H.","Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"328","337",,29,10.1109/MICRO.2001.991130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035694663&doi=10.1109%2fMICRO.2001.991130&partnerID=40&md5=dfa28eb2180bd701d54002f237394b8d",Conference Paper,Scopus,2-s2.0-0035694663
"Eager, D.L., Sorin, D.J., Vernon, M.K.","AMVA techniques for high service time variability",2000,"Performance Evaluation Review","28","1",,"217","228",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034445731&partnerID=40&md5=5edee4620f095359a232b518dafcffbd",Conference Paper,Scopus,2-s2.0-0034445731
"Martin, M.M.K., Sorin, D.J., Ailamaki, A., Alameldeen, A.R., Dickson, R.M., Mauer, C.J., Moore, K.E., Plakal, M., Hill, M.D., Wood, D.A.","Timestamp snooping: An approach for extending SMPs",2000,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"25","36",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034442640&partnerID=40&md5=c9c5380febd5ddf5d47aa2c0226c2b6b",Conference Paper,Scopus,2-s2.0-0034442640
"Martin, M.M.K., Sorin, D.J., Ailamaki, A., Alameldeen, A.R., Dickson, R.M., Mauer, C.J., Moore, K.E., Plakal, M., Hill, M.D., Wood, D.A.","Timestamp snooping: An approach for extending SMPs",2000,"Operating Systems Review (ACM)","34","5",,"25","36",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0039335264&partnerID=40&md5=b436cf04b3d0e077ac68883643974d62",Article,Scopus,2-s2.0-0039335264
"Martin, M.M.K., Sorin, D.J., Ailamaki, A., Alameldeen, A.R., Dickson, R.M., Mauer, C.J., Moore, K.E., Plakal, M., Hill, M.D., Wood, D.A.","Timestamp snooping: An approach for extending SMPs",2000,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","35","11",,"25","36",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17544383922&partnerID=40&md5=9b0dc3f09c1bd65b1f624c0e9094c7de",Article,Scopus,2-s2.0-17544383922
"Condon, Anne E., Hill, Mark D., Plakal, Manoj, Sorin, Daniel J.","Using Lamport clocks to reason about relaxed memory models",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"270","278",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032761691&partnerID=40&md5=ba9942dbff0b305895ee5b41e227838c",Conference Paper,Scopus,2-s2.0-0032761691
"Hill, Mark D., Condon, Anne E., Plakal, Manoj, Sorin, Daniel J.","System-level specification framework for I/O architectures",1999,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"138","147",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032629047&partnerID=40&md5=8431fc352592ee8caae43a7e54f9fd8a",Article,Scopus,2-s2.0-0032629047
"Bilir, E.Ender, Dickson, Ross M., Hu, Ying, Plakal, Manoj, Sorin, Daniel J., Hill, Mark D., Wood, David A.","Multicast snooping: A new coherence method using a multicast address network",1999,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"294","304",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032647513&partnerID=40&md5=ad469c8c2acfde903d43695ab2d58ad6",Article,Scopus,2-s2.0-0032647513
"Plakal, M., Sorin, D.J., Condon, A.E., Hill, M.D.","Lamport clocks: verifying a directory cache-coherence protocol",1998,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"67","76",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031630017&partnerID=40&md5=5180a092e80821093f1f0ade2d27fd7f",Conference Paper,Scopus,2-s2.0-0031630017
"Sorin, Daniel J., Pai, Vijay S., Adve, Sarita V., Vernon, Mary K., Wood, David A.","Analytic evaluation of shared-memory systems with ILP processors",1998,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"380","391",,63,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031593993&partnerID=40&md5=742df012418845d4ed3ba78c1a31d6a9",Conference Paper,Scopus,2-s2.0-0031593993
