MPX instructions latency and throughput

BNDX <- memory


Latency: bndmk

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     91126      54527     102011     201543     201382      50206          2
     45176      50371     102011     201056     201015      50237          2
     45174      50368     102011     201054     201015      50236          2
     45176      50371     102011     201060     201015      50238          2
     45174      50371     102011     201060     201015      50238          2
     45140      50330     102011     201048     201015      50248          2
     45140      50330     102011     201048     201015      50248          2
     45138      50329     102011     201048     201015      50248          2


Throughput: bndmk

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     90396      54384     102011     201382      50185      50634          1
     45178      50372     102011     201015      50239      50292          0
     45176      50373     102011     201015      50239      50292          0
     45138      50332     102011     201015      50247      50283          0
     45140      50331     102011     201015      50247      50283          0
     45140      50332     102011     201015      50247      50283          0
     45140      50331     102011     201015      50247      50283          0
     72820      54050     102012     201218      49631      51134          4

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     90258      53953     102011     201382          5          8      50325
     45174      50370     102011     201015          0          0      50257
     45174      50369     102011     201015          0          0      50258
     45140      50333     102011     201015          0          0      50252
     45144      50332     102011     201015          0          0      50252
     45140      50330     102011     201015          0          0      50251
     45138      50330     102011     201015          0          0      50251
     45142      50330     102011     201015          0          0      50251

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     90310      53887     102011     201382      50308          2     201537
     45178      50372     102011     201015      50259          0     201063
     45182      50373     102011     201015      50263          0     201078
     45144      50331     102011     201015      50246          0     201044
     45140      50331     102011     201015      50246          0     201044
     45142      50331     102011     201015      50246          0     201044
     45144      50331     102011     201015      50246          0     201044
     45142      50331     102011     201015      50246          0     201044


Latency: bndcl

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     89726     100062     102011     201035     201015      49763          2
     89690     100006     102011     201064     201015      49706          2
     89692     100007     102011     201059     201015      49705          2
     89700     100013     102011     201048     201015      49723          2
     89698     100013     102011     201048     201015      49723          2
     89702     100013     102011     201048     201015      49723          2
     89700     100013     102011     201048     201015      49723          2
     89700     100013     102011     201048     201015      49723          2


Throughput: bndcl

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89706     100026     102011     201015      49740     100005          0
     89690     100007     102011     201015      49739     100005          0
     89696     100009     102011     201015      49739     100005          0
     89690     100007     102011     201015      49727     100005          0
     89690     100006     102011     201015      49721     100005          0
     89690     100006     102011     201015      49721     100005          0
     89692     100007     102011     201015      49721     100005          0
     89690     100006     102011     201015      49721     100005          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     89708     100264     102011     201015          0          0          2
     89692     100007     102011     201015          0          0          2
     89694     100005     102011     201015          0          0          2
     89692     100005     102011     201015          0          0          2
     89694     100006     102011     201015          0          0          2
     89696     100007     102011     201015          0          0          2
     89692     100008     102011     201015          0          0          2
     89692     100007     102011     201015          0          0          2

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     89710     100272     102011     201015      51300          0     201035
     89690     100007     102011     201015      51292          0     201062
     89694     100009     102011     201015      51270          0     201061
     89692     100007     102011     201015      51289          0     201055
     89694     100008     102011     201015      51309          0     201028
     89692     100007     102011     201015      51309          0     201028
     89690     100008     102011     201015      51309          0     201028
     89694     100008     102011     201015      51309          0     201028


Latency: bndcu

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    133950     103049     102011     201563     201382      49804          2
     89690     100008     102011     201058     201015      49689          2
     89690     100006     102011     201062     201015      49721          2
     89694     100011     102011     201071     201015      49713          2
     89686     100006     102011     201028     201015      49719          2
     89690     100005     102011     201028     201015      49719          2
     89690     100006     102011     201028     201015      49719          2
     89692     100008     102011     201028     201015      49719          2


Throughput: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89712     100027     102011     201015      49736     100005          0
     89688     100006     102011     201015      49713     100005          0
     89692     100006     102011     201015      49713     100005          0
     89690     100006     102011     201015      49713     100005          0
     89692     100008     102011     201015      49697     100005          0
     89694     100009     102011     201015      49697     100005          0
     89690     100007     102011     201015      49697     100005          0
     89696     100008     102011     201015      49697     100005          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     89710     100026     102011     201015          0          0          2
     89688     100005     102011     201015          0          0          2
     89690     100008     102011     201015          0          0          2
     89694     100008     102011     201015          0          0          2
     89690     100007     102011     201015          0          0          2
     89694     100008     102011     201015          0          0          2
     89690     100007     102011     201015          0          0          2
     89692     100008     102011     201015          0          0          2

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     89712     100308     102011     201015      51310          0     201034
     89688     100004     102011     201015      51320          0     201053
     89696     100010     102011     201015      51297          0     201071
     89692     100006     102011     201015      51287          0     201028
     89690     100006     102011     201015      51287          0     201028
     89692     100006     102011     201015      51287          0     201028
     89690     100006     102011     201015      51287          0     201028
     89692     100006     102011     201015      51287          0     201028


Latency: bndmov

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     89780     100103     102011     301042     301015          4          2
     89746     100069     102011     301037     301015          4          2
     89710     100032     102011     301033     301015          4          2
    114438     100806     102012     301312     301216         57          2
    202040     104721     102011     302065     301749        119          2
    133832     102381     102011     301540     301382         60          2
     89714     100030     102011     301033     301015          3          2
     89712     100029     102011     301033     301015          3          2


Throughput: bndmov

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     89766     100336     102011     301015          3     100006     100000
     89730     100050     102011     301015          3     100005     100000
     89728     100050     102011     301015          3     100005     100000
     89726     100049     102011     301015          3     100006     100000
     89706     100026     102011     301015          3     100006     100000
     89706     100026     102011     301015          3     100006     100000
     89708     100026     102011     301015          3     100006     100000
     89706     100025     102011     301015          3     100006     100000

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     89794     100345     102011     301015     100000          0          2
    102232     103870     102012     301262     100030          2         48
    191860     104700     102011     301749     100068         16        174
    186214     104889     102011     301764     100064         16        190
     89708     100027     102011     301015     100000          0          2
     89710     100028     102011     301015     100000          0          2
     89708     100026     102011     301015     100000          0          2
     89710     100024     102011     301015     100000          0          2

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     89746     100102     102011     301015       1006          0     301036
     89730     100049     102011     301015       1013          0     301054
     89706     100025     102011     301015       1003          0     301034
     89708     100025     102011     301015       1003          0     301034
     89706     100025     102011     301015       1003          0     301034
     89708     100025     102011     301015       1003          0     301034
     89710     100030     102011     301015       1003          0     301038
     89708     100027     102011     301015       1003          0     301038


Latency: bndldx

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    280318     241212     102014     402565     802256     100617          3
    210378     234574     102011     401051     801015     100259          2
    210536     234749     102011     401062     801015     100251          2
    210340     234532     102011     401023     801015     100255          2
    210304     234492     102011     401027     801015     100293          2
    210310     234499     102011     401023     801015     100272          2
    210288     234475     102011     401023     801015     100282          2
    210520     234732     102011     401023     801015     100270          2


Throughput: bndldx

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    282330     239347     102015     802248     100738     125442     200090
    210290     234480     102011     801015     100278     124986     200000
    210404     234607     102011     801015     100282     124973     200002
    210268     234456     102011     801015     100264     124949     200000
    210230     234413     102011     801015     100275     124944     200000
    210356     234556     102011     801015     100275     125001     200000
    210268     234455     102011     801015     100264     124949     200002
    210238     234422     102011     801015     100274     124884     200000

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    226578     238698     102015     802246     200074         13      73527
    210246     234429     102011     801015     200000          0      73100
    210252     234437     102011     801015     200004          0      73100
    210374     234572     102011     801015     200000          0      73085
    210388     234588     102011     801015     200002          0      73130
    210376     234574     102011     801015     200000          0      73085
    210346     234543     102011     801015     200001          0      73151
    210322     234514     102011     801015     200000          0      73138

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    277934     241610     102015     802571     103300         11     402964
    210358     234550     102011     801015     102636          0     401050
    210436     234640     102011     801015     102666          0     401054
    210266     234449     102011     801015     102660          0     401031
    210422     234623     102011     801015     102668          0     401023
    210302     234490     102011     801015     102641          0     401027
    210266     234450     102011     801015     102671          0     401023
    210406     234605     102011     801015     102663          0     401023
BNDX <- register


Latency: bndcl

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     90180      53666     106011     105717     105391      50605          2
     45348      50566     106011     105154     105015      50506          2
     45350      50568     106011     105154     105015      50507          2
     45352      50572     106011     105162     105015      50508          2
     45354      50572     106011     105160     105015      50508          2
     45314      50531     106011     105084     105015      50509          2
     45320      50532     106011     105084     105015      50509          2
     45316      50532     106011     105084     105015      50509          2


Throughput: bndcl

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     45330      50551     106011     105015      50508       2007          0
     45356      50571     106011     105015      50507       2007          0
     45348      50569     106011     105015      50507       2007          0
     45354      50571     106011     105015      50507       2007          0
     45318      50534     106011     105015      50509       2007          0
     45322      50535     106011     105015      50509       2007          0
     45320      50535     106011     105015      50509       2007          0
     45318      50532     106011     105015      50509       2007          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     90252      53742     106011     105397          5          8       2106
     45350      50570     106011     105015          0          0       2004
     45352      50569     106011     105015          0          0       2004
     45348      50569     106011     105015          0          0       2004
     45352      50570     106011     105015          0          0       2004
     45316      50532     106011     105015          0          0       2004
     45316      50531     106011     105015          0          0       2004
     45314      50531     106011     105015          0          0       2004

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     45332      50554     106011     105015      50513          0     105111
     45354      50570     106011     105015      50520          0     105162
     45320      50533     106011     105015      50509          0     105084
     45318      50532     106011     105015      50509          0     105084
     45318      50533     106011     105015      50509          0     105084
     45318      50532     106011     105015      50508          0     105084
     45314      50531     106011     105015      50508          0     105084
     45318      50530     106011     105015      50508          0     105084


Latency: bndcu

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
     90610      54140     106011     105671     105382      50594          2
     45350      50567     106011     105151     105015      50505          2
     45354      50571     106011     105157     105015      50507          2
     45320      50532     106011     105084     105015      50509          2
     45318      50532     106011     105084     105015      50509          2
     45322      50532     106011     105084     105015      50510          2
     45320      50532     106011     105084     105015      50509          2
     45322      50533     106011     105084     105015      50510          2


Throughput: bndcu

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     90222      54004     106011     105388      50597       2072          1
     45352      50569     106011     105015      50506       2006          0
     45354      50569     106011     105015      50507       2006          0
     45352      50569     106011     105015      50506       2006          0
     45322      50531     106011     105015      50508       2006          0
     45318      50531     106011     105015      50508       2006          0
     45320      50531     106011     105015      50508       2006          0
     45320      50531     106011     105015      50508       2006          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     45360      50578     106011     105015          0          0       2005
     45356      50570     106011     105015          0          0       2005
     45320      50534     106011     105015          0          0       2004
     45324      50536     106011     105015          0          0       2004
     45318      50531     106011     105015          0          0       2005
     45320      50531     106011     105015          0          0       2005
     45322      50535     106011     105015          0          0       2004
     45320      50533     106011     105015          0          0       2005

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     90102      53926     106011     105382      50672          2     105677
     45352      50567     106011     105015      50519          0     105156
     45352      50570     106011     105015      50521          0     105160
     45320      50531     106011     105015      50508          0     105080
     45318      50531     106011     105015      50508          0     105080
     45318      50532     106011     105015      50508          0     105080
     45320      50531     106011     105015      50508          0     105080
     45322      50532     106011     105015      50508          0     105080
BNDX <- BNDX


Latency: bndmov

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    124688      92690     102011     201539     201382      48852          2
     80254      89486     102011     201066     201015      48806          2
     80152      89374     102011     201054     201015      48725          2
     80202      89427     102011     201033     201015      48821          2
     80200      89427     102011     201033     201015      48821          2
     80202      89427     102011     201033     201015      48821          2
     80202      89428     102011     201033     201015      48821          2
     80200      89428     102011     201033     201015      48821          2


Throughput: bndmov

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
     91982      55712     102011     201388      49566      50076          1
     46744      52119     102011     201015      49508      50007          0
     46740      52115     102011     201015      49507      50008          0
     46708      52080     102011     201015      49506      50008          0
     46708      52080     102011     201015      49507      50007          0
     46708      52080     102011     201015      49507      50007          0
     46706      52079     102011     201015      49507      50007          0
     46706      52079     102011     201015      49507      50007          0

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
     91520      55825     102011     201382          5          8      50612
     46742      52117     102011     201015          0          0      50505
     46740      52115     102011     201015          0          0      50505
     46742      52115     102011     201015          0          0      50505
     46742      52115     102011     201015          0          0      50505
     46708      52079     102011     201015          0          0      50507
     46710      52079     102011     201015          0          0      50507
     46708      52079     102011     201015          0          0      50507

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
     91934      56326     102011     201382      51163          2     201513
     46742      52116     102011     201015      51012          0     201048
     46744      52115     102011     201015      51012          0     201048
     46744      52116     102011     201015      51012          0     201048
     46706      52079     102011     201015      51008          0     201041
     46710      52079     102011     201015      51008          0     201041
     46710      52080     102011     201015      51008          0     201041
     46710      52080     102011     201015      51008          0     201041
MEM <- BNDX


Latency: bndmov

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    223722     203123     102011     301544     501382         60          2
    179378     200006     102011     301051     501015          3          2
    179376     200007     102011     301051     501015          3          2
    179374     200006     102011     301051     501015          3          2
    179374     200003     102011     301025     501015          3          2
    179376     200005     102011     301025     501015          3          2
    179376     200005     102011     301025     501015          3          2
    179376     200005     102011     301025     501015          3          2


Throughput: bndmov

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    223866     203252     102011     501382         60     100100      66005
    179376     200009     102011     501015          3     100007      66364
    179376     200009     102011     501015          3     100007      66349
    179372     200006     102011     501015          3     100007      66167
    179372     200006     102011     501015          3     100007      66167
    179376     200007     102011     501015          3     100007      66167
    179374     200008     102011     501015          3     100007      66167
    179372     200007     102011     501015          3     100007      66167

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    224152     203368     102011     501391      66612     200053         98
    179378     200009     102011     501015      66667     200000          2
    179378     200009     102011     501015      66507     200000          2
    179376     200009     102011     501015      66519     200000          2
    179374     200007     102011     501015      66664     200000          2
    179378     200008     102011     501015      66664     200000          2
    179376     200007     102011     501015      66664     200000          2
    179376     200007     102011     501015      66664     200000          2

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    179422     200073     102011     501015       1008      67005     301039
    179378     200007     102011     501015       1013      67233     301052
    179374     200008     102011     501015       1008      67571     301038
    179374     200007     102011     501015       1003      67225     301025
    179372     200006     102011     501015       1003      67337     301025
    179372     200006     102011     501015       1003      67338     301025
    179372     200006     102011     501015       1003      67338     301025
    179376     200006     102011     501015       1003      67338     301025


Latency: bndstx

Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim
    349598     313826     102014     402225     801933        226          2
    269064     300014     102011     401048     801015          3          2
    269062     300012     102011     401048     801015          3          2
    269068     300018     102011     401048     801015          3          2
    269062     300011     102011     401021     801015          3          2
    269064     300013     102011     401021     801015          3          2
    269062     300010     102011     401021     801015          3          2
    269066     300014     102011     401021     801015          3          2


Throughput: bndstx

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2
    354986     311950     102015     802246        300     101758     143865
    269066     300014     102011     801015          3     100005     142254
    269064     300014     102011     801015          3     100005     143764
    269066     300013     102011     801015          3     100005     142258
    269062     300010     102011     801015          3     100005     143819
    269066     300012     102011     801015          3     100005     142247
    269062     300009     102011     801015          3     100005     143796
    269064     300010     102011     801015          3     100005     142276

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5
    349986     311078     102015     802250     145119     300167        242
    269064     300019     102011     801015     146716     300000          2
    269066     300023     102011     801015     145021     300000          2
    269064     300021     102011     801015     146732     300000          2
    269066     300020     102011     801015     145793     300000          2
    269062     300017     102011     801015     146700     300000          2
    269066     300021     102011     801015     144026     300000          2
    269062     300017     102011     801015     146703     300000          2

Processor 0
     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT
    594612     312630     102014     801931       1361     110982     402221
    269070     300015     102011     801015       1013     111195     401048
    269068     300013     102011     801015       1013     111026     401048
    269068     300014     102011     801015       1013     111230     401048
    269070     300014     102011     801015       1013     111036     401048
    269064     300013     102011     801015       1003     111235     401021
    269064     300011     102011     801015       1003     111058     401021
    269066     300014     102011     801015       1003     113951     401021
