# Reading pref.tcl
# do ALU16_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {ALU16.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:58:28 on May 10,2022
# vcom -reportprogress 300 -93 -work work ALU16.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity ALU16
# -- Compiling architecture structure of ALU16
# End time: 10:58:29 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/3Parte/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:58:29 on May 10,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/3Parte/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading entity ALU16
# End time: 10:58:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  ALU_16_Tb
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" ALU_16_Tb 
# Start time: 10:58:29 on May 10,2022
# ** Error: (vsim-3170) Could not find 'ALU_16_Tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/3Parte/simulation/modelsim/gate_work
#             C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/3Parte/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU16_run_msim_gate_vhdl.do PAUSED at line 12
# End time: 10:58:54 on May 10,2022, Elapsed time: 0:00:25
# Errors: 1, Warnings: 0
