<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: Address Space Mapping Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Address Space Mapping Control<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__ADDR__SPACE__MGR.html">The Address Space Manager</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7b565bdc174300bbaf78d71ec496ac05"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae16f0dfb718350b5140753a935059440">ALT_ADDR_SPACE_MPU_ATTR_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga7b565bdc174300bbaf78d71ec496ac05">ALT_ADDR_SPACE_MPU_ATTR_t</a></td></tr>
<tr class="separator:ga7b565bdc174300bbaf78d71ec496ac05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380facdcf5796d231a7bfaed1f444178"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae7413407ef45e9954d426e6e73a75463">ALT_ADDR_SPACE_NONMPU_ATTR_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga380facdcf5796d231a7bfaed1f444178">ALT_ADDR_SPACE_NONMPU_ATTR_t</a></td></tr>
<tr class="separator:ga380facdcf5796d231a7bfaed1f444178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e07cd2bd2dec130fa387c5242b8bd"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga590307e85b3ad755df3f95dbb63f5f34">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae53e07cd2bd2dec130fa387c5242b8bd">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_t</a></td></tr>
<tr class="separator:gae53e07cd2bd2dec130fa387c5242b8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac800113e41ec261e9babdebcd057d754"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gada9fe5e35537a5407d3e5a5216e3f6b5">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gac800113e41ec261e9babdebcd057d754">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_t</a></td></tr>
<tr class="separator:gac800113e41ec261e9babdebcd057d754"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae16f0dfb718350b5140753a935059440"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae16f0dfb718350b5140753a935059440">ALT_ADDR_SPACE_MPU_ATTR_e</a> { <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggae16f0dfb718350b5140753a935059440ad466ca623b8b9af96aa2d0036193600a">ALT_ADDR_SPACE_MPU_ZERO_AT_BOOTROM</a>, 
<a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggae16f0dfb718350b5140753a935059440a81e0393217ed113141ed94b5256eabf0">ALT_ADDR_SPACE_MPU_ZERO_AT_OCRAM</a>
 }</td></tr>
<tr class="separator:gae16f0dfb718350b5140753a935059440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7413407ef45e9954d426e6e73a75463"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae7413407ef45e9954d426e6e73a75463">ALT_ADDR_SPACE_NONMPU_ATTR_e</a> { <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggae7413407ef45e9954d426e6e73a75463a7ca2d5a995bec6dcbfb71fa4c890270d">ALT_ADDR_SPACE_NONMPU_ZERO_AT_SDRAM</a>, 
<a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggae7413407ef45e9954d426e6e73a75463a23e283c9a0c53a84037261bf23c1bf65">ALT_ADDR_SPACE_NONMPU_ZERO_AT_OCRAM</a>
 }</td></tr>
<tr class="separator:gae7413407ef45e9954d426e6e73a75463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590307e85b3ad755df3f95dbb63f5f34"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga590307e85b3ad755df3f95dbb63f5f34">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_e</a> { <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gga590307e85b3ad755df3f95dbb63f5f34a7ea114327f3374de7327e122e9688ad8">ALT_ADDR_SPACE_H2F_INACCESSIBLE</a>, 
<a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gga590307e85b3ad755df3f95dbb63f5f34ac399d34c87ddb909b0d6fcf2a7211edd">ALT_ADDR_SPACE_H2F_ACCESSIBLE</a>
 }</td></tr>
<tr class="separator:ga590307e85b3ad755df3f95dbb63f5f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9fe5e35537a5407d3e5a5216e3f6b5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gada9fe5e35537a5407d3e5a5216e3f6b5">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_e</a> { <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggada9fe5e35537a5407d3e5a5216e3f6b5a107e69694932267f39e6e078bf038e45">ALT_ADDR_SPACE_LWH2F_INACCESSIBLE</a>, 
<a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ggada9fe5e35537a5407d3e5a5216e3f6b5a9c712c24a8f75fee557cc9442d5b6e42">ALT_ADDR_SPACE_LWH2F_ACCESSIBLE</a>
 }</td></tr>
<tr class="separator:gada9fe5e35537a5407d3e5a5216e3f6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga846f60380f43b3b7f3f020332602367f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga846f60380f43b3b7f3f020332602367f">alt_addr_space_remap</a> (<a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga7b565bdc174300bbaf78d71ec496ac05">ALT_ADDR_SPACE_MPU_ATTR_t</a> mpu_attr, <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga380facdcf5796d231a7bfaed1f444178">ALT_ADDR_SPACE_NONMPU_ATTR_t</a> nonmpu_attr, <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae53e07cd2bd2dec130fa387c5242b8bd">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_t</a> h2f_attr, <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gac800113e41ec261e9babdebcd057d754">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_t</a> lwh2f_attr)</td></tr>
<tr class="separator:ga846f60380f43b3b7f3f020332602367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade38251cec2dd0904eb1f9f1dfa34d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gade38251cec2dd0904eb1f9f1dfa34d9f">alt_mpu_addr_space_remap_0_to_sdram</a> (void)</td></tr>
<tr class="separator:gade38251cec2dd0904eb1f9f1dfa34d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This group API provides functions to map and remap selected address ranges into the accessible (visible) views of the MPU and non MPU address spaces.</p>
<p><b>Caveats</b> </p>
<p><b>NOTE:</b> Caution should be observed when remapping address 0 to different memory. The code performing the remapping operation should not be executing in the address range being remapped to different memory.</p>
<p>For example, if address 0 is presently mapped to OCRAM and the code is preparing to remap address 0 to SDRAM, then the code must not be executing in the range 0 to 64 KB as this address space is about to be remapped to different memory. If the code performing the remap operation is executing from OCRAM then it needs to be executing from its permanently mapped OCRAM address range in upper memory (i.e. ALT_OCRAM_LB_ADDR to ALT_OCRAM_UB_ADDR).</p>
<p><b>NOTE:</b> The MPU address space view is controlled by two disparate hardware control interfaces: the L3 remap register and the L2 cache address filtering registers. To complicate matters, the L3 remap register is write-only which means not only that current remap register state cannot be read but also that a read-modify-write operation cannot be performed on the register.</p>
<p>This should not present a problem in most use case scenarios except for the case where a current MPU address space mapping of 0 to SDRAM is being changed to to a mapping of 0 to Boot ROM or OCRAM.</p>
<p>In this case, a two step process whereby the L3 remap register is first set to the new desired MPU address 0 mapping and then the L2 cache address filtering registers have their address ranges adjusted accordingly must be followed. An example follows: </p><pre class="fragment">// 1 MB reset default value for address filtering start
#define L2_CACHE_ADDR_FILTERING_START_RESET     0x100000
uint32_t addr_filt_start;
uint32_t addr_filt_end;

// Perform L3 remap register programming first by setting the desired new MPU
// address space 0 mapping. Assume OCRAM for the example.
alt_addr_space_remap(ALT_ADDR_SPACE_MPU_ZERO_AT_OCRAM, ...);

// Next, adjust the L2 cache address filtering range. Set the start address to
// the default reset value and retain the existing end address configuration.
alt_l2_addr_filter_cfg_get(&amp;addr_filt_start, &amp;addr_filt_end);
if (addr_filt_start != L2_CACHE_ADDR_FILTERING_START_RESET)
{
    alt_l2_addr_filter_cfg_set(L2_CACHE_ADDR_FILTERING_START_RESET, addr_filt_end);
}
</pre> <h2 class="groupheader">Typedef Documentation</h2>
<a id="gae53e07cd2bd2dec130fa387c5242b8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53e07cd2bd2dec130fa387c5242b8bd">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga590307e85b3ad755df3f95dbb63f5f34">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_e</a>  <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae53e07cd2bd2dec130fa387c5242b8bd">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the HPS to FPGA bridge accessiblity attributes. </p>

</div>
</div>
<a id="gac800113e41ec261e9babdebcd057d754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac800113e41ec261e9babdebcd057d754">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gada9fe5e35537a5407d3e5a5216e3f6b5">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_e</a>  <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gac800113e41ec261e9babdebcd057d754">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the Lightweight HPS to FPGA bridge accessiblity attributes. </p>

</div>
</div>
<a id="ga7b565bdc174300bbaf78d71ec496ac05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b565bdc174300bbaf78d71ec496ac05">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_MPU_ATTR_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae16f0dfb718350b5140753a935059440">ALT_ADDR_SPACE_MPU_ATTR_e</a>  <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga7b565bdc174300bbaf78d71ec496ac05">ALT_ADDR_SPACE_MPU_ATTR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the MPU address space attributes.</p>
<p>The MPU address space consists of the ARM Cortex A9 processors and associated processor peripherals (cache, MMU). </p>

</div>
</div>
<a id="ga380facdcf5796d231a7bfaed1f444178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380facdcf5796d231a7bfaed1f444178">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_NONMPU_ATTR_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae7413407ef45e9954d426e6e73a75463">ALT_ADDR_SPACE_NONMPU_ATTR_e</a>  <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga380facdcf5796d231a7bfaed1f444178">ALT_ADDR_SPACE_NONMPU_ATTR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the non-MPU address space attributes.</p>
<p>The non-MPU address space consists of the non-MPU L3 masters including the DMA controllers (standalone and those built into peripherals), the F2H AXI Bridge, and the DAP. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga590307e85b3ad755df3f95dbb63f5f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga590307e85b3ad755df3f95dbb63f5f34">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga590307e85b3ad755df3f95dbb63f5f34">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the HPS to FPGA bridge accessiblity attributes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga590307e85b3ad755df3f95dbb63f5f34a7ea114327f3374de7327e122e9688ad8"></a>ALT_ADDR_SPACE_H2F_INACCESSIBLE&#160;</td><td class="fielddoc"><p>The H2F AXI Bridge is not visible to L3 masters. Accesses to the associated address range return an AXI decode error to the master. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga590307e85b3ad755df3f95dbb63f5f34ac399d34c87ddb909b0d6fcf2a7211edd"></a>ALT_ADDR_SPACE_H2F_ACCESSIBLE&#160;</td><td class="fielddoc"><p>The H2F AXI Bridge is visible to L3 masters. </p>
</td></tr>
</table>

</div>
</div>
<a id="gada9fe5e35537a5407d3e5a5216e3f6b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada9fe5e35537a5407d3e5a5216e3f6b5">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gada9fe5e35537a5407d3e5a5216e3f6b5">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the Lightweight HPS to FPGA bridge accessiblity attributes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggada9fe5e35537a5407d3e5a5216e3f6b5a107e69694932267f39e6e078bf038e45"></a>ALT_ADDR_SPACE_LWH2F_INACCESSIBLE&#160;</td><td class="fielddoc"><p>The LWH2F AXI Bridge is not visible to L3 masters. Accesses to the associated address range return an AXI decode error to the master. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggada9fe5e35537a5407d3e5a5216e3f6b5a9c712c24a8f75fee557cc9442d5b6e42"></a>ALT_ADDR_SPACE_LWH2F_ACCESSIBLE&#160;</td><td class="fielddoc"><p>The LWH2F AXI Bridge is visible to L3 masters. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae16f0dfb718350b5140753a935059440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae16f0dfb718350b5140753a935059440">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_MPU_ATTR_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae16f0dfb718350b5140753a935059440">ALT_ADDR_SPACE_MPU_ATTR_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the MPU address space attributes.</p>
<p>The MPU address space consists of the ARM Cortex A9 processors and associated processor peripherals (cache, MMU). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae16f0dfb718350b5140753a935059440ad466ca623b8b9af96aa2d0036193600a"></a>ALT_ADDR_SPACE_MPU_ZERO_AT_BOOTROM&#160;</td><td class="fielddoc"><p>Maps the Boot ROM to address 0x0 for the MPU L3 master. Note that the Boot ROM is also always mapped to address 0xfffd_0000 for the MPU L3 master independent of attribute. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae16f0dfb718350b5140753a935059440a81e0393217ed113141ed94b5256eabf0"></a>ALT_ADDR_SPACE_MPU_ZERO_AT_OCRAM&#160;</td><td class="fielddoc"><p>Maps the On-chip RAM to address 0x0 for the MPU L3 master. Note that the On-chip RAM is also always mapped to address 0xffff_0000 for the MPU L3 master independent of this attribute. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae7413407ef45e9954d426e6e73a75463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7413407ef45e9954d426e6e73a75463">&#9670;&nbsp;</a></span>ALT_ADDR_SPACE_NONMPU_ATTR_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae7413407ef45e9954d426e6e73a75463">ALT_ADDR_SPACE_NONMPU_ATTR_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the non-MPU address space attributes.</p>
<p>The non-MPU address space consists of the non-MPU L3 masters including the DMA controllers (standalone and those built into peripherals), the F2H AXI Bridge, and the DAP. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae7413407ef45e9954d426e6e73a75463a7ca2d5a995bec6dcbfb71fa4c890270d"></a>ALT_ADDR_SPACE_NONMPU_ZERO_AT_SDRAM&#160;</td><td class="fielddoc"><p>Maps the SDRAM to address 0x0 for the non-MPU L3 masters. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae7413407ef45e9954d426e6e73a75463a23e283c9a0c53a84037261bf23c1bf65"></a>ALT_ADDR_SPACE_NONMPU_ZERO_AT_OCRAM&#160;</td><td class="fielddoc"><p>Maps the On-chip RAM to address 0x0 for the non-MPU L3 masters. Note that the On-chip RAM is also always mapped to address 0xffff_0000 for the non-MPU L3 masters independent of this attribute. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga846f60380f43b3b7f3f020332602367f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846f60380f43b3b7f3f020332602367f">&#9670;&nbsp;</a></span>alt_addr_space_remap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_addr_space_remap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga7b565bdc174300bbaf78d71ec496ac05">ALT_ADDR_SPACE_MPU_ATTR_t</a>&#160;</td>
          <td class="paramname"><em>mpu_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#ga380facdcf5796d231a7bfaed1f444178">ALT_ADDR_SPACE_NONMPU_ATTR_t</a>&#160;</td>
          <td class="paramname"><em>nonmpu_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gae53e07cd2bd2dec130fa387c5242b8bd">ALT_ADDR_SPACE_H2F_BRIDGE_ATTR_t</a>&#160;</td>
          <td class="paramname"><em>h2f_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__ADDR__SPACE__MGR__REMAP.html#gac800113e41ec261e9babdebcd057d754">ALT_ADDR_SPACE_LWH2F_BRIDGE_ATTR_t</a>&#160;</td>
          <td class="paramname"><em>lwh2f_attr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the mapped and accessible (visible) address ranges for the HPS MPU, non-MPU, and Bridge address spaces.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mpu_attr</td><td>The MPU address space configuration attributes.</td></tr>
    <tr><td class="paramname">nonmpu_attr</td><td>The non-MPU address space configuration attributes.</td></tr>
    <tr><td class="paramname">h2f_attr</td><td>The H2F Bridge attribute mapping and accessibility attributes.</td></tr>
    <tr><td class="paramname">lwh2f_attr</td><td>The Lightweight H2F Bridge attribute mapping and accessibility attributes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_INV_OPTION</td><td>One or more invalid attribute options were specified. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gade38251cec2dd0904eb1f9f1dfa34d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade38251cec2dd0904eb1f9f1dfa34d9f">&#9670;&nbsp;</a></span>alt_mpu_addr_space_remap_0_to_sdram()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_mpu_addr_space_remap_0_to_sdram </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maps SDRAM to address 0x0 for the MPU address space view.</p>
<p>When address 0x0 is mapped to the Boot ROM or on-chip RAM, only the lowest 64KB of the boot region are accessible because the size of the Boot ROM and on-chip RAM are only 64KB. Addresses in the range 0x100000 (1MiB) to 0xC0000000 (3GiB) access SDRAM and addresses in the range 0xC0000000 (3GiB) to 0xFFFFFFFF access the L3 interconnect. Thus, the lowest 1MiB of SDRAM is not accessible to the MPU unless address 0 is remapped to SDRAM after reset.</p>
<p>This function remaps the addresses between 0x0 to 0x100000 (1MiB) to access SDRAM.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
