Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 17 16:13:57 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2257 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.386      -24.571                    169                 6448        0.054        0.000                      0                 6448        3.000        0.000                       0                  2259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.386      -24.571                    169                 6448        0.186        0.000                      0                 6448        6.643        0.000                       0                  2255  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.384      -24.251                    168                 6448        0.186        0.000                      0                 6448        6.643        0.000                       0                  2255  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.386      -24.571                    169                 6448        0.054        0.000                      0                 6448  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.386      -24.571                    169                 6448        0.054        0.000                      0                 6448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          169  Failing Endpoints,  Worst Slack       -0.386ns,  Total Violation      -24.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 3.615ns (25.795%)  route 10.399ns (74.205%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.686    12.510    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.097    12.607 r  sigma/sigma_tile/riscv/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.188    13.794    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[2]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.995ns  (logic 3.615ns (25.830%)  route 10.380ns (74.170%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.502    12.326    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.423 r  sigma/sigma_tile/riscv/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.352    13.775    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.993ns  (logic 3.615ns (25.835%)  route 10.378ns (74.165%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.683    12.507    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.604 r  sigma/sigma_tile/riscv/ram_reg_0_i_1/O
                         net (fo=8, routed)           1.168    13.773    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[12]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y64         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.626    -0.538    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/Q
                         net (fo=3, routed)           0.149    -0.247    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[23]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.899    -0.774    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.493%)  route 0.156ns (52.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.637    -0.527    sigma/clk_out1
    SLICE_X24Y39         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.156    -0.230    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.075    -0.435    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.341%)  route 0.157ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/clk_out1
    SLICE_X25Y40         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.157    -0.228    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.071    -0.439    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y43         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/Q
                         net (fo=1, routed)           0.135    -0.249    sigma/udm/udm_controller/in45[23]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  sigma/udm/udm_controller/RD_DATA_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    sigma/udm/udm_controller/RD_DATA_reg[23]
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.913    -0.760    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                         clock pessimism              0.251    -0.510    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091    -0.419    sigma/udm/udm_controller/RD_DATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.804%)  route 0.140ns (40.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.622    -0.542    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/Q
                         net (fo=3, routed)           0.140    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[8]
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.895    -0.778    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                         clock pessimism              0.251    -0.528    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.121    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (65.001%)  route 0.113ns (34.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/Q
                         net (fo=2, routed)           0.113    -0.263    sigma/sigma_tile/riscv/divisor_q_reg[61][4]
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.218 r  sigma/sigma_tile/riscv/divisor_q[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_2[4]
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.897    -0.776    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.092    -0.434    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.566    -0.598    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/udm/uart_tx/databuf_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.388    sigma/udm/uart_tx/in13[6]
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.098    -0.290 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    sigma/udm/uart_tx/databuf[6]
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.834    -0.839    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.506    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.753%)  route 0.114ns (35.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.625    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/Q
                         net (fo=2, routed)           0.114    -0.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[36]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1_n_0
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.898    -0.775    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.091    -0.435    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.270%)  route 0.178ns (55.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/Q
                         net (fo=4, routed)           0.178    -0.221    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[30]
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.894    -0.779    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.066    -0.442    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y5      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y5      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X9Y71      sigma/udm/uart_rx/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X9Y71      sigma/udm/uart_rx/clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y40     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X24Y41     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y39     sigma/sigma_tile/sfr/irq_en_bo_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X22Y38     sigma/sigma_tile/sfr/irq_en_bo_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y39     sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X26Y42     sigma/csr_rdata_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          168  Failing Endpoints,  Worst Slack       -0.384ns,  Total Violation      -24.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 3.615ns (25.795%)  route 10.399ns (74.205%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.686    12.510    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.097    12.607 r  sigma/sigma_tile/riscv/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.188    13.794    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[2]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.130    13.852    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.410    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.995ns  (logic 3.615ns (25.830%)  route 10.380ns (74.170%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.502    12.326    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.423 r  sigma/sigma_tile/riscv/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.352    13.775    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.130    13.852    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    13.410    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.993ns  (logic 3.615ns (25.835%)  route 10.378ns (74.165%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.683    12.507    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.604 r  sigma/sigma_tile/riscv/ram_reg_0_i_1/O
                         net (fo=8, routed)           1.168    13.773    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[12]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.130    13.852    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.410    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.130    13.808    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.352    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y64         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.626    -0.538    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/Q
                         net (fo=3, routed)           0.149    -0.247    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[23]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.899    -0.774    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.493%)  route 0.156ns (52.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.637    -0.527    sigma/clk_out1
    SLICE_X24Y39         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.156    -0.230    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.075    -0.435    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.341%)  route 0.157ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/clk_out1
    SLICE_X25Y40         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.157    -0.228    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.071    -0.439    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y43         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/Q
                         net (fo=1, routed)           0.135    -0.249    sigma/udm/udm_controller/in45[23]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  sigma/udm/udm_controller/RD_DATA_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    sigma/udm/udm_controller/RD_DATA_reg[23]
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.913    -0.760    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                         clock pessimism              0.251    -0.510    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091    -0.419    sigma/udm/udm_controller/RD_DATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.804%)  route 0.140ns (40.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.622    -0.542    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/Q
                         net (fo=3, routed)           0.140    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[8]
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.895    -0.778    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                         clock pessimism              0.251    -0.528    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.121    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (65.001%)  route 0.113ns (34.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/Q
                         net (fo=2, routed)           0.113    -0.263    sigma/sigma_tile/riscv/divisor_q_reg[61][4]
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.218 r  sigma/sigma_tile/riscv/divisor_q[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_2[4]
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.897    -0.776    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.092    -0.434    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.566    -0.598    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/udm/uart_tx/databuf_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.388    sigma/udm/uart_tx/in13[6]
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.098    -0.290 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    sigma/udm/uart_tx/databuf[6]
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.834    -0.839    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.506    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.753%)  route 0.114ns (35.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.625    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/Q
                         net (fo=2, routed)           0.114    -0.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[36]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1_n_0
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.898    -0.775    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.091    -0.435    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.270%)  route 0.178ns (55.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/Q
                         net (fo=4, routed)           0.178    -0.221    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[30]
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.894    -0.779    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.066    -0.442    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y5      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y5      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X9Y71      sigma/udm/uart_rx/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X9Y71      sigma/udm/uart_rx/clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X32Y69     sigma/udm/uart_rx/dout_bo_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y40     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X24Y41     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y39     sigma/sigma_tile/sfr/irq_en_bo_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X22Y38     sigma/sigma_tile/sfr/irq_en_bo_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y39     sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X27Y41     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X26Y42     sigma/csr_rdata_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          169  Failing Endpoints,  Worst Slack       -0.386ns,  Total Violation      -24.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 3.615ns (25.795%)  route 10.399ns (74.205%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.686    12.510    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.097    12.607 r  sigma/sigma_tile/riscv/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.188    13.794    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[2]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.995ns  (logic 3.615ns (25.830%)  route 10.380ns (74.170%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.502    12.326    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.423 r  sigma/sigma_tile/riscv/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.352    13.775    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.993ns  (logic 3.615ns (25.835%)  route 10.378ns (74.165%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.683    12.507    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.604 r  sigma/sigma_tile/riscv/ram_reg_0_i_1/O
                         net (fo=8, routed)           1.168    13.773    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[12]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y64         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092    -0.361    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.626    -0.538    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/Q
                         net (fo=3, routed)           0.149    -0.247    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[23]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.899    -0.774    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.132    -0.393    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121    -0.272    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.493%)  route 0.156ns (52.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.637    -0.527    sigma/clk_out1
    SLICE_X24Y39         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.156    -0.230    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.075    -0.303    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.341%)  route 0.157ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/clk_out1
    SLICE_X25Y40         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.157    -0.228    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.071    -0.307    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y43         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/Q
                         net (fo=1, routed)           0.135    -0.249    sigma/udm/udm_controller/in45[23]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  sigma/udm/udm_controller/RD_DATA_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    sigma/udm/udm_controller/RD_DATA_reg[23]
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.913    -0.760    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                         clock pessimism              0.251    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091    -0.287    sigma/udm/udm_controller/RD_DATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.804%)  route 0.140ns (40.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.622    -0.542    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/Q
                         net (fo=3, routed)           0.140    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[8]
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.895    -0.778    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                         clock pessimism              0.251    -0.528    
                         clock uncertainty            0.132    -0.396    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.121    -0.275    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (65.001%)  route 0.113ns (34.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/Q
                         net (fo=2, routed)           0.113    -0.263    sigma/sigma_tile/riscv/divisor_q_reg[61][4]
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.218 r  sigma/sigma_tile/riscv/divisor_q[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_2[4]
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.897    -0.776    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
                         clock pessimism              0.251    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.092    -0.302    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.566    -0.598    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/udm/uart_tx/databuf_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.388    sigma/udm/uart_tx/in13[6]
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.098    -0.290 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    sigma/udm/uart_tx/databuf[6]
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.834    -0.839    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.132    -0.467    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.375    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.753%)  route 0.114ns (35.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.625    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/Q
                         net (fo=2, routed)           0.114    -0.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[36]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1_n_0
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.898    -0.775    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.091    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.270%)  route 0.178ns (55.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/Q
                         net (fo=4, routed)           0.178    -0.221    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[30]
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.894    -0.779    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.132    -0.376    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.066    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          169  Failing Endpoints,  Worst Slack       -0.386ns,  Total Violation      -24.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 3.615ns (25.795%)  route 10.399ns (74.205%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.686    12.510    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.097    12.607 r  sigma/sigma_tile/riscv/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.188    13.794    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[2]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.995ns  (logic 3.615ns (25.830%)  route 10.380ns (74.170%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.502    12.326    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.423 r  sigma/sigma_tile/riscv/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.352    13.775    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.993ns  (logic 3.615ns (25.835%)  route 10.378ns (74.165%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 13.683 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.435    11.727    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.097    11.824 r  sigma/sigma_tile/riscv/bus0_resp_o[0]_i_1/O
                         net (fo=20, routed)          0.683    12.507    sigma/sigma_tile/riscv/genmcopipe_instr_mem_wr_done
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.604 r  sigma/sigma_tile/riscv/ram_reg_0_i_1/O
                         net (fo=8, routed)           1.168    13.773    sigma/sigma_tile/ram/ram_dual/ADDRARDADDR[12]
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.302    13.683    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                         clock pessimism              0.299    13.982    
                         clock uncertainty           -0.132    13.850    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.408    sigma/sigma_tile/ram/ram_dual/ram_reg_7
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.890ns  (logic 3.623ns (26.083%)  route 10.267ns (73.917%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.808    13.670    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][if_id][0]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.623ns (26.089%)  route 10.264ns (73.911%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 13.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.397    -0.220    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.626 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.991     2.616    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.097     2.713 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46/O
                         net (fo=2, routed)           0.973     3.686    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_46_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.097     3.783 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37/O
                         net (fo=1, routed)           0.508     4.292    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_37_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.097     4.389 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19/O
                         net (fo=36, routed)          0.871     5.260    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_19_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.097     5.357 f  sigma/sigma_tile/riscv/mult_result_w__0_i_46/O
                         net (fo=3, routed)           0.495     5.852    sigma/sigma_tile/riscv/mult_result_w__0_i_46_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.097     5.949 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.695     6.644    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.111     6.755 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22/O
                         net (fo=7, routed)           0.873     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_22_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.239     7.867 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15/O
                         net (fo=2, routed)           0.413     8.279    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_15_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.113     8.392 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11/O
                         net (fo=1, routed)           0.599     8.991    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_11_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.239     9.230 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8/O
                         net (fo=1, routed)           0.102     9.332    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_8_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.097     9.429 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7/O
                         net (fo=3, routed)           0.984    10.413    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[11]_i_7_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.097    10.510 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22/O
                         net (fo=1, routed)           0.487    10.997    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_22_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.097    11.094 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11/O
                         net (fo=1, routed)           0.101    11.195    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.097    11.292 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3/O
                         net (fo=112, routed)         0.812    12.104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.097    12.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.556    12.757    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.105    12.862 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.804    13.667    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        1.258    13.639    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]/C
                         clock pessimism              0.299    13.938    
                         clock uncertainty           -0.132    13.807    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.456    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y64         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y64         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092    -0.361    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.626    -0.538    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[23]/Q
                         net (fo=3, routed)           0.149    -0.247    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[23]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][23]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.899    -0.774    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y32         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.132    -0.393    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121    -0.272    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][23]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.493%)  route 0.156ns (52.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.637    -0.527    sigma/clk_out1
    SLICE_X24Y39         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.156    -0.230    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.075    -0.303    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.341%)  route 0.157ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/clk_out1
    SLICE_X25Y40         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.157    -0.228    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.914    -0.759    sigma/clk_out1
    SLICE_X27Y40         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.071    -0.307    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.638    -0.526    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y43         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  sigma/udm/udm_controller/RD_DATA_reg_reg[31]/Q
                         net (fo=1, routed)           0.135    -0.249    sigma/udm/udm_controller/in45[23]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  sigma/udm/udm_controller/RD_DATA_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    sigma/udm/udm_controller/RD_DATA_reg[23]
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.913    -0.760    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y44         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                         clock pessimism              0.251    -0.510    
                         clock uncertainty            0.132    -0.378    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091    -0.287    sigma/udm/udm_controller/RD_DATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.804%)  route 0.140ns (40.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.622    -0.542    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[8]/Q
                         net (fo=3, routed)           0.140    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[8]
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.895    -0.778    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                         clock pessimism              0.251    -0.528    
                         clock uncertainty            0.132    -0.396    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.121    -0.275    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (65.001%)  route 0.113ns (34.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[42]/Q
                         net (fo=2, routed)           0.113    -0.263    sigma/sigma_tile/riscv/divisor_q_reg[61][4]
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.218 r  sigma/sigma_tile/riscv/divisor_q[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_2[4]
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.897    -0.776    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
                         clock pessimism              0.251    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.092    -0.302    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.566    -0.598    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/udm/uart_tx/databuf_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.388    sigma/udm/uart_tx/in13[6]
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.098    -0.290 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    sigma/udm/uart_tx/databuf[6]
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.834    -0.839    sigma/udm/uart_tx/clk_out1
    SLICE_X29Y67         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.132    -0.467    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.375    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.753%)  route 0.114ns (35.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.625    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[36]/Q
                         net (fo=2, routed)           0.114    -0.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[36]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[35]_i_1_n_0
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.898    -0.775    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y20         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.091    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.270%)  route 0.178ns (55.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.624    -0.540    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X44Y21         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[31]/Q
                         net (fo=4, routed)           0.178    -0.221    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[30]
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2257, routed)        0.894    -0.779    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y22         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.132    -0.376    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.066    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.089    





