{"vcs1":{"timestamp_begin":1748085774.767186172, "rt":7.03, "ut":7.13, "st":0.28}}
{"vcselab":{"timestamp_begin":1748085781.847679092, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748085782.076538609, "rt":0.67, "ut":0.55, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748085774.410830698}
{"VCS_COMP_START_TIME": 1748085774.410830698}
{"VCS_COMP_END_TIME": 1748085782.828541662}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 456564}}
{"vcselab": {"peak_mem": 161908}}
