module ring_counter_3bit(
    input clk,
    input reset,
    output reg [2:0] q
);

always @(posedge clk or posedge reset) begin
    if (reset)
        q <= 3'b001;
    else
        q <= {q[1:0], q[2]};
end

endmodule