{"vcs1":{"timestamp_begin":1739187309.862072181, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739187310.202609091, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739187310.515390234, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187309.636886614}
{"VCS_COMP_START_TIME": 1739187309.636886614}
{"VCS_COMP_END_TIME": 1739187310.733291930}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150352}}
