

================================================================
== Vitis HLS Report for 'divide_Pipeline_ADJUST'
================================================================
* Date:           Thu Dec 19 08:56:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.336 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       67|  42.500 ns|  0.570 us|    5|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ADJUST  |        3|       65|         4|          2|          1|  1 ~ 32|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     284|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     284|    261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln177_fu_121_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln229_fu_158_p2     |         +|   0|  0|  65|          65|          65|
    |k_V_16_fu_163_p2        |         -|   0|  0|  65|          65|          65|
    |ap_condition_249        |       and|   0|  0|   2|           1|           1|
    |icmp_ln177_fu_115_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln179_fu_133_p2    |      icmp|   0|  0|  10|           6|           6|
    |select_ln177_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 170|         151|         149|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_k_V_phi_fu_99_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    6|         12|
    |i_6_fu_52                    |   9|          2|    6|         12|
    |k_V_reg_95                   |   9|          2|    1|          2|
    |w_digits_data_V_address0     |  14|          3|    5|         15|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  91|         20|   23|         52|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |i_6_fu_52                                   |   6|   0|    6|          0|
    |icmp_ln177_reg_188                          |   1|   0|    1|          0|
    |icmp_ln177_reg_188_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln179_reg_192                          |   1|   0|    1|          0|
    |icmp_ln179_reg_192_pp0_iter1_reg            |   1|   0|    1|          0|
    |k_V_17_reg_226                              |   1|   0|    1|          0|
    |k_V_reg_95                                  |   1|   0|    1|          0|
    |select_ln177_reg_206                        |  65|   0|   65|          0|
    |trunc_ln223_reg_221                         |  64|   0|   64|          0|
    |v_load_reg_216                              |  64|   0|   64|          0|
    |w_digits_data_V_addr_reg_196                |   5|   0|    5|          0|
    |w_digits_data_V_addr_reg_196_pp0_iter1_reg  |   5|   0|    5|          0|
    |w_digits_data_V_load_reg_211                |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 284|   0|  284|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  divide_Pipeline_ADJUST|  return value|
|w_digits_data_V_address0  |  out|    5|   ap_memory|         w_digits_data_V|         array|
|w_digits_data_V_ce0       |  out|    1|   ap_memory|         w_digits_data_V|         array|
|w_digits_data_V_we0       |  out|    1|   ap_memory|         w_digits_data_V|         array|
|w_digits_data_V_d0        |  out|   64|   ap_memory|         w_digits_data_V|         array|
|w_digits_data_V_q0        |   in|   64|   ap_memory|         w_digits_data_V|         array|
|v_address0                |  out|    5|   ap_memory|                       v|         array|
|v_ce0                     |  out|    1|   ap_memory|                       v|         array|
|v_q0                      |   in|   64|   ap_memory|                       v|         array|
|n                         |   in|    6|     ap_none|                       n|        scalar|
|k_V_17_out                |  out|    1|      ap_vld|              k_V_17_out|       pointer|
|k_V_17_out_ap_vld         |  out|    1|      ap_vld|              k_V_17_out|       pointer|
+--------------------------+-----+-----+------------+------------------------+--------------+

