#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  3 22:25:22 2022
# Process ID: 13332
# Current directory: D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1
# Command line: vivado.exe -log XADCdemo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace
# Log file: D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo.vdi
# Journal file: D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
Command: link_design -top XADCdemo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/ip/xadc_wiz_0_1/xadc_wiz_0.dcp' for cell 'XLXI_7'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1026.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/ip/xadc_wiz_0_1/xadc_wiz_0.xdc] for cell 'XLXI_7/U0'
Finished Parsing XDC File [c:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/ip/xadc_wiz_0_1/xadc_wiz_0.xdc] for cell 'XLXI_7/U0'
Parsing XDC File [C:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/constraints/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/needs/Downloads/Basys3-master/Basys3-master/Projects/XADC_Demo/src/ip/xadc_wiz_0_1/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1026.145 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.145 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ff2186d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.348 ; gain = 232.203

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ff2186d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ff2186d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 254f15e12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 254f15e12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 254f15e12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 254f15e12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1460.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1460.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 180ab5087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1460.969 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 180ab5087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1464.688 ; gain = 3.719

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180ab5087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.688 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.688 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 180ab5087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.688 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1464.688 ; gain = 438.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1464.832 ; gain = 0.145
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
Command: report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.898 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e868d2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1480.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1480.898 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90795faa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 956eee80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 956eee80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.012 ; gain = 0.113
Phase 1 Placer Initialization | Checksum: 956eee80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c25f7b73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 15, total 15, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 15 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.012 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |              1  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |              1  |                    16  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19dadc80f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1481.012 ; gain = 0.113
Phase 2.2 Global Placement Core | Checksum: 1a4e8f786

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1481.012 ; gain = 0.113
Phase 2 Global Placement | Checksum: 1a4e8f786

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a3dd226

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196d3564b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120590fce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d7d2ecf9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 168ffa32c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 203820558

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20d0f0f5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1be8cebc7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c6dd608a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1481.012 ; gain = 0.113
Phase 3 Detail Placement | Checksum: 1c6dd608a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1481.012 ; gain = 0.113

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13f00637f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.990 | TNS=-66.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 11aa67818

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: bbdb9040

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1490.977 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13f00637f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1490.977 ; gain = 10.078
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.184. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15c3a028f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078
Phase 4.1 Post Commit Optimization | Checksum: 15c3a028f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c3a028f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c3a028f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.977 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 196fc2d80

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196fc2d80

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078
Ending Placer Task | Checksum: d22e8b3c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1490.977 ; gain = 10.078
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1490.977 ; gain = 10.082
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file XADCdemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_placed.rpt -pb XADCdemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1490.977 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.977 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.184 | TNS=-55.567 |
Phase 1 Physical Synthesis Initialization | Checksum: 18e88b70f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.184 | TNS=-55.567 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18e88b70f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.977 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.184 | TNS=-55.567 |
INFO: [Physopt 32-702] Processed net dig3_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XLXI_7/do_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_11_n_0.  Did not re-place instance dig3[3]_i_11
INFO: [Physopt 32-572] Net dig3[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_12_n_0.  Did not re-place instance dig3[3]_i_12
INFO: [Physopt 32-572] Net dig3[3]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_14_n_0.  Did not re-place instance dig3[3]_i_14
INFO: [Physopt 32-572] Net dig3[3]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_31_n_0.  Did not re-place instance dig3[3]_i_31
INFO: [Physopt 32-710] Processed net dig3[3]_i_14_n_0. Critical path length was reduced through logic transformation on cell dig3[3]_i_14_comp.
INFO: [Physopt 32-735] Processed net dig3[3]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.110 | TNS=-54.651 |
INFO: [Physopt 32-662] Processed net dig3[3]_i_27_n_0.  Did not re-place instance dig3[3]_i_27
INFO: [Physopt 32-572] Net dig3[3]_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_30_n_0.  Did not re-place instance dig3[3]_i_30
INFO: [Physopt 32-572] Net dig3[3]_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dig3[3]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.064 | TNS=-54.007 |
INFO: [Physopt 32-662] Processed net dig3[3]_i_30_n_0.  Did not re-place instance dig3[3]_i_30
INFO: [Physopt 32-572] Net dig3[3]_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dig3[3]_i_45_n_0.  Re-placed instance dig3[3]_i_45
INFO: [Physopt 32-735] Processed net dig3[3]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.021 | TNS=-53.405 |
INFO: [Physopt 32-572] Net dig3[3]_i_40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dig3[3]_i_40_n_0.  Did not re-place instance dig3[3]_i_40
INFO: [Physopt 32-572] Net dig3[3]_i_40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_46_n_0.  Did not re-place instance dig3[3]_i_46
INFO: [Physopt 32-572] Net dig3[3]_i_46_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dig3[3]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.011 | TNS=-53.274 |
INFO: [Physopt 32-572] Net dig5[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dig5[3]_i_13_n_0.  Did not re-place instance dig5[3]_i_13
INFO: [Physopt 32-572] Net dig5[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig5[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_10_n_0.  Did not re-place instance dig4[3]_i_10
INFO: [Physopt 32-572] Net dig4[3]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dig4[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.002 | TNS=-53.027 |
INFO: [Physopt 32-702] Processed net dig3_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[0]_i_2_n_0.  Did not re-place instance dig3[0]_i_2
INFO: [Physopt 32-702] Processed net dig3[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[0]_i_6_n_0.  Did not re-place instance dig3[0]_i_6
INFO: [Physopt 32-735] Processed net dig3[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.992 | TNS=-52.999 |
INFO: [Physopt 32-662] Processed net dig4[3]_i_10_n_0.  Did not re-place instance dig4[3]_i_10
INFO: [Physopt 32-572] Net dig4[3]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig4[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_12_n_0.  Did not re-place instance dig4[3]_i_12
INFO: [Physopt 32-710] Processed net dig4[3]_i_10_n_0. Critical path length was reduced through logic transformation on cell dig4[3]_i_10_comp.
INFO: [Physopt 32-735] Processed net dig4[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.981 | TNS=-52.845 |
INFO: [Physopt 32-663] Processed net dig5[3]_i_16_n_0.  Re-placed instance dig5[3]_i_16
INFO: [Physopt 32-735] Processed net dig5[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.978 | TNS=-52.803 |
INFO: [Physopt 32-663] Processed net dig4[3]_i_12_n_0.  Re-placed instance dig4[3]_i_12_comp
INFO: [Physopt 32-735] Processed net dig4[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-52.691 |
INFO: [Physopt 32-662] Processed net dig4[3]_i_12_n_0.  Did not re-place instance dig4[3]_i_12_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig35_n_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig3_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XLXI_7/do_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_11_n_0.  Did not re-place instance dig3[3]_i_11
INFO: [Physopt 32-702] Processed net dig3[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_12_n_0.  Did not re-place instance dig3[3]_i_12
INFO: [Physopt 32-702] Processed net dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_14_n_0.  Did not re-place instance dig3[3]_i_14_comp
INFO: [Physopt 32-702] Processed net dig3[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_27_n_0.  Did not re-place instance dig3[3]_i_27
INFO: [Physopt 32-702] Processed net dig3[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_30_n_0.  Did not re-place instance dig3[3]_i_30
INFO: [Physopt 32-702] Processed net dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_40_n_0.  Did not re-place instance dig3[3]_i_40
INFO: [Physopt 32-702] Processed net dig3[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig5[3]_i_13_n_0.  Did not re-place instance dig5[3]_i_13
INFO: [Physopt 32-702] Processed net dig5[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_10_n_0.  Did not re-place instance dig4[3]_i_10_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_12_n_0.  Did not re-place instance dig4[3]_i_12_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig35_n_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-52.691 |
Phase 3 Critical Path Optimization | Checksum: 18e88b70f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1490.977 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-52.691 |
INFO: [Physopt 32-702] Processed net dig3_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XLXI_7/do_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_11_n_0.  Did not re-place instance dig3[3]_i_11
INFO: [Physopt 32-572] Net dig3[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_12_n_0.  Did not re-place instance dig3[3]_i_12
INFO: [Physopt 32-572] Net dig3[3]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_14_n_0.  Did not re-place instance dig3[3]_i_14_comp
INFO: [Physopt 32-572] Net dig3[3]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_27_n_0.  Did not re-place instance dig3[3]_i_27
INFO: [Physopt 32-572] Net dig3[3]_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_30_n_0.  Did not re-place instance dig3[3]_i_30
INFO: [Physopt 32-572] Net dig3[3]_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dig3[3]_i_40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dig3[3]_i_40_n_0.  Did not re-place instance dig3[3]_i_40
INFO: [Physopt 32-572] Net dig3[3]_i_40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig3[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dig5[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dig5[3]_i_13_n_0.  Did not re-place instance dig5[3]_i_13
INFO: [Physopt 32-572] Net dig5[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig5[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_10_n_0.  Did not re-place instance dig4[3]_i_10_comp
INFO: [Physopt 32-572] Net dig4[3]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dig4[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_12_n_0.  Did not re-place instance dig4[3]_i_12_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig35_n_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig3_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XLXI_7/do_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_11_n_0.  Did not re-place instance dig3[3]_i_11
INFO: [Physopt 32-702] Processed net dig3[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_12_n_0.  Did not re-place instance dig3[3]_i_12
INFO: [Physopt 32-702] Processed net dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_14_n_0.  Did not re-place instance dig3[3]_i_14_comp
INFO: [Physopt 32-702] Processed net dig3[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_27_n_0.  Did not re-place instance dig3[3]_i_27
INFO: [Physopt 32-702] Processed net dig3[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_30_n_0.  Did not re-place instance dig3[3]_i_30
INFO: [Physopt 32-702] Processed net dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig3[3]_i_40_n_0.  Did not re-place instance dig3[3]_i_40
INFO: [Physopt 32-702] Processed net dig3[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig5[3]_i_13_n_0.  Did not re-place instance dig5[3]_i_13
INFO: [Physopt 32-702] Processed net dig5[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_10_n_0.  Did not re-place instance dig4[3]_i_10_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dig4[3]_i_12_n_0.  Did not re-place instance dig4[3]_i_12_comp
INFO: [Physopt 32-702] Processed net dig4[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dig35_n_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-52.691 |
Phase 4 Critical Path Optimization | Checksum: 18e88b70f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1490.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.970 | TNS=-52.691 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.214  |          2.876  |            0  |              0  |                     9  |           0  |           2  |  00:00:16  |
|  Total          |          0.214  |          2.876  |            0  |              0  |                     9  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.977 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22f05a038

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1490.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1497.059 ; gain = 6.082
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bbcfd35b ConstDB: 0 ShapeSum: 964fa16a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dea9ffd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1575.184 ; gain = 65.055
Post Restoration Checksum: NetGraph: cc3b5035 NumContArr: 126eaf9b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dea9ffd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1575.191 ; gain = 65.062

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dea9ffd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1581.219 ; gain = 71.090

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dea9ffd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1581.219 ; gain = 71.090
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2a191ad6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.547 ; gain = 77.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.688 | TNS=-48.336| WHS=-0.044 | THS=-0.256 |

Phase 2 Router Initialization | Checksum: 2451657f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.547 ; gain = 77.418

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 368
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 367
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20adb035d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.148 | TNS=-64.928| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 222d9f836

Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.203 | TNS=-68.475| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ee04245a

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562
Phase 4 Rip-up And Reroute | Checksum: 1ee04245a

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2108b6098

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.068 | TNS=-63.808| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d86a4a74

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d86a4a74

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562
Phase 5 Delay and Skew Optimization | Checksum: d86a4a74

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11a771234

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.965 | TNS=-62.742| WHS=0.249  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11a771234

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562
Phase 6 Post Hold Fix | Checksum: 11a771234

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.1687 %
  Global Horizontal Routing Utilization  = 0.152395 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1856f5a18

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1588.691 ; gain = 78.562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1856f5a18

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1590.742 ; gain = 80.613

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e10e95dd

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1590.742 ; gain = 80.613

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.965 | TNS=-62.742| WHS=0.249  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e10e95dd

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1590.742 ; gain = 80.613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1590.742 ; gain = 80.613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1590.742 ; gain = 93.684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1600.621 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/OneDrive - Habib University/HABIB/Semester-3/DLD/Labs/test/test.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
263 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file XADCdemo_route_status.rpt -pb XADCdemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file XADCdemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XADCdemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XADCdemo_bus_skew_routed.rpt -pb XADCdemo_bus_skew_routed.pb -rpx XADCdemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 22:29:40 2022...
