

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_weight_out'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.951 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  13.650 us|  13.650 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- weight_out  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     163|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      54|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      54|     208|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |idx_2_fu_218_p2            |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln283_fu_212_p2       |      icmp|   0|  0|  21|          13|          14|
    |w_last_fu_256_p2           |      icmp|   0|  0|  20|          13|          12|
    |select_ln289_1_fu_274_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln289_2_fu_281_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln289_fu_267_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln290_1_fu_295_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln290_2_fu_302_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln290_fu_288_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 163|          48|         127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1     |   9|          2|   13|         26|
    |idx_fu_78                  |   9|          2|   13|         26|
    |weight_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |idx_fu_78                         |  13|   0|   13|          0|
    |select_ln289_2_reg_386            |  16|   0|   16|          0|
    |select_ln290_2_reg_391            |  16|   0|   16|          0|
    |tmp_1_reg_355                     |   1|   0|    1|          0|
    |tmp_reg_347                       |   1|   0|    1|          0|
    |w_last_reg_381                    |   1|   0|    1|          0|
    |w_last_reg_381_pp0_iter1_reg      |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  54|   0|   54|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|weight_stream_TREADY  |   in|    1|        axis|            weight_stream_V_data_V|       pointer|
|weight_stream_TDATA   |  out|   32|        axis|            weight_stream_V_data_V|       pointer|
|w_re_address0         |  out|   10|   ap_memory|                              w_re|         array|
|w_re_ce0              |  out|    1|   ap_memory|                              w_re|         array|
|w_re_q0               |   in|   16|   ap_memory|                              w_re|         array|
|w_re_1_address0       |  out|   10|   ap_memory|                            w_re_1|         array|
|w_re_1_ce0            |  out|    1|   ap_memory|                            w_re_1|         array|
|w_re_1_q0             |   in|   16|   ap_memory|                            w_re_1|         array|
|w_re_2_address0       |  out|   10|   ap_memory|                            w_re_2|         array|
|w_re_2_ce0            |  out|    1|   ap_memory|                            w_re_2|         array|
|w_re_2_q0             |   in|   16|   ap_memory|                            w_re_2|         array|
|w_re_3_address0       |  out|   10|   ap_memory|                            w_re_3|         array|
|w_re_3_ce0            |  out|    1|   ap_memory|                            w_re_3|         array|
|w_re_3_q0             |   in|   16|   ap_memory|                            w_re_3|         array|
|w_im_address0         |  out|   10|   ap_memory|                              w_im|         array|
|w_im_ce0              |  out|    1|   ap_memory|                              w_im|         array|
|w_im_q0               |   in|   16|   ap_memory|                              w_im|         array|
|w_im_1_address0       |  out|   10|   ap_memory|                            w_im_1|         array|
|w_im_1_ce0            |  out|    1|   ap_memory|                            w_im_1|         array|
|w_im_1_q0             |   in|   16|   ap_memory|                            w_im_1|         array|
|w_im_2_address0       |  out|   10|   ap_memory|                            w_im_2|         array|
|w_im_2_ce0            |  out|    1|   ap_memory|                            w_im_2|         array|
|w_im_2_q0             |   in|   16|   ap_memory|                            w_im_2|         array|
|w_im_3_address0       |  out|   10|   ap_memory|                            w_im_3|         array|
|w_im_3_ce0            |  out|    1|   ap_memory|                            w_im_3|         array|
|w_im_3_q0             |   in|   16|   ap_memory|                            w_im_3|         array|
|weight_stream_TVALID  |  out|    1|        axis|            weight_stream_V_last_V|       pointer|
|weight_stream_TLAST   |  out|    1|        axis|            weight_stream_V_last_V|       pointer|
|weight_stream_TKEEP   |  out|    4|        axis|            weight_stream_V_keep_V|       pointer|
|weight_stream_TSTRB   |  out|    4|        axis|            weight_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [chan_est.cpp:283]   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %weight_stream_V_last_V, i4 %weight_stream_V_strb_V, i4 %weight_stream_V_keep_V, i32 %weight_stream_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln283 = store i13 0, i13 %idx" [chan_est.cpp:283]   --->   Operation 9 'store' 'store_ln283' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.body109" [chan_est.cpp:283]   --->   Operation 10 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx_1 = load i13 %idx" [chan_est.cpp:283]   --->   Operation 11 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%icmp_ln283 = icmp_eq  i13 %idx_1, i13 4096" [chan_est.cpp:283]   --->   Operation 12 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%idx_2 = add i13 %idx_1, i13 1" [chan_est.cpp:283]   --->   Operation 13 'add' 'idx_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %for.body109.split, void %if.end.loopexit.exitStub" [chan_est.cpp:283]   --->   Operation 14 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = trunc i13 %idx_1" [chan_est.cpp:283]   --->   Operation 15 'trunc' 'k' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i10 %k" [chan_est.cpp:289]   --->   Operation 16 'zext' 'zext_ln289' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_re_addr = getelementptr i16 %w_re, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 17 'getelementptr' 'w_re_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_re_1_addr = getelementptr i16 %w_re_1, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 18 'getelementptr' 'w_re_1_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_re_2_addr = getelementptr i16 %w_re_2, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 19 'getelementptr' 'w_re_2_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_re_3_addr = getelementptr i16 %w_re_3, i64 0, i64 %zext_ln289" [chan_est.cpp:289]   --->   Operation 20 'getelementptr' 'w_re_3_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%w_re_load = load i10 %w_re_addr" [chan_est.cpp:289]   --->   Operation 21 'load' 'w_re_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%w_re_1_load = load i10 %w_re_1_addr" [chan_est.cpp:289]   --->   Operation 22 'load' 'w_re_1_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %idx_1, i32 10" [chan_est.cpp:289]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%w_re_2_load = load i10 %w_re_2_addr" [chan_est.cpp:289]   --->   Operation 24 'load' 'w_re_2_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%w_re_3_load = load i10 %w_re_3_addr" [chan_est.cpp:289]   --->   Operation 25 'load' 'w_re_3_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %idx_1, i32 11" [chan_est.cpp:289]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_im_addr = getelementptr i16 %w_im, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 27 'getelementptr' 'w_im_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_im_1_addr = getelementptr i16 %w_im_1, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 28 'getelementptr' 'w_im_1_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_im_2_addr = getelementptr i16 %w_im_2, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 29 'getelementptr' 'w_im_2_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_im_3_addr = getelementptr i16 %w_im_3, i64 0, i64 %zext_ln289" [chan_est.cpp:290]   --->   Operation 30 'getelementptr' 'w_im_3_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%w_im_load = load i10 %w_im_addr" [chan_est.cpp:290]   --->   Operation 31 'load' 'w_im_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%w_im_1_load = load i10 %w_im_1_addr" [chan_est.cpp:290]   --->   Operation 32 'load' 'w_im_1_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%w_im_2_load = load i10 %w_im_2_addr" [chan_est.cpp:290]   --->   Operation 33 'load' 'w_im_2_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%w_im_3_load = load i10 %w_im_3_addr" [chan_est.cpp:290]   --->   Operation 34 'load' 'w_im_3_load' <Predicate = (!icmp_ln283)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.82ns)   --->   "%w_last = icmp_eq  i13 %idx_1, i13 4095" [chan_est.cpp:292]   --->   Operation 35 'icmp' 'w_last' <Predicate = (!icmp_ln283)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln283 = store i13 %idx_2, i13 %idx" [chan_est.cpp:283]   --->   Operation 36 'store' 'store_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%w_re_load = load i10 %w_re_addr" [chan_est.cpp:289]   --->   Operation 37 'load' 'w_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%w_re_1_load = load i10 %w_re_1_addr" [chan_est.cpp:289]   --->   Operation 38 'load' 'w_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln289 = select i1 %tmp, i16 %w_re_1_load, i16 %w_re_load" [chan_est.cpp:289]   --->   Operation 39 'select' 'select_ln289' <Predicate = (!tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%w_re_2_load = load i10 %w_re_2_addr" [chan_est.cpp:289]   --->   Operation 40 'load' 'w_re_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%w_re_3_load = load i10 %w_re_3_addr" [chan_est.cpp:289]   --->   Operation 41 'load' 'w_re_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln289_1 = select i1 %tmp, i16 %w_re_3_load, i16 %w_re_2_load" [chan_est.cpp:289]   --->   Operation 42 'select' 'select_ln289_1' <Predicate = (tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln289_2 = select i1 %tmp_1, i16 %select_ln289_1, i16 %select_ln289" [chan_est.cpp:289]   --->   Operation 43 'select' 'select_ln289_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%w_im_load = load i10 %w_im_addr" [chan_est.cpp:290]   --->   Operation 44 'load' 'w_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%w_im_1_load = load i10 %w_im_1_addr" [chan_est.cpp:290]   --->   Operation 45 'load' 'w_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln290 = select i1 %tmp, i16 %w_im_1_load, i16 %w_im_load" [chan_est.cpp:290]   --->   Operation 46 'select' 'select_ln290' <Predicate = (!tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%w_im_2_load = load i10 %w_im_2_addr" [chan_est.cpp:290]   --->   Operation 47 'load' 'w_im_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%w_im_3_load = load i10 %w_im_3_addr" [chan_est.cpp:290]   --->   Operation 48 'load' 'w_im_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln290_1 = select i1 %tmp, i16 %w_im_3_load, i16 %w_im_2_load" [chan_est.cpp:290]   --->   Operation 49 'select' 'select_ln290_1' <Predicate = (tmp_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.35ns)   --->   "%select_ln290_2 = select i1 %tmp_1, i16 %select_ln290_1, i16 %select_ln290" [chan_est.cpp:290]   --->   Operation 50 'select' 'select_ln290_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln283)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:284]   --->   Operation 51 'specpipeline' 'specpipeline_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln283 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [chan_est.cpp:283]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [chan_est.cpp:283]   --->   Operation 53 'specloopname' 'specloopname_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%w_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln290_2, i16 %select_ln289_2" [chan_est.cpp:290]   --->   Operation 54 'bitconcatenate' 'w_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.49ns)   --->   "%write_ln294 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V, i32 %w_data, i4 15, i4 0, i1 %w_last" [chan_est.cpp:294]   --->   Operation 55 'write' 'write_ln294' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.body109" [chan_est.cpp:283]   --->   Operation 56 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_re_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_re_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_im_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_im_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln283             (store              ) [ 0000]
br_ln283                (br                 ) [ 0000]
idx_1                   (load               ) [ 0000]
icmp_ln283              (icmp               ) [ 0110]
idx_2                   (add                ) [ 0000]
br_ln283                (br                 ) [ 0000]
k                       (trunc              ) [ 0000]
zext_ln289              (zext               ) [ 0000]
w_re_addr               (getelementptr      ) [ 0110]
w_re_1_addr             (getelementptr      ) [ 0110]
w_re_2_addr             (getelementptr      ) [ 0110]
w_re_3_addr             (getelementptr      ) [ 0110]
tmp                     (bitselect          ) [ 0110]
tmp_1                   (bitselect          ) [ 0110]
w_im_addr               (getelementptr      ) [ 0110]
w_im_1_addr             (getelementptr      ) [ 0110]
w_im_2_addr             (getelementptr      ) [ 0110]
w_im_3_addr             (getelementptr      ) [ 0110]
w_last                  (icmp               ) [ 0111]
store_ln283             (store              ) [ 0000]
w_re_load               (load               ) [ 0000]
w_re_1_load             (load               ) [ 0000]
select_ln289            (select             ) [ 0000]
w_re_2_load             (load               ) [ 0000]
w_re_3_load             (load               ) [ 0000]
select_ln289_1          (select             ) [ 0000]
select_ln289_2          (select             ) [ 0101]
w_im_load               (load               ) [ 0000]
w_im_1_load             (load               ) [ 0000]
select_ln290            (select             ) [ 0000]
w_im_2_load             (load               ) [ 0000]
w_im_3_load             (load               ) [ 0000]
select_ln290_1          (select             ) [ 0000]
select_ln290_2          (select             ) [ 0101]
specpipeline_ln284      (specpipeline       ) [ 0000]
speclooptripcount_ln283 (speclooptripcount  ) [ 0000]
specloopname_ln283      (specloopname       ) [ 0000]
w_data                  (bitconcatenate     ) [ 0000]
write_ln294             (write              ) [ 0000]
br_ln283                (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_re_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_re_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_re_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_im">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_im_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_im_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_im_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="idx_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln294_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="32" slack="0"/>
<pin id="89" dir="0" index="6" bw="1" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="0" index="8" bw="1" slack="2"/>
<pin id="92" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln294/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_re_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="w_re_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w_re_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="w_re_3_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="10" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_3_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_re_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_re_1_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_re_2_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_re_3_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w_im_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="w_im_1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_1_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="w_im_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_2_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="w_im_3_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_3_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_im_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_im_1_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_im_2_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_im_3_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln283_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="idx_1_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln283_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="idx_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln289_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="13" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="13" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="w_last_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="13" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="w_last/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln283_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln289_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln289_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln289_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln290_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln290_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="16" slack="0"/>
<pin id="299" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln290_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="w_data_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="w_data/3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="idx_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln283_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln283 "/>
</bind>
</comp>

<comp id="327" class="1005" name="w_re_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="1"/>
<pin id="329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_re_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="w_re_1_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_re_1_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="w_re_2_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_re_2_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="w_re_3_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="1"/>
<pin id="344" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_re_3_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="w_im_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_im_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="w_im_1_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_im_1_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="w_im_2_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_im_2_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="w_im_3_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_im_3_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="w_last_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2"/>
<pin id="383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="w_last "/>
</bind>
</comp>

<comp id="386" class="1005" name="select_ln289_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln289_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln290_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln290_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="72" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="98"><net_src comp="74" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="99"><net_src comp="76" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="100" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="107" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="114" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="121" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="152" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="159" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="166" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="173" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="209" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="209" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="209" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="209" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="134" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="128" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="146" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="140" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="267" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="186" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="180" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="198" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="192" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="288" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="82" pin=5"/></net>

<net id="319"><net_src comp="78" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="326"><net_src comp="212" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="100" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="335"><net_src comp="107" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="340"><net_src comp="114" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="345"><net_src comp="121" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="350"><net_src comp="240" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="358"><net_src comp="248" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="364"><net_src comp="152" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="369"><net_src comp="159" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="374"><net_src comp="166" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="379"><net_src comp="173" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="384"><net_src comp="256" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="389"><net_src comp="281" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="394"><net_src comp="302" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="309" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_stream_V_data_V | {3 }
	Port: weight_stream_V_keep_V | {3 }
	Port: weight_stream_V_strb_V | {3 }
	Port: weight_stream_V_last_V | {3 }
 - Input state : 
	Port: chan_est_top_Pipeline_weight_out : w_re | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_re_1 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_re_2 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_re_3 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_im | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_im_1 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_im_2 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : w_im_3 | {1 2 }
	Port: chan_est_top_Pipeline_weight_out : weight_stream_V_data_V | {}
	Port: chan_est_top_Pipeline_weight_out : weight_stream_V_keep_V | {}
	Port: chan_est_top_Pipeline_weight_out : weight_stream_V_strb_V | {}
	Port: chan_est_top_Pipeline_weight_out : weight_stream_V_last_V | {}
  - Chain level:
	State 1
		store_ln283 : 1
		idx_1 : 1
		icmp_ln283 : 2
		idx_2 : 2
		br_ln283 : 3
		k : 2
		zext_ln289 : 3
		w_re_addr : 4
		w_re_1_addr : 4
		w_re_2_addr : 4
		w_re_3_addr : 4
		w_re_load : 5
		w_re_1_load : 5
		tmp : 2
		w_re_2_load : 5
		w_re_3_load : 5
		tmp_1 : 2
		w_im_addr : 4
		w_im_1_addr : 4
		w_im_2_addr : 4
		w_im_3_addr : 4
		w_im_load : 5
		w_im_1_load : 5
		w_im_2_load : 5
		w_im_3_load : 5
		w_last : 2
		store_ln283 : 3
	State 2
		select_ln289 : 1
		select_ln289_1 : 1
		select_ln289_2 : 2
		select_ln290 : 1
		select_ln290_1 : 1
		select_ln290_2 : 2
	State 3
		write_ln294 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   select_ln289_fu_267   |    0    |    16   |
|          |  select_ln289_1_fu_274  |    0    |    16   |
|  select  |  select_ln289_2_fu_281  |    0    |    16   |
|          |   select_ln290_fu_288   |    0    |    16   |
|          |  select_ln290_1_fu_295  |    0    |    16   |
|          |  select_ln290_2_fu_302  |    0    |    16   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln283_fu_212    |    0    |    20   |
|          |      w_last_fu_256      |    0    |    20   |
|----------|-------------------------|---------|---------|
|    add   |       idx_2_fu_218      |    0    |    20   |
|----------|-------------------------|---------|---------|
|   write  | write_ln294_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |         k_fu_224        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln289_fu_228    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_240       |    0    |    0    |
|          |       tmp_1_fu_248      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      w_data_fu_309      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   156   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln283_reg_323  |    1   |
|      idx_reg_316     |   13   |
|select_ln289_2_reg_386|   16   |
|select_ln290_2_reg_391|   16   |
|     tmp_1_reg_355    |    1   |
|      tmp_reg_347     |    1   |
|  w_im_1_addr_reg_366 |   10   |
|  w_im_2_addr_reg_371 |   10   |
|  w_im_3_addr_reg_376 |   10   |
|   w_im_addr_reg_361  |   10   |
|    w_last_reg_381    |    1   |
|  w_re_1_addr_reg_332 |   10   |
|  w_re_2_addr_reg_337 |   10   |
|  w_re_3_addr_reg_342 |   10   |
|   w_re_addr_reg_327  |   10   |
+----------------------+--------+
|         Total        |   129  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_134 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_140 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_146 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_180 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_186 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_192 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_198 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   160  ||  3.416  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   129  |   228  |
+-----------+--------+--------+--------+
