Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f03205751d474e3ca1cb92d1efe3b6a1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'memwrite' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 200 for port 'd' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:113]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 200 for port 'q' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:114]
WARNING: [VRFC 10-3091] actual bit length 120 differs from formal bit length 200 for port 'd' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 120 differs from formal bit length 200 for port 'q' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 200 for port 'd' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:183]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 200 for port 'q' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:184]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 200 for port 'd' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 200 for port 'q' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/datapath.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [D:/ComputerCode/Verilog/Semester04/Lab4/Lab4.srcs/sources_1/new/top.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
