#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  5 21:12:43 2025
# Process ID: 1436
# Current directory: D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1
# Command line: vivado.exe -log topone.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topone.tcl
# Log file: D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/topone.vds
# Journal file: D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topone.tcl -notrace
Command: synth_design -top topone -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15736 
WARNING: [Synth 8-992] flushE is already implicitly declared earlier [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 983.504 ; gain = 241.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topone' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:32]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_buff' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_buff' (1#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v:23]
INFO: [Synth 8-6157] synthesizing module 'r_instruction' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v:23]
INFO: [Synth 8-6157] synthesizing module 'instructionROM' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/.Xil/Vivado-1436-LAPTOP-5TDS493D/realtime/instructionROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instructionROM' (2#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/.Xil/Vivado-1436-LAPTOP-5TDS493D/realtime/instructionROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'r_instruction' (3#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'controler' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controler' (4#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v:23]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (5#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'multichose' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multichose' (7#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v:23]
INFO: [Synth 8-6157] synthesizing module 'mypc' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mypc' (8#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_con' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_con' (9#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (10#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'multichoose_3' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multichoose_3' (11#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_cal' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cal' (12#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'num' does not match port width (32) of module 'multichose' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (13#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/.Xil/Vivado-1436-LAPTOP-5TDS493D/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (14#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/.Xil/Vivado-1436-LAPTOP-5TDS493D/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'memoryop' of module 'blk_mem_gen_1' has 7 connections declared, but only 6 given [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (15#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Writeback' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Writeback' (16#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (17#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:23]
WARNING: [Synth 8-3848] Net result in module/entity datapath does not have driver. [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 with 1st driver pin 'datapath:/HAZARDUnit/ForwardAD' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 with 2nd driver pin 'GND' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 with 1st driver pin 'datapath:/HAZARDUnit/ForwardBD' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 with 2nd driver pin 'GND' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v-44.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net dataw in module/entity topone does not have driver. [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:26]
WARNING: [Synth 8-3848] Net dataadr in module/entity topone does not have driver. [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:27]
WARNING: [Synth 8-3848] Net memwrite in module/entity topone does not have driver. [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:28]
WARNING: [Synth 8-3848] Net instruction in module/entity topone does not have driver. [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:29]
INFO: [Synth 8-6155] done synthesizing module 'topone' (19#1) [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v:23]
WARNING: [Synth 8-3331] design Writeback has unconnected port clk
WARNING: [Synth 8-3331] design Writeback has unconnected port reset
WARNING: [Synth 8-3331] design Execute has unconnected port buff[46]
WARNING: [Synth 8-3331] design Execute has unconnected port buff[45]
WARNING: [Synth 8-3331] design Execute has unconnected port buff[44]
WARNING: [Synth 8-3331] design Execute has unconnected port buff[43]
WARNING: [Synth 8-3331] design Execute has unconnected port buff[42]
WARNING: [Synth 8-3331] design controler has unconnected port reset
WARNING: [Synth 8-3331] design topone has unconnected port dataw[31]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[30]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[29]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[28]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[27]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[26]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[25]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[24]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[23]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[22]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[21]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[20]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[19]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[18]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[17]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[16]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[15]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[14]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[13]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[12]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[11]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[10]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[9]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[8]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[7]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[6]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[5]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[4]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[3]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[2]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[1]
WARNING: [Synth 8-3331] design topone has unconnected port dataw[0]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[31]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[30]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[29]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[28]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[27]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[26]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[25]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[24]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[23]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[22]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[21]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[20]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[19]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[18]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[17]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[16]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[15]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[14]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[13]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[12]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[11]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[10]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[9]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[8]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[7]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[6]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[5]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[4]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[3]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[2]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[1]
WARNING: [Synth 8-3331] design topone has unconnected port dataadr[0]
WARNING: [Synth 8-3331] design topone has unconnected port memwrite
WARNING: [Synth 8-3331] design topone has unconnected port instruction[31]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[30]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[29]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[28]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[27]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[26]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[25]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[24]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[23]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[22]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[21]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[20]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[19]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[18]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[17]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[16]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[15]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[14]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[13]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[12]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[11]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[10]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[9]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[8]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[7]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[6]
WARNING: [Synth 8-3331] design topone has unconnected port instruction[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.246 ; gain = 289.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.246 ; gain = 289.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.246 ; gain = 289.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1031.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM/instructionROM_in_context.xdc] for cell 'path/read_in/readinstruct'
Finished Parsing XDC File [d:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM/instructionROM_in_context.xdc] for cell 'path/read_in/readinstruct'
Parsing XDC File [d:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'path/MEMORY/memoryop'
Finished Parsing XDC File [d:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'path/MEMORY/memoryop'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1139.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1139.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for path/read_in/readinstruct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for path/MEMORY/memoryop. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cal" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	              119 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module r_instruction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
Module controler 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module multichose 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mypc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu_con 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              119 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module multichoose_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module Execute 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module Hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "topone/path/DECODE/regheap/rf_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM path/DECODE/regheap/rf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM path/DECODE/regheap/rf_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3971] The signal "topone/path/DECODE/regheap/rf_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM path/DECODE/regheap/rf_reg. We will not be able to pipeline it. This may degrade performance. 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ForwardAD with 1st driver pin 'path/HAZARDUnit/ForwardAD0_inferred/ForwardAD' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ForwardAD with 2nd driver pin 'GND' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ForwardAD is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ForwardBD with 1st driver pin 'path/HAZARDUnit/ForwardBD0_inferred/ForwardBD' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ForwardBD with 2nd driver pin 'GND' [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:78]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ForwardBD is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v:78]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1139.828 ; gain = 398.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance path/DECODE/regheap/rf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance path/DECODE/regheap/rf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.062 ; gain = 413.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.805 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.805 ; gain = 419.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.805 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.805 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.883 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.883 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_1  |         1|
|2     |instructionROM |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen_1  |     1|
|2     |instructionROM |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    39|
|5     |LUT1           |     2|
|6     |LUT2           |    66|
|7     |LUT3           |    89|
|8     |LUT4           |    79|
|9     |LUT5           |    35|
|10    |LUT6           |   295|
|11    |RAMB18E1       |     2|
|12    |FDCE           |   103|
|13    |FDRE           |   253|
|14    |IBUF           |     2|
|15    |OBUFT          |    97|
+------+---------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1128|
|2     |  path          |datapath      |  1027|
|3     |    DECODE      |Decode        |   351|
|4     |      add_pc    |mypc          |    33|
|5     |      regheap   |regfile       |    23|
|6     |    EXECUTE     |Execute       |    97|
|7     |      calculate |ALU_cal       |    25|
|8     |    MEMORY      |Memory        |   337|
|9     |    read_in     |r_instruction |   242|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.883 ; gain = 419.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1160.883 ; gain = 310.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1160.883 ; gain = 419.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1163.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 109 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1167.398 ; gain = 710.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/vr_code/simple_cpu/assembly_CPU/assembly_CPU.runs/synth_1/topone.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topone_utilization_synth.rpt -pb topone_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  5 21:13:29 2025...
