{
  "title": "Adding custom RISC-V instructions to an open-source rv32 SoC",
  "url": "https://github.com/stnolting/neorv32/pull/264",
  "date": "Wed, 2 Feb 2022 13:21:32 +0000",
  "content": "<a href=\"https://news.ycombinator.com/item?id=30177105\">Comments</a>",
  "image": "https://opengraph.githubassets.com/8cd0144167a5a6533e21f1e7a00972d704530123940ac1e172b7d5039e6a1435/stnolting/neorv32/pull/264",
  "description": "With this PR the NEORV32 now provides an option to add custom RISC-V instructions. ðŸš€\nThis PR adds a Custom Functions Unit (CFU) wrapped in the Zxcfu ISA extension, which is a NEORV32-specific custo...",
  "publisher": "Hackernews",
  "publisherUrl": "http://news.ycombinator.com/"
}