
ubuntu-preinstalled/sg_read_buffer:     file format elf32-littlearm


Disassembly of section .init:

00000a04 <.init>:
 a04:	push	{r3, lr}
 a08:	bl	14b4 <set_scsi_pt_cdb@plt+0x8f8>
 a0c:	pop	{r3, pc}

Disassembly of section .plt:

00000a10 <calloc@plt-0x14>:
 a10:	push	{lr}		; (str lr, [sp, #-4]!)
 a14:	ldr	lr, [pc, #4]	; a20 <calloc@plt-0x4>
 a18:	add	lr, pc, lr
 a1c:	ldr	pc, [lr, #8]!
 a20:	andeq	r2, r1, r0, lsr #10

00000a24 <calloc@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1312]!	; 0x520

00000a30 <get_scsi_pt_os_err@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1304]!	; 0x518

00000a3c <sg_set_binary_mode@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1296]!	; 0x510

00000a48 <__cxa_finalize@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1288]!	; 0x508

00000a54 <set_scsi_pt_data_in@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1280]!	; 0x500

00000a60 <free@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a6c <construct_scsi_pt_obj@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a78 <sg_cmds_close_device@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a84 <__stack_chk_fail@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a90 <pr2serr@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a9c <perror@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aa8 <hex2stdout@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1224]!	; 0x4c8

00000ab4 <__libc_start_main@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ac0 <__gmon_start__@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1208]!	; 0x4b8

00000acc <getopt_long@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ad8 <__ctype_b_loc@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ae4 <strlen@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1184]!	; 0x4a0

00000af0 <sg_if_can2stderr@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1176]!	; 0x498

00000afc <do_scsi_pt@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1168]!	; 0x490

00000b08 <destruct_scsi_pt_obj@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1160]!	; 0x488

00000b14 <putchar@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1152]!	; 0x480

00000b20 <__printf_chk@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #73728	; 0x12000
 b28:	ldr	pc, [ip, #1144]!	; 0x478

00000b2c <sg_get_llnum@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #73728	; 0x12000
 b34:	ldr	pc, [ip, #1136]!	; 0x470

00000b38 <get_scsi_pt_resid@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #73728	; 0x12000
 b40:	ldr	pc, [ip, #1128]!	; 0x468

00000b44 <sg_convert_errno@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #73728	; 0x12000
 b4c:	ldr	pc, [ip, #1120]!	; 0x460

00000b50 <set_scsi_pt_sense@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #73728	; 0x12000
 b58:	ldr	pc, [ip, #1112]!	; 0x458

00000b5c <safe_strerror@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1104]!	; 0x450

00000b68 <sg_cmds_process_resp@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #73728	; 0x12000
 b70:	ldr	pc, [ip, #1096]!	; 0x448

00000b74 <sg_get_category_sense_str@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #73728	; 0x12000
 b7c:	ldr	pc, [ip, #1088]!	; 0x440

00000b80 <sg_get_num@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #73728	; 0x12000
 b88:	ldr	pc, [ip, #1080]!	; 0x438

00000b8c <hex2stderr@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #73728	; 0x12000
 b94:	ldr	pc, [ip, #1072]!	; 0x430

00000b98 <sg_cmds_open_device@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #73728	; 0x12000
 ba0:	ldr	pc, [ip, #1064]!	; 0x428

00000ba4 <strncmp@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #73728	; 0x12000
 bac:	ldr	pc, [ip, #1056]!	; 0x420

00000bb0 <abort@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #73728	; 0x12000
 bb8:	ldr	pc, [ip, #1048]!	; 0x418

00000bbc <set_scsi_pt_cdb@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #73728	; 0x12000
 bc4:	ldr	pc, [ip, #1040]!	; 0x410

Disassembly of section .text:

00000bc8 <.text>:
     bc8:	svcmi	0x00f0e92d
     bcc:			; <UNDEFINED> instruction: 0xf8dfb0b1
     bd0:	strcs	r3, [r0], #-1972	; 0xfffff84c
     bd4:	sbfxcs	pc, pc, #17, #17
     bd8:	bleq	3cd1c <set_scsi_pt_cdb@plt+0x3c160>
     bdc:	tstls	r2, #2063597568	; 0x7b000000
     be0:	stmib	sp, {r8, r9, sp}^
     be4:	blge	50dc1c <set_scsi_pt_cdb@plt+0x50d060>
     be8:	movwcs	r9, #17157	; 0x4305
     bec:			; <UNDEFINED> instruction: 0xf8df9308
     bf0:	ldrbtmi	r3, [sl], #-1948	; 0xfffff864
     bf4:	eorslt	pc, ip, sp, asr #17
     bf8:	stmib	sp, {r0, r1, r2, r9, sl, lr}^
     bfc:	pkhbtmi	fp, r8, r0, lsl #22
     c00:	eorlt	pc, r4, sp, asr #17
     c04:			; <UNDEFINED> instruction: 0xf8cd46d9
     c08:	stmib	sp, {r3, r4, ip, sp, pc}^
     c0c:			; <UNDEFINED> instruction: 0xf8cdbb0a
     c10:			; <UNDEFINED> instruction: 0xf8cdb010
     c14:	ldmpl	r3, {r3, r4, r5, ip, sp, pc}^
     c18:			; <UNDEFINED> instruction: 0x6774f8df
     c1c:			; <UNDEFINED> instruction: 0x932f681b
     c20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c24:			; <UNDEFINED> instruction: 0xa76cf8df
     c28:			; <UNDEFINED> instruction: 0x376cf8df
     c2c:	ldrbtmi	r4, [sl], #1150	; 0x47e
     c30:	ldrbtmi	r3, [fp], #-1644	; 0xfffff994
     c34:	blls	165858 <set_scsi_pt_cdb@plt+0x164c9c>
     c38:			; <UNDEFINED> instruction: 0x46414652
     c3c:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
     c40:	movwls	r9, #1300	; 0x514
     c44:			; <UNDEFINED> instruction: 0xf7ff4633
     c48:	mcrrne	15, 4, lr, r3, cr2
     c4c:	sbcshi	pc, r9, r0
     c50:	eorseq	pc, pc, #160, 2	; 0x28
     c54:	vpmin.s8	d2, d0, d23
     c58:	ldm	pc, {r0, r1, r4, r7, pc}^	; <UNPREDICTABLE>
     c5c:	orrls	pc, sp, r2
     c60:			; <UNDEFINED> instruction: 0x91919191
     c64:	ldmibhi	r1, {r0, r4, r7, r8, ip, pc}
     c68:	addscs	r9, r1, #1073741860	; 0x40000024
     c6c:			; <UNDEFINED> instruction: 0x91919191
     c70:			; <UNDEFINED> instruction: 0x91281f91
     c74:			; <UNDEFINED> instruction: 0x91912591
     c78:			; <UNDEFINED> instruction: 0x91919191
     c7c:			; <UNDEFINED> instruction: 0x91919191
     c80:			; <UNDEFINED> instruction: 0x91919191
     c84:	ldfhid	f1, [r1, #580]	; 0x244
     c88:	addsvs	r9, r1, #120, 2
     c8c:	teqls	r8, r9, asr #2
     c90:			; <UNDEFINED> instruction: 0x91911c91
     c94:	movwcs	sl, #7569	; 0x1d91
     c98:	strb	r9, [ip, r4, lsl #6]
     c9c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     ca0:	movwcs	lr, #6089	; 0x17c9
     ca4:	strb	r9, [r6, lr, lsl #6]
     ca8:	movwls	r2, #41729	; 0xa301
     cac:	bls	1fabc0 <set_scsi_pt_cdb@plt+0x1fa004>
     cb0:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
     cb4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     cb8:	svc	0x0062f7ff
     cbc:	andls	r2, pc, r7, lsl #16
     cc0:			; <UNDEFINED> instruction: 0xf8dfd9b9
     cc4:	ldrbtmi	r0, [r8], #-1756	; 0xfffff924
     cc8:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     ccc:	bls	1f8e60 <set_scsi_pt_cdb@plt+0x1f82a4>
     cd0:			; <UNDEFINED> instruction: 0x36c8f8df
     cd4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     cd8:	svc	0x0028f7ff
     cdc:	strmi	r2, [fp], -r0, lsl #16
     ce0:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
     ce4:	vsubhn.i16	d20, q0, q1
     ce8:	stmib	sp, {r0, r1, r3, r4, r6, r9, pc}^
     cec:	str	r2, [r2, ip, lsl #6]!
     cf0:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     cf4:			; <UNDEFINED> instruction: 0xf8df9907
     cf8:	stmiapl	fp, {r2, r5, r7, r9, sl, ip, sp}^
     cfc:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
     d00:	strmi	r6, [r8], -r2, lsl #16
     d04:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
     d08:	ldrble	r0, [sl, #-1308]	; 0xfffffae4
     d0c:	svc	0x0038f7ff
     d10:	andsls	r2, r1, pc, lsl r8
     d14:			; <UNDEFINED> instruction: 0xf8dfd98f
     d18:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
     d1c:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     d20:	bls	1f8e0c <set_scsi_pt_cdb@plt+0x1f8250>
     d24:			; <UNDEFINED> instruction: 0x3674f8df
     d28:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     d2c:	svc	0x0028f7ff
     d30:	movwls	r1, #36355	; 0x8e03
     d34:	eorshi	pc, r9, #192, 4
     d38:			; <UNDEFINED> instruction: 0xf1b39b08
     d3c:			; <UNDEFINED> instruction: 0xf6ff7f80
     d40:			; <UNDEFINED> instruction: 0xf8dfaf7a
     d44:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
     d48:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d4c:	bls	1f8de0 <set_scsi_pt_cdb@plt+0x1f8224>
     d50:			; <UNDEFINED> instruction: 0x3648f8df
     d54:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     d58:	svc	0x0012f7ff
     d5c:			; <UNDEFINED> instruction: 0x901028ff
     d60:	svcge	0x0069f67f
     d64:			; <UNDEFINED> instruction: 0x0644f8df
     d68:			; <UNDEFINED> instruction: 0xf7ff4478
     d6c:	muls	r2, r2, lr
     d70:	movwcc	r9, #6921	; 0x1b09
     d74:	ldrb	r9, [lr, -r9, lsl #6]
     d78:	movwcc	r9, #6918	; 0x1b06
     d7c:	ldrb	r9, [sl, -r6, lsl #6]
     d80:			; <UNDEFINED> instruction: 0xf8df4601
     d84:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
     d88:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d8c:			; <UNDEFINED> instruction: 0x0624f8df
     d90:			; <UNDEFINED> instruction: 0xf7ff4478
     d94:	movwcs	lr, #7806	; 0x1e7e
     d98:			; <UNDEFINED> instruction: 0xf8df9306
     d9c:			; <UNDEFINED> instruction: 0xf8df261c
     da0:	ldrbtmi	r3, [sl], #-1516	; 0xfffffa14
     da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     da8:	subsmi	r9, sl, pc, lsr #22
     dac:	sbcshi	pc, fp, #64	; 0x40
     db0:	eorslt	r9, r1, r6, lsl #16
     db4:	svchi	0x00f0e8bd
     db8:			; <UNDEFINED> instruction: 0xf10b2301
     dbc:	movwls	r0, #47873	; 0xbb01
     dc0:	tstls	r1, r9, lsr r7
     dc4:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     dc8:			; <UNDEFINED> instruction: 0x46059c12
     dcc:	stmdacs	r0, {r5, fp, sp, lr}
     dd0:	rsbhi	pc, r3, #0
     dd4:			; <UNDEFINED> instruction: 0xf8cd9911
     dd8:	strbmi	fp, [fp], ip, asr #32
     ddc:	and	r4, r4, r9, lsl #13
     de0:	svceq	0x000cf854
     de4:			; <UNDEFINED> instruction: 0xf0002800
     de8:			; <UNDEFINED> instruction: 0x462a8258
     dec:			; <UNDEFINED> instruction: 0xf7ff4649
     df0:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     df4:	stmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
     df8:			; <UNDEFINED> instruction: 0xf8dd46d9
     dfc:	tstls	r1, #76	; 0x4c
     e00:	blls	1baa6c <set_scsi_pt_cdb@plt+0x1b9eb0>
     e04:	blcs	1261c <set_scsi_pt_cdb@plt+0x11a60>
     e08:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
     e0c:			; <UNDEFINED> instruction: 0xf8df9a07
     e10:	ldmpl	r6, {r2, r3, r5, r7, r8, sl, ip, sp}^
     e14:	adcsmi	r6, sl, #3276800	; 0x320000
     e18:	tsthi	r5, r0, lsl #5	; <UNPREDICTABLE>
     e1c:			; <UNDEFINED> instruction: 0xf8581c53
     e20:	adcsmi	r5, fp, #34	; 0x22
     e24:	vmvn.i32	d22, #3	; 0x00000003
     e28:	blls	2e12b4 <set_scsi_pt_cdb@plt+0x2e06f8>
     e2c:			; <UNDEFINED> instruction: 0xf0002b00
     e30:	blls	2a14a0 <set_scsi_pt_cdb@plt+0x2a08e4>
     e34:			; <UNDEFINED> instruction: 0xf0402b00
     e38:	stfcsd	f0, [r0, #-32]	; 0xffffffe0
     e3c:	mvnhi	pc, r0
     e40:	tstcs	r1, r8, lsl #22
     e44:	svclt	0x00142b00
     e48:			; <UNDEFINED> instruction: 0x2608461e
     e4c:			; <UNDEFINED> instruction: 0xf7ff4630
     e50:	strmi	lr, [r7], -sl, ror #27
     e54:			; <UNDEFINED> instruction: 0xf0002800
     e58:	blls	121894 <set_scsi_pt_cdb@plt+0x120cd8>
     e5c:	andcs	fp, r1, r3, asr #3
     e60:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
     e64:	ble	4cae6c <set_scsi_pt_cdb@plt+0x4ca2b0>
     e68:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     e6c:	movwls	r2, #25359	; 0x630f
     e70:			; <UNDEFINED> instruction: 0xf7ff4478
     e74:			; <UNDEFINED> instruction: 0x4638ee14
     e78:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     e7c:	svceq	0x0000f1bb
     e80:	cmnhi	r6, r0	; <UNPREDICTABLE>
     e84:	blcs	27aa4 <set_scsi_pt_cdb@plt+0x26ee8>
     e88:	cmncs	r3, #184, 30	; 0x2e0
     e8c:	str	r9, [r4, r6, lsl #6]
     e90:	ldrbmi	r4, [sl], -r9, asr #12
     e94:			; <UNDEFINED> instruction: 0xf7ff4628
     e98:			; <UNDEFINED> instruction: 0xf1b0ee80
     e9c:	vmlal.s8	q8, d0, d0
     ea0:	blls	3a1478 <set_scsi_pt_cdb@plt+0x3a08bc>
     ea4:			; <UNDEFINED> instruction: 0xf0402b00
     ea8:	ldmib	sp, {r2, r4, r5, r6, r7, pc}^
     eac:	blcs	9ae4 <set_scsi_pt_cdb@plt+0x8f28>
     eb0:			; <UNDEFINED> instruction: 0xf1b2bf08
     eb4:			; <UNDEFINED> instruction: 0xf0807f80
     eb8:			; <UNDEFINED> instruction: 0xf8df81a1
     ebc:			; <UNDEFINED> instruction: 0xf10d3508
     ec0:	vstrls.16	s0, [ip, #-184]	; 0xffffff48	; <UNPREDICTABLE>
     ec4:			; <UNDEFINED> instruction: 0x464e447b
     ec8:	ldm	r3, {r4, r8, r9, ip, sp}
     ecc:	blls	440ef0 <set_scsi_pt_cdb@plt+0x440334>
     ed0:	tsteq	pc, #3	; <UNPREDICTABLE>
     ed4:	eorshi	ip, r2, r3, lsl #12
     ed8:	tstlt	r2, pc, lsl #20
     edc:	b	10e7720 <set_scsi_pt_cdb@plt+0x10e6b64>
     ee0:	stmdbls	r8, {r1, r6, r8, r9, ip}
     ee4:	ldmdals	r0, {r0, r2, r3, r5, sl, fp}
     ee8:	subscc	pc, sp, sp, lsl #17
     eec:	ldrhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
     ef0:			; <UNDEFINED> instruction: 0xf88d0c0a
     ef4:	blt	16d5078 <set_scsi_pt_cdb@plt+0x16d44bc>
     ef8:	subseq	pc, lr, sp, lsl #17
     efc:	rsbcc	pc, r0, sp, lsr #17
     f00:			; <UNDEFINED> instruction: 0xf88d0a0b
     f04:			; <UNDEFINED> instruction: 0xf88d1064
     f08:			; <UNDEFINED> instruction: 0xf88d2062
     f0c:			; <UNDEFINED> instruction: 0xf1bb3063
     f10:			; <UNDEFINED> instruction: 0xf0400f00
     f14:			; <UNDEFINED> instruction: 0xf7ff8195
     f18:	strmi	lr, [r5], -sl, lsr #27
     f1c:			; <UNDEFINED> instruction: 0xf0002800
     f20:	lfmge	f0, 1, [fp], {36}	; 0x24
     f24:	andcs	r4, sl, #76546048	; 0x4900000
     f28:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     f2c:	subcs	r4, r0, #34603008	; 0x2100000
     f30:			; <UNDEFINED> instruction: 0xf7ff4628
     f34:	cdpls	14, 0, cr14, cr8, cr14, {0}
     f38:			; <UNDEFINED> instruction: 0x46284639
     f3c:			; <UNDEFINED> instruction: 0xf7ff4632
     f40:	ldrbmi	lr, [fp], -sl, lsl #27
     f44:			; <UNDEFINED> instruction: 0x4641223c
     f48:			; <UNDEFINED> instruction: 0xf7ff4628
     f4c:	stmdbls	r5, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
     f50:	ldrtmi	r9, [r3], -r0, lsl #8
     f54:	andlt	pc, r8, sp, asr #17
     f58:	tstcs	r1, r3, lsl #2
     f5c:			; <UNDEFINED> instruction: 0xf8df9101
     f60:	ldrbtmi	r1, [r9], #-1128	; 0xfffffb98
     f64:	strtmi	r4, [r8], -r2, lsl #12
     f68:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
     f6c:	strmi	r1, [r4], -r2, asr #24
     f70:	cmphi	pc, r0	; <UNPREDICTABLE>
     f74:			; <UNDEFINED> instruction: 0xf0001c83
     f78:			; <UNDEFINED> instruction: 0xf1bb8148
     f7c:	ldcle	15, cr0, [r8, #-8]
     f80:	ldcle	8, cr2, [r6, #-0]
     f84:	svcvc	0x0080f5b0
     f88:			; <UNDEFINED> instruction: 0x81b6f300
     f8c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     f90:			; <UNDEFINED> instruction: 0xf8df4479
     f94:	ldrbtmi	r0, [r8], #-1084	; 0xfffffbc4
     f98:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     f9c:	svcvc	0x0080f5b4
     fa0:			; <UNDEFINED> instruction: 0xf04f4621
     fa4:	svclt	0x00a832ff
     fa8:	orrvc	pc, r0, pc, asr #8
     fac:			; <UNDEFINED> instruction: 0xf7ff4638
     fb0:	strtmi	lr, [r8], -lr, ror #27
     fb4:			; <UNDEFINED> instruction: 0xf7ff9c06
     fb8:	strmi	lr, [r3], -r0, asr #27
     fbc:	ldrmi	r4, [sp], -r8, lsr #12
     fc0:	stc	7, cr15, [r2, #1020]!	; 0x3fc
     fc4:	cfstr32cs	mvfx9, [r0], {6}
     fc8:	strls	r9, [r6], #-2822	; 0xfffff4fa
     fcc:	rscshi	pc, r2, r0, asr #32
     fd0:	svclt	0x00c22b00
     fd4:	bne	ff4e77fc <set_scsi_pt_cdb@plt+0xff4e6c40>
     fd8:	blls	225c00 <set_scsi_pt_cdb@plt+0x225044>
     fdc:	vstrle	d2, [ip, #-0]
     fe0:	bcs	277f8 <set_scsi_pt_cdb@plt+0x26c3c>
     fe4:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
     fe8:			; <UNDEFINED> instruction: 0x463c443b
     fec:			; <UNDEFINED> instruction: 0xf814461d
     ff0:			; <UNDEFINED> instruction: 0xf7ff0b01
     ff4:	adcmi	lr, r5, #144, 26	; 0x2400
     ff8:			; <UNDEFINED> instruction: 0x4638d1f9
     ffc:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1000:			; <UNDEFINED> instruction: 0xf7ff4640
    1004:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    1008:	svcge	0x0038f6bf
    100c:	strtmi	r4, [r0], -r4, asr #4
    1010:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    1014:	stmiami	pc!, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    1018:			; <UNDEFINED> instruction: 0xf7ff4478
    101c:			; <UNDEFINED> instruction: 0x4620ed3a
    1020:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1024:	str	r9, [r9, -r6]!
    1028:	blcs	67c48 <set_scsi_pt_cdb@plt+0x6708c>
    102c:	stmiami	sl!, {r3, r4, ip, lr, pc}^
    1030:	ldrbtmi	r9, [r8], #-1286	; 0xfffffafa
    1034:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1038:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
    103c:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1040:	blx	fe73d048 <set_scsi_pt_cdb@plt+0xfe73c48c>
    1044:	stcls	6, cr14, [r6, #-676]	; 0xfffffd5c
    1048:	stmiami	r5!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    104c:			; <UNDEFINED> instruction: 0xf7ff4478
    1050:	stmibmi	r4!, {r5, r8, sl, fp, sp, lr, pc}^
    1054:	ldrbtmi	r4, [r9], #-2276	; 0xfffff71c
    1058:			; <UNDEFINED> instruction: 0xf7ff4478
    105c:			; <UNDEFINED> instruction: 0xe69ced1a
    1060:	strls	r4, [r6, #-2274]	; 0xfffff71e
    1064:			; <UNDEFINED> instruction: 0xf7ff4478
    1068:			; <UNDEFINED> instruction: 0xe696ed14
    106c:	ldrbtmi	r4, [ip], #-3296	; 0xfffff320
    1070:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1074:			; <UNDEFINED> instruction: 0xf7ff4620
    1078:	ldmdavs	r3!, {r2, r3, r8, sl, fp, sp, lr, pc}
    107c:	eorsvs	r3, r3, r1, lsl #6
    1080:	blle	ffd51b74 <set_scsi_pt_cdb@plt+0xffd50fb8>
    1084:	movwcs	r4, #6363	; 0x18db
    1088:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    108c:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1090:	blmi	ff67aaa4 <set_scsi_pt_cdb@plt+0xff679ee8>
    1094:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1098:	ldrbtmi	r9, [fp], #-2577	; 0xfffff5ef
    109c:	ldreq	pc, [pc, #-2]	; 10a2 <set_scsi_pt_cdb@plt+0x4e6>
    10a0:	stm	r9, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    10a4:	blls	3c10e8 <set_scsi_pt_cdb@plt+0x3c052c>
    10a8:	blls	3ed4fc <set_scsi_pt_cdb@plt+0x3ec940>
    10ac:	strbne	lr, [r3, #-2629]	; 0xfffff5bb
    10b0:			; <UNDEFINED> instruction: 0xf88d9b05
    10b4:	ldmib	sp, {r0, r2, r3, r4, r6, ip, lr}^
    10b8:	blt	a568f0 <set_scsi_pt_cdb@plt+0xa55d34>
    10bc:	vstrls	s22, [r8, #-200]	; 0xffffff38
    10c0:	tstcs	r4, sp, asr #19
    10c4:	blls	433cd8 <set_scsi_pt_cdb@plt+0x43311c>
    10c8:	blt	1b44178 <set_scsi_pt_cdb@plt+0x1b435bc>
    10cc:	rsbcs	pc, r7, sp, lsl #17
    10d0:	subseq	pc, lr, sp, asr #17
    10d4:	rsbcc	pc, sl, sp, lsl #17
    10d8:	rsbne	pc, r2, sp, asr #17
    10dc:	rsbpl	pc, r8, sp, lsr #17
    10e0:	svceq	0x0000f1bb
    10e4:	rschi	pc, r6, r0, asr #32
    10e8:	stcl	7, cr15, [r0], {255}	; 0xff
    10ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    10f0:	teqhi	r4, r0	; <UNPREDICTABLE>
    10f4:			; <UNDEFINED> instruction: 0x4649ac1b
    10f8:			; <UNDEFINED> instruction: 0xf7ff2210
    10fc:	strtmi	lr, [r1], -r0, ror #26
    1100:	strtmi	r2, [r8], -r0, asr #4
    1104:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1108:	ldrtmi	r9, [r9], -r8, lsl #28
    110c:	ldrtmi	r4, [r2], -r8, lsr #12
    1110:	stc	7, cr15, [r0], #1020	; 0x3fc
    1114:	eorscs	r4, ip, #95420416	; 0x5b00000
    1118:	strtmi	r4, [r8], -r1, asr #12
    111c:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1120:	strls	r9, [r0], #-2309	; 0xfffff6fb
    1124:			; <UNDEFINED> instruction: 0xf8cd4633
    1128:	tstls	r3, r8
    112c:	tstls	r1, r1, lsl #2
    1130:	ldrbtmi	r4, [r9], #-2482	; 0xfffff64e
    1134:	strtmi	r4, [r8], -r2, lsl #12
    1138:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    113c:	stclne	6, cr4, [r0], #-16
    1140:	stcne	0, cr13, [r1], #476	; 0x1dc
    1144:			; <UNDEFINED> instruction: 0xf1bbd061
    1148:			; <UNDEFINED> instruction: 0xf77f0f02
    114c:	stccs	15, cr10, [r0], {50}	; 0x32
    1150:	svcge	0x002ff77f
    1154:	svcvc	0x0080f5b4
    1158:	rscshi	pc, sp, r0, lsl #6
    115c:	ldrbtmi	r4, [r9], #-2472	; 0xfffff658
    1160:	ldrbtmi	r4, [r8], #-2216	; 0xfffff758
    1164:	blls	2badcc <set_scsi_pt_cdb@plt+0x2ba210>
    1168:			; <UNDEFINED> instruction: 0xf43f2b00
    116c:	ldrb	sl, [r0, -r6, ror #28]!
    1170:	stmdbls	r6, {r0, r2, r5, r7, fp, lr}
    1174:			; <UNDEFINED> instruction: 0xf7ff4478
    1178:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    117c:	mcrge	4, 4, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    1180:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    1184:	stc	7, cr15, [r4], {255}	; 0xff
    1188:			; <UNDEFINED> instruction: 0xf1c8e67c
    118c:			; <UNDEFINED> instruction: 0xf1bb0800
    1190:			; <UNDEFINED> instruction: 0xf0400f00
    1194:	strbmi	r8, [r0], -r5, lsl #1
    1198:	ldcl	7, cr15, [r4], {255}	; 0xff
    119c:	strbt	r9, [sl], -r6
    11a0:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    11a4:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    11a8:	ldmmi	sl, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    11ac:			; <UNDEFINED> instruction: 0xf7ff4478
    11b0:	ldrb	lr, [r0, #3184]!	; 0xc70
    11b4:	bge	6f85fc <set_scsi_pt_cdb@plt+0x6f7a40>
    11b8:			; <UNDEFINED> instruction: 0x465b2150
    11bc:	andls	r4, r4, #32, 12	; 0x2000000
    11c0:	ldcl	7, cr15, [r8], {255}	; 0xff
    11c4:	ldmmi	r4, {r1, r2, r3, r8, r9, fp, ip, pc}
    11c8:	bls	10bdd0 <set_scsi_pt_cdb@plt+0x10b214>
    11cc:	svclt	0x00144478
    11d0:	tstcs	sl, r0, lsl r1
    11d4:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    11d8:			; <UNDEFINED> instruction: 0xf7ff4638
    11dc:	strbmi	lr, [r0], -r2, asr #24
    11e0:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    11e4:			; <UNDEFINED> instruction: 0xf6bf2800
    11e8:	submi	sl, r0, #1168	; 0x490
    11ec:	ldc	7, cr15, [r6], #1020	; 0x3fc
    11f0:	stmmi	sl, {r0, r9, sl, lr}
    11f4:			; <UNDEFINED> instruction: 0xf7ff4478
    11f8:	ldrt	lr, [pc], -ip, asr #24
    11fc:	movwcs	r4, #6280	; 0x1888
    1200:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    1204:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1208:	blls	53b1a8 <set_scsi_pt_cdb@plt+0x53a5ec>
    120c:			; <UNDEFINED> instruction: 0xf1a39906
    1210:	bcs	41a68 <set_scsi_pt_cdb@plt+0x40eac>
    1214:	ldrmi	fp, [r9], -r8, lsl #31
    1218:	strb	r9, [sl], r6, lsl #2
    121c:	movwcs	r4, #6273	; 0x1881
    1220:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    1224:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1228:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    122c:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1230:			; <UNDEFINED> instruction: 0x4628e5b3
    1234:	bl	fff3f238 <set_scsi_pt_cdb@plt+0xfff3e67c>
    1238:	stc	7, cr15, [r4], {255}	; 0xff
    123c:	ldrt	r9, [r8], r6
    1240:			; <UNDEFINED> instruction: 0x464d487a
    1244:			; <UNDEFINED> instruction: 0xf04f4e7a
    1248:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    124c:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1250:			; <UNDEFINED> instruction: 0xf815447e
    1254:			; <UNDEFINED> instruction: 0xf10a1b01
    1258:	ldrtmi	r0, [r0], -r1, lsl #20
    125c:	ldc	7, cr15, [r8], {255}	; 0xff
    1260:	svceq	0x000af1ba
    1264:	ldmdami	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1268:			; <UNDEFINED> instruction: 0xf7ff4478
    126c:			; <UNDEFINED> instruction: 0xe652ec12
    1270:	blcs	27e9c <set_scsi_pt_cdb@plt+0x272e0>
    1274:	blls	235754 <set_scsi_pt_cdb@plt+0x234b98>
    1278:	fldmdbxle	r3!, {d2}	;@ Deprecated
    127c:	blcs	e7ec8 <set_scsi_pt_cdb@plt+0xe730c>
    1280:	blcs	2f53cc <set_scsi_pt_cdb@plt+0x2f4810>
    1284:			; <UNDEFINED> instruction: 0xf1bbd03b
    1288:	stmdbls	r8, {r0, r8, r9, sl, fp}
    128c:	svclt	0x00cc4638
    1290:	andcs	r2, r1, #0, 4
    1294:	stc	7, cr15, [r8], {255}	; 0xff
    1298:			; <UNDEFINED> instruction: 0xf000e6af
    129c:	ldrb	pc, [sl, #-2415]!	; 0xfffff691	; <UNPREDICTABLE>
    12a0:			; <UNDEFINED> instruction: 0xf7ff4640
    12a4:			; <UNDEFINED> instruction: 0x4629ec5c
    12a8:	stmdami	r3!, {r1, r9, sl, lr}^
    12ac:			; <UNDEFINED> instruction: 0xf7ff4478
    12b0:			; <UNDEFINED> instruction: 0xe770ebf0
    12b4:	strbmi	r4, [sp], -r1, ror #16
    12b8:			; <UNDEFINED> instruction: 0xf04f4e61
    12bc:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    12c0:	bl	ff9bf2c4 <set_scsi_pt_cdb@plt+0xff9be708>
    12c4:			; <UNDEFINED> instruction: 0xf815447e
    12c8:			; <UNDEFINED> instruction: 0xf10a1b01
    12cc:	ldrtmi	r0, [r0], -r1, lsl #20
    12d0:	bl	ff7bf2d4 <set_scsi_pt_cdb@plt+0xff7be718>
    12d4:	svceq	0x0010f1ba
    12d8:	ldmdami	sl, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    12dc:			; <UNDEFINED> instruction: 0xf7ff4478
    12e0:			; <UNDEFINED> instruction: 0xe701ebd8
    12e4:	ldrtmi	r9, [r8], -r9, lsl #22
    12e8:	blcs	67710 <set_scsi_pt_cdb@plt+0x66b54>
    12ec:	andcs	fp, r0, #204, 30	; 0x330
    12f0:			; <UNDEFINED> instruction: 0xf7ff2201
    12f4:	pkhtb	lr, r0, sl, asr #23
    12f8:	ldrbtmi	r4, [r9], #-2387	; 0xfffff6ad
    12fc:	ldmdahi	fp!, {r0, r3, r6, r9, sl, sp, lr, pc}^
    1300:	ldmdavc	sl!, {r0, sp}
    1304:	blt	16d3850 <set_scsi_pt_cdb@plt+0x16d2c94>
    1308:	vaddl.u8	q10, d3, d2
    130c:	ldrbtmi	r0, [r9], #-780	; 0xfffffcf4
    1310:			; <UNDEFINED> instruction: 0xf7ff9304
    1314:	blls	13c334 <set_scsi_pt_cdb@plt+0x13b778>
    1318:	andcs	r4, r1, sp, asr #18
    131c:			; <UNDEFINED> instruction: 0x461a4479
    1320:	bl	fffbf324 <set_scsi_pt_cdb@plt+0xfffbe768>
    1324:	ldmvc	ip!, {r0, r3, r5, r6, r9, sl, sp, lr, pc}
    1328:	ldmdavc	fp!, {r0, r8, sl, sp}^
    132c:	ldmvc	r9!, {r3, r5, r9, sl, lr}^
    1330:	ldmdavc	sl!, {r2, r5, r9}
    1334:	strmi	lr, [r3], #-2628	; 0xfffff5bc
    1338:	stmdbmi	r6, {r2, r3, r8, r9, lr}^
    133c:	vpmax.u8	d15, d2, d5
    1340:			; <UNDEFINED> instruction: 0xf7ff4479
    1344:	stmdbmi	r4, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    1348:	strtmi	r4, [r2], -r3, lsr #12
    134c:			; <UNDEFINED> instruction: 0x46284479
    1350:	bl	ff9bf354 <set_scsi_pt_cdb@plt+0xff9be798>
    1354:	stmdbmi	r1, {r0, r4, r6, r9, sl, sp, lr, pc}^
    1358:	smlsdx	r1, r9, r4, r4
    135c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    1360:	bl	fe5bf364 <set_scsi_pt_cdb@plt+0xfe5be7a8>
    1364:			; <UNDEFINED> instruction: 0xf7ffe62f
    1368:	ldmdami	lr!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    136c:			; <UNDEFINED> instruction: 0xf7ff4478
    1370:			; <UNDEFINED> instruction: 0xe628eb90
    1374:			; <UNDEFINED> instruction: 0x4631483c
    1378:			; <UNDEFINED> instruction: 0xf7ff4478
    137c:	cmncs	r3, #141312	; 0x22800
    1380:	str	r9, [sl, #-774]	; 0xfffffcfa
    1384:	andeq	r2, r1, r8, lsr #8
    1388:	andeq	r2, r1, sl, asr #6
    138c:	andeq	r0, r0, r4, lsr #1
    1390:	ldrdeq	r2, [r1], -r8
    1394:	andeq	r0, r0, r2, asr sl
    1398:	andeq	r2, r1, sl, lsl #6
    139c:	strheq	r0, [r0], -ip
    13a0:	muleq	r0, lr, sl
    13a4:	strdeq	r0, [r0], -r6
    13a8:	muleq	r0, lr, r9
    13ac:	andeq	r0, r0, ip, lsr #18
    13b0:	andeq	r0, r0, lr, lsl #20
    13b4:	andeq	r0, r0, r8, lsr #20
    13b8:	muleq	r1, sl, r1
    13bc:	andeq	r0, r0, r8, lsr #1
    13c0:	muleq	r0, r8, lr
    13c4:	andeq	r1, r0, r4, lsl r2
    13c8:			; <UNDEFINED> instruction: 0x00000ebe
    13cc:	andeq	r0, r0, r0, ror #30
    13d0:	muleq	r0, sl, lr
    13d4:	andeq	r0, r0, ip, lsr pc
    13d8:	andeq	r0, r0, r6, lsl #15
    13dc:	andeq	r0, r0, sl, ror r7
    13e0:	andeq	r0, r0, r4, lsr #24
    13e4:	andeq	r0, r0, lr, asr #24
    13e8:	andeq	r0, r0, ip, asr ip
    13ec:	andeq	r0, r0, r4, asr r7
    13f0:	andeq	r0, r0, r2, ror #23
    13f4:	andeq	r0, r0, lr, lsr #14
    13f8:	andeq	r1, r0, lr, lsr r0
    13fc:	andeq	r0, r0, r2, asr #24
    1400:	muleq	r0, r2, sp
    1404:	andeq	r0, r0, r2, lsr #24
    1408:	andeq	r0, r0, r0, lsl #27
    140c:	andeq	r0, r0, sl, lsl #27
    1410:	andeq	r0, r0, r6, lsr #11
    1414:	andeq	r0, r0, ip, lsl r5
    1418:	andeq	r0, r0, r8, lsl #25
    141c:	andeq	r0, r0, r0, ror #26
    1420:	andeq	r0, r0, r6, lsr #23
    1424:	andeq	r0, r0, r2, lsr #21
    1428:	andeq	r0, r0, lr, lsl #11
    142c:	muleq	r0, sl, fp
    1430:	strdeq	r0, [r0], -ip
    1434:	andeq	r0, r0, ip, asr #10
    1438:	andeq	r0, r0, r0, ror sl
    143c:	andeq	r0, r0, r2, ror sl
    1440:	andeq	r0, r0, r8, lsl #21
    1444:	ldrdeq	r0, [r0], -r8
    1448:	andeq	r0, r0, r2, ror r3
    144c:			; <UNDEFINED> instruction: 0x00000bb6
    1450:			; <UNDEFINED> instruction: 0x00000bb4
    1454:	andeq	r0, r0, r0, lsr fp
    1458:	andeq	r0, r0, ip, asr fp
    145c:	andeq	r0, r0, r4, lsl r3
    1460:	strdeq	r0, [r0], -r6
    1464:	muleq	r0, r4, sl
    1468:	andeq	r0, r0, r4, ror #18
    146c:	bleq	3d5b0 <set_scsi_pt_cdb@plt+0x3c9f4>
    1470:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1474:	strbtmi	fp, [sl], -r2, lsl #24
    1478:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    147c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1480:	ldrmi	sl, [sl], #776	; 0x308
    1484:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1488:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    148c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1490:			; <UNDEFINED> instruction: 0xf85a4b06
    1494:	stmdami	r6, {r0, r1, ip, sp}
    1498:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    149c:	bl	2bf4a0 <set_scsi_pt_cdb@plt+0x2be8e4>
    14a0:	bl	fe1bf4a4 <set_scsi_pt_cdb@plt+0xfe1be8e8>
    14a4:	muleq	r1, ip, sl
    14a8:	muleq	r0, r8, r0
    14ac:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    14b0:	strheq	r0, [r0], -r4
    14b4:	ldr	r3, [pc, #20]	; 14d0 <set_scsi_pt_cdb@plt+0x914>
    14b8:	ldr	r2, [pc, #20]	; 14d4 <set_scsi_pt_cdb@plt+0x918>
    14bc:	add	r3, pc, r3
    14c0:	ldr	r2, [r3, r2]
    14c4:	cmp	r2, #0
    14c8:	bxeq	lr
    14cc:	b	ac0 <__gmon_start__@plt>
    14d0:	andeq	r1, r1, ip, ror sl
    14d4:	andeq	r0, r0, ip, lsr #1
    14d8:	blmi	1d34f8 <set_scsi_pt_cdb@plt+0x1d293c>
    14dc:	bmi	1d26c4 <set_scsi_pt_cdb@plt+0x1d1b08>
    14e0:	addmi	r4, r3, #2063597568	; 0x7b000000
    14e4:	andle	r4, r3, sl, ror r4
    14e8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14ec:	ldrmi	fp, [r8, -r3, lsl #2]
    14f0:	svclt	0x00004770
    14f4:	andeq	r1, r1, r4, ror ip
    14f8:	andeq	r1, r1, r0, ror ip
    14fc:	andeq	r1, r1, r8, asr sl
    1500:	andeq	r0, r0, r0, lsr #1
    1504:	stmdbmi	r9, {r3, fp, lr}
    1508:	bmi	2526f0 <set_scsi_pt_cdb@plt+0x251b34>
    150c:	bne	2526f8 <set_scsi_pt_cdb@plt+0x251b3c>
    1510:	svceq	0x00cb447a
    1514:			; <UNDEFINED> instruction: 0x01a1eb03
    1518:	andle	r1, r3, r9, asr #32
    151c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1520:	ldrmi	fp, [r8, -r3, lsl #2]
    1524:	svclt	0x00004770
    1528:	andeq	r1, r1, r8, asr #24
    152c:	andeq	r1, r1, r4, asr #24
    1530:	andeq	r1, r1, ip, lsr #20
    1534:	strheq	r0, [r0], -r8
    1538:	blmi	2ae960 <set_scsi_pt_cdb@plt+0x2adda4>
    153c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1540:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1544:	blmi	26faf8 <set_scsi_pt_cdb@plt+0x26ef3c>
    1548:	ldrdlt	r5, [r3, -r3]!
    154c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1550:			; <UNDEFINED> instruction: 0xf7ff6818
    1554:			; <UNDEFINED> instruction: 0xf7ffea7a
    1558:	blmi	1c145c <set_scsi_pt_cdb@plt+0x1c08a0>
    155c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1560:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1564:	andeq	r1, r1, r2, lsl ip
    1568:	strdeq	r1, [r1], -ip
    156c:	muleq	r0, ip, r0
    1570:			; <UNDEFINED> instruction: 0x00011ab2
    1574:	strdeq	r1, [r1], -r2
    1578:	svclt	0x0000e7c4
    157c:	addlt	fp, r2, r0, ror r5
    1580:	stmdami	ip, {r0, r1, r3, sl, fp, lr}
    1584:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    1588:	b	fe0bf58c <set_scsi_pt_cdb@plt+0xfe0be9d0>
    158c:	cmnlt	r3, r3, lsr #16
    1590:	ldrbtmi	r4, [lr], #-3593	; 0xfffff1f7
    1594:	strcs	lr, [r1, #-2516]	; 0xfffff62c
    1598:			; <UNDEFINED> instruction: 0x46114630
    159c:			; <UNDEFINED> instruction: 0xf7ff9500
    15a0:			; <UNDEFINED> instruction: 0xf854ea78
    15a4:	blcs	111dc <set_scsi_pt_cdb@plt+0x10620>
    15a8:	strdlt	sp, [r2], -r4
    15ac:	svclt	0x0000bd70
    15b0:	andeq	r1, r1, r0, lsl #21
    15b4:	andeq	r0, r0, r2, lsl #1
    15b8:	andeq	r0, r0, r2, asr #1
    15bc:	mvnsmi	lr, #737280	; 0xb4000
    15c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    15c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    15c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    15cc:	b	6bf5d0 <set_scsi_pt_cdb@plt+0x6bea14>
    15d0:	blne	1d927cc <set_scsi_pt_cdb@plt+0x1d91c10>
    15d4:	strhle	r1, [sl], -r6
    15d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    15dc:	svccc	0x0004f855
    15e0:	strbmi	r3, [sl], -r1, lsl #8
    15e4:	ldrtmi	r4, [r8], -r1, asr #12
    15e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    15ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    15f0:	svclt	0x000083f8
    15f4:	andeq	r1, r1, r6, ror #16
    15f8:	andeq	r1, r1, ip, asr r8
    15fc:	svclt	0x00004770

Disassembly of section .fini:

00001600 <.fini>:
    1600:	push	{r3, lr}
    1604:	pop	{r3, pc}
