# Hardware Accelerator for LeNet-5 CNN on FPGA

![Project Status](https://img.shields.io/badge/status-active-green)
![Language](https://img.shields.io/badge/verilog-systemverilog-blue)
![Python](https://img.shields.io/badge/python-3.x-yellow)

## ğŸ“– Giá»›i thiá»‡u (Introduction)
Dá»± Ã¡n nÃ y lÃ  má»™t thiáº¿t káº¿ pháº§n cá»©ng (Hardware Accelerator) cho máº¡ng nÆ¡-ron tÃ­ch cháº­p **LeNet-5** nháº±m nháº­n diá»‡n chá»¯ sá»‘ viáº¿t tay (bá»™ dá»¯ liá»‡u MNIST). Thiáº¿t káº¿ Ä‘Æ°á»£c viáº¿t báº±ng **Verilog HDL**, tá»‘i Æ°u hÃ³a Ä‘á»ƒ triá»ƒn khai trÃªn FPGA.

Má»¥c tiÃªu cá»§a dá»± Ã¡n lÃ  xÃ¢y dá»±ng má»™t há»‡ thá»‘ng suy luáº­n (Inference Engine) hiá»‡u quáº£ vá» tÃ i nguyÃªn, thá»±c hiá»‡n cÃ¡c phÃ©p tÃ­nh tÃ­ch cháº­p (Convolution) vÃ  láº¥y máº«u (Pooling) trá»±c tiáº¿p trÃªn pháº§n cá»©ng.

## ğŸ“‚ Cáº¥u trÃºc dá»± Ã¡n (Project Structure)
- **`model/`**: Chá»©a Golden Model viáº¿t báº±ng Python (PyTorch/TensorFlow). DÃ¹ng Ä‘á»ƒ huáº¥n luyá»‡n máº¡ng, lÆ°á»£ng tá»­ hÃ³a (quantization) vÃ  xuáº¥t weights/biases dÆ°á»›i dáº¡ng file `.hex` hoáº·c `.txt`.
- **`rtl/`**: Source code Verilog cho cÃ¡c module pháº§n cá»©ng (Line Buffer, Window Array, Convolution Unit, v.v.).
- **`tb/`**: CÃ¡c file Testbench dÃ¹ng Ä‘á»ƒ mÃ´ phá»ng vÃ  kiá»ƒm tra chá»©c nÄƒng (Functional Verification).
- **`docs/`**: TÃ i liá»‡u thiáº¿t káº¿, sÆ¡ Ä‘á»“ kiáº¿n trÃºc vÃ  káº¿t quáº£ mÃ´ phá»ng.

## ğŸ› ï¸ CÃ´ng cá»¥ sá»­ dá»¥ng (Tools & Technologies)
- **Thiáº¿t káº¿ & MÃ´ phá»ng:** Vivado / ModelSim / Quartus (Äiá»n tool báº¡n dÃ¹ng vÃ o Ä‘Ã¢y)
- **NgÃ´n ngá»¯:** Verilog HDL (RTL), Python (Model Reference).
- **Board FPGA:** (VÃ­ dá»¥: Xilinx Zybo Z7-10, Altera DE10-Nano - Äiá»n tÃªn board cá»§a báº¡n)

## ğŸš€ TÃ­nh nÄƒng chÃ­nh (Key Features)
- [x] **Line Buffer & Window Array:** CÆ¡ cháº¿ trÆ°á»£t cá»­a sá»• hiá»‡u quáº£ Ä‘á»ƒ xá»­ lÃ½ dá»¯ liá»‡u áº£nh streaming.
- [ ] **Convolution Layer:** TÃ­nh toÃ¡n song song cÃ¡c kernel.
- [ ] **Quantization:** Chuyá»ƒn Ä‘á»•i Floating-point sang Fixed-point (8-bit/16-bit) Ä‘á»ƒ tiáº¿t kiá»‡m tÃ i nguyÃªn FPGA.
- [ ] **UART/VGA Interface:** Giao tiáº¿p hiá»ƒn thá»‹ káº¿t quáº£ (Dá»± kiáº¿n).

## âš™ï¸ HÆ°á»›ng dáº«n cháº¡y (How to Run)

### 1. Táº¡o Golden Data
Cháº¡y script Python Ä‘á»ƒ train model vÃ  xuáº¥t file trá»ng sá»‘:
```bash
cd model
python train_lenet.pys
python export_weights.py

2. MÃ´ phá»ng pháº§n cá»©ngs
Sá»­ dá»¥ng file testbench trong thÆ° má»¥c tb/ Ä‘á»ƒ cháº¡y mÃ´ phá»ng vá»›i file data vá»«a táº¡o: Load cÃ¡c file trong rtl/ vÃ  tb/ vÃ o Vivado/ModelSim vÃ  cháº¡y tb_top_module.

Káº¿t quáº£(Results) sáº½ Ä‘Æ°á»£c so sÃ¡nh vá»›i Golden Model Ä‘á»ƒ xÃ¡c nháº­n tÃ­nh Ä‘Ãºng Ä‘áº¯n.

ğŸ‘¨â€ğŸ’» TÃ¡c giáº£ (Author)
- TÃªn: Há»“ ChÃ­ CÃ´ng
- Email: hcc82cva123@gmail.com