/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  reg [16:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_88z = ~(celloutsig_0_38z & celloutsig_0_27z[3]);
  assign celloutsig_0_94z = ~(celloutsig_0_8z[3] & celloutsig_0_23z);
  assign celloutsig_0_19z = ~(celloutsig_0_12z & celloutsig_0_15z);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? celloutsig_0_4z[5] : celloutsig_0_4z[11]);
  assign celloutsig_1_12z = !(celloutsig_1_11z[0] ? celloutsig_1_6z[1] : celloutsig_1_11z[3]);
  assign celloutsig_0_17z = !(celloutsig_0_5z[5] ? celloutsig_0_6z : celloutsig_0_0z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_3z);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_0z | in_data[181];
  assign celloutsig_1_8z = celloutsig_1_6z[4] | celloutsig_1_1z;
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[71];
  assign celloutsig_0_38z = celloutsig_0_19z ^ celloutsig_0_26z;
  assign celloutsig_1_0z = in_data[167] ^ in_data[180];
  assign celloutsig_1_1z = in_data[110] ^ celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_4z ^ celloutsig_1_12z;
  assign celloutsig_1_19z = celloutsig_1_18z[2] ^ celloutsig_1_13z;
  assign celloutsig_1_7z = ~(celloutsig_1_2z[2] ^ celloutsig_1_2z[3]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[1] ^ in_data[52]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_19z ^ celloutsig_0_21z);
  assign celloutsig_0_26z = ~(celloutsig_0_17z ^ celloutsig_0_0z);
  assign celloutsig_0_6z = in_data[15:1] > { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } < in_data[179:171];
  assign celloutsig_0_15z = { celloutsig_0_5z[5:4], celloutsig_0_10z } < celloutsig_0_4z[7:5];
  assign celloutsig_0_21z = celloutsig_0_9z[11:4] < in_data[34:27];
  assign celloutsig_0_93z = celloutsig_0_88z & ~(celloutsig_0_43z[14]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[10]);
  assign celloutsig_0_9z = { celloutsig_0_8z[3:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_14z = in_data[163:161] % { 1'h1, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_6z[6:2], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[13:2] << { in_data[95:86], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z } << celloutsig_1_14z;
  assign celloutsig_0_1z = in_data[42:36] << in_data[28:22];
  assign celloutsig_1_2z = in_data[108:104] >>> { in_data[133:130], celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_5z[4:2], celloutsig_0_14z } >>> celloutsig_0_5z[7:4];
  assign celloutsig_0_5z = celloutsig_0_4z[7:0] - celloutsig_0_4z[7:0];
  assign celloutsig_0_8z = celloutsig_0_5z[6:0] - { celloutsig_0_1z[6:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z } - { in_data[155:150], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } - { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~((in_data[78] & in_data[27]) | in_data[71]);
  assign celloutsig_0_12z = ~((celloutsig_0_3z & in_data[18]) | celloutsig_0_2z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_43z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_43z = { celloutsig_0_9z, celloutsig_0_2z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
