Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 15 13:43:17 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hydro_spartan_7_control_sets_placed.rpt
| Design       : hydro_spartan_7
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   254 |
|    Minimum number of control sets                        |   254 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   713 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   254 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    62 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     6 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2394 |          604 |
| No           | No                    | Yes                    |              45 |           20 |
| No           | Yes                   | No                     |           10796 |         2607 |
| Yes          | No                    | No                     |             349 |           88 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3304 |          993 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                    Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch3/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1                        | Clock_device/clk_256k_i_1_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST                                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch2/SCLK3_out                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                             |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch4/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch4/SCLK3_out                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch1/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/RST                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch1/SCLK3_out                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch3/SCLK3_out                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch2/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                       | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/rst_reg                                                                             |                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                  | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/E[0]                                                                                     | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch4/ReadCommandBuffer                                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch4/SDI_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch1/ReadCommandBuffer                                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch1/SDI_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch2/ReadCommandBuffer                                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch2/SDI_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch3/SDI_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch3/ReadCommandBuffer                                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                  | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_3[0]                                                                                                                                                          | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]_2                                                                                                                                                                      |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                                   | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]_1                                                                                                                                                                    |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_3[0]                                                                                                                                                          | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]_2                                                                                                                                                                      |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                          | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]_1                                                                                                                                                                      |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                    | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt                                                                                                                                                                   | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                  | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr[6]_i_2__2_n_0                                                                                                                                          | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt                                                                                                                                                                     | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/E[0]                                                                                                                                                                                       | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_1[0]                                                                                                                                                         | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_1[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_1[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_4                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1                        | Clock_device/clk_256k_s.count[6]_i_2_n_0                                                                                                                                                                                                                                   | Clock_device/clk_256k_s.count[6]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                    | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                         | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |              7 |         1.75 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt                                                                                                                                                                     | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_3                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_0[0]                                                                                                                                                         | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1_n_0                                                                                                                                                                   |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                    | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_0[0]                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg_0[0]                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_0[0]                                                                                                                                                       | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__2_n_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_0[0]                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_4                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/i___87_n_0                                                                                                                                                                                                                           | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt                                                                                                                                                                     | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/E[0]                                                                                                                                                                                       | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_4                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg_0[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_1[0]                                                                                                                                                         | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__0_n_0                                                                                                                                                                |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_1[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_1[0]                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                           | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0                               | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                             | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                    |                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1_Write                                                                                                                                                                                                   | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/E[0]                                                                                                                                                                                    | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/SR[0]                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_state                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_state                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_state                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_state                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                6 |             11 |         1.83 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                                             |                3 |             12 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_7[0]                                                                                                                                                                           |                4 |             12 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | Clock_device/clk_256k_s.count[6]_i_2_n_0                                                                                                                                                                                                                                   | Clock_device/clk_uart_i_1_n_0                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_3[0]                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_3[0]                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |             14 |         4.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             16 |         5.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/GPO2_Write                                                                                                                                                                                                   | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch4/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch1/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch2/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                    | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/reset_0                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/GPO3_Write                                                                                                                                                                                                   | FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | ADC_ch3/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay_out1[16]_i_1_n_0                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                        |                4 |             17 |         4.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_2/u_Subsystem/Delay_out1[16]_i_1__2_n_0                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Delay_out1[16]_i_1__3_n_0                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_1/u_Subsystem/Delay_out1[16]_i_1__1_n_0                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                6 |             21 |         3.50 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               14 |             27 |         1.93 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/xin14[26]_i_1_n_0                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/xin14[26]_i_1_n_0                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/xin14[26]_i_1_n_0                                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin14[26]_i_1_n_0                                                                                                                                                                                    |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/enb_gated                                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |               10 |             29 |         2.90 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_2/u_SampleHold6/u_Sample_and_Hold/enb_gated                                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |                8 |             29 |         3.62 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/enb_gated                                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |                9 |             29 |         3.22 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             31 |         3.88 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                     | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[31]_i_1_n_0                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                                             |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In[31]_i_1__0_n_0                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[31]_i_1__1_n_0                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In[31]_i_1__2_n_0                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                                               |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                               |               11 |             32 |         2.91 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                               |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                               |               10 |             32 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_fetch_in_progress_reg[0]                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                 |                9 |             33 |         3.67 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |               10 |             52 |         5.20 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               16 |             52 |         3.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               16 |             52 |         3.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |               11 |             52 |         4.73 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |               15 |             52 |         3.47 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               16 |             52 |         3.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |               14 |             52 |         3.71 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |                9 |             52 |         5.78 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |               11 |             52 |         4.73 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                9 |             52 |         5.78 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |               22 |             52 |         2.36 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               19 |             52 |         2.74 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_1/u_Subsystem/E[0]                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |               16 |             56 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/E[0]                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |               19 |             56 |         2.95 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/E[0]                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |               18 |             56 |         3.11 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_2/u_Subsystem/E[0]                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |               16 |             56 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               20 |             59 |         2.95 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_SNR_Check/enb_gated                                                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |               25 |             62 |         2.48 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                            |               28 |             63 |         2.25 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/E[0]                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                            |               27 |             73 |         2.70 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        | PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/E[0]                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |               31 |             73 |         2.35 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               21 |             74 |         3.52 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                                    |                                                                                                                                                                                                                                                                                       |               10 |             75 |         7.50 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |               25 |             83 |         3.32 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |               32 |            111 |         3.47 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2                        | y                                                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |               36 |            116 |         3.22 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |               16 |            128 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               47 |            155 |         3.30 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               73 |            161 |         2.21 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               82 |            249 |         3.04 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |               92 |            295 |         3.21 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |              456 |           2363 |         5.18 |
|  FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |             2314 |          10023 |         4.33 |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


