{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768123823285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768123823285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 11 12:30:23 2026 " "Processing started: Sun Jan 11 12:30:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768123823285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123823285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_multiplier -c seq_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_multiplier -c seq_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123823285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768123823529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768123823530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file seq_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_multiplier " "Found entity 1: seq_multiplier" {  } { { "seq_multiplier.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/seq_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_datapath " "Found entity 1: mul_datapath" {  } { { "mul_datapath.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/mul_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE mul_control.v(16) " "Verilog HDL Declaration information at mul_control.v(16): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "mul_control.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/mul_control.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768123831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_control " "Found entity 1: mul_control" {  } { { "mul_control.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/mul_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file seq_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_multiplier_tb " "Found entity 1: seq_multiplier_tb" {  } { { "seq_multiplier_tb.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/seq_multiplier_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2n.v 1 1 " "Found 1 design units, including 1 entities, in source file add2n.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2N " "Found entity 1: add2N" {  } { { "add2N.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/add2N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768123831203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_multiplier " "Elaborating entity \"seq_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768123831217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_control mul_control:ctrl_inst " "Elaborating entity \"mul_control\" for hierarchy \"mul_control:ctrl_inst\"" {  } { { "seq_multiplier.v" "ctrl_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/seq_multiplier.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768123831222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_datapath mul_datapath:dp_inst " "Elaborating entity \"mul_datapath\" for hierarchy \"mul_datapath:dp_inst\"" {  } { { "seq_multiplier.v" "dp_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/seq_multiplier.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768123831227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2N mul_datapath:dp_inst\|add2N:adder_inst " "Elaborating entity \"add2N\" for hierarchy \"mul_datapath:dp_inst\|add2N:adder_inst\"" {  } { { "mul_datapath.v" "adder_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/mul_datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768123831241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter mul_datapath:dp_inst\|down_counter:counter_inst " "Elaborating entity \"down_counter\" for hierarchy \"mul_datapath:dp_inst\|down_counter:counter_inst\"" {  } { { "mul_datapath.v" "counter_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/mul_datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768123831245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 down_counter.v(21) " "Verilog HDL assignment warning at down_counter.v(21): truncated value with size 32 to match size of target (6)" {  } { { "down_counter.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/down_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768123831246 "|seq_multiplier|mul_datapath:dp_inst|down_counter:counter_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768123831660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768123831783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/output_files/seq_multiplier.map.smsg " "Generated suppressed messages file C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/multiplierQuartus/output_files/seq_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123831808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768123831963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768123831963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768123831999 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768123831999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768123831999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768123831999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768123832009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 11 12:30:32 2026 " "Processing ended: Sun Jan 11 12:30:32 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768123832009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768123832009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768123832009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768123832009 ""}
