$comment
	File created using the following command:
		vcd file seq_ckt.msim.vcd -direction
$end
$date
	Tue Oct 26 23:08:06 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module T_ff_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " T $end
$var wire 1 # q $end
$var wire 1 $ q_bar $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + q~output_o $end
$var wire 1 , q_bar~output_o $end
$var wire 1 - CLK~input_o $end
$var wire 1 . CLK~inputclkctrl_outclk $end
$var wire 1 / T~input_o $end
$var wire 1 0 x1~combout $end
$var wire 1 1 q~reg0feeder_combout $end
$var wire 1 2 q~reg0_q $end
$var wire 1 3 q_bar~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
0+
1,
0-
0.
0/
00
01
02
03
$end
#80000
1"
1/
10
11
#100000
1!
1-
1.
13
12
1+
0,
0$
1#
00
01
#160000
0"
0/
10
11
#200000
0!
0-
0.
#240000
1"
1/
00
01
#300000
1!
1-
1.
03
02
0+
1,
1$
0#
10
11
#320000
0"
0/
00
01
#400000
0!
1"
0-
1/
0.
10
11
#480000
0"
0/
00
01
#500000
1!
1-
1.
#560000
1"
1/
10
11
#600000
0!
0-
0.
#640000
0"
0/
00
01
#700000
1!
1-
1.
#720000
1"
1/
10
11
#800000
0!
0"
0-
0/
0.
00
01
#880000
1"
1/
10
11
#900000
1!
1-
1.
13
12
1+
0,
0$
1#
00
01
#960000
0"
0/
10
11
#1000000
