#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c110727ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c110729540 .scope module, "data_mem" "data_mem" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_000001c1106a2de0 .functor BUFZ 32, L_000001c1107e00c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c110723c70_0 .net *"_ivl_2", 31 0, L_000001c1107e00c0;  1 drivers
v000001c110723f90_0 .net *"_ivl_4", 11 0, L_000001c1107e0ca0;  1 drivers
L_000001c1107eb978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c110724710_0 .net *"_ivl_7", 1 0, L_000001c1107eb978;  1 drivers
o000001c110750148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c110724990_0 .net "address", 31 0, o000001c110750148;  0 drivers
o000001c110750178 .functor BUFZ 1, C4<z>; HiZ drive
v000001c110725250_0 .net "clk", 0 0, o000001c110750178;  0 drivers
v000001c1107254d0 .array "mem", 1023 0, 31 0;
o000001c1107501a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c110724ad0_0 .net "mem_read", 0 0, o000001c1107501a8;  0 drivers
o000001c1107501d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1107252f0_0 .net "mem_write", 0 0, o000001c1107501d8;  0 drivers
v000001c110724210_0 .net "read_data", 31 0, L_000001c1106a2de0;  1 drivers
v000001c1107247b0_0 .net "word_address", 9 0, L_000001c1107e11a0;  1 drivers
o000001c110750268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c110725110_0 .net "write_data", 31 0, o000001c110750268;  0 drivers
E_000001c1106da570 .event posedge, v000001c110725250_0;
L_000001c1107e11a0 .part o000001c110750148, 2, 10;
L_000001c1107e00c0 .array/port v000001c1107254d0, L_000001c1107e0ca0;
L_000001c1107e0ca0 .concat [ 10 2 0 0], L_000001c1107e11a0, L_000001c1107eb978;
S_000001c11072a420 .scope begin, "$unm_blk_6" "$unm_blk_6" 3 44, 3 44 0, S_000001c110729540;
 .timescale -9 -12;
v000001c110724a30_0 .var/i "i", 31 0;
S_000001c110728020 .scope module, "multicore_tb" "multicore_tb" 4 3;
 .timescale -9 -12;
P_000001c1106dabf0 .param/str "WAVEFORM_FILE" 1 4 8, "waveform.vcd";
v000001c1107e1ce0_0 .var "clk", 0 0;
v000001c1107dff80_0 .var/i "core0_x3", 31 0;
v000001c1107e1600_0 .var/i "core1_x3", 31 0;
v000001c1107e0fc0_0 .var/i "ins_loaded", 31 0;
v000001c1107e12e0_0 .var "rst", 0 0;
S_000001c11072af10 .scope module, "dut" "multicore_processor" 4 10, 5 7 0, S_000001c110728020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001c1107e0a20_0 .net "clk", 0 0, v000001c1107e1ce0_0;  1 drivers
v000001c1107e14c0_0 .net "core0_dmem_addr", 31 0, v000001c11074c9c0_0;  1 drivers
v000001c1107e21e0_0 .net "core0_dmem_read", 0 0, v000001c11074cba0_0;  1 drivers
v000001c1107e1100_0 .net "core0_dmem_read_data", 31 0, L_000001c1107e2640;  1 drivers
v000001c1107e0980_0 .net "core0_dmem_write", 0 0, v000001c11074d000_0;  1 drivers
v000001c1107e1a60_0 .net "core0_dmem_write_data", 31 0, v000001c11074bfc0_0;  1 drivers
v000001c1107e17e0_0 .net "core0_imem_addr", 31 0, L_000001c1106a3240;  1 drivers
v000001c1107e1b00_0 .net "core0_imem_data", 31 0, L_000001c1106a46d0;  1 drivers
v000001c1107e1c40_0 .net "core1_dmem_addr", 31 0, v000001c110797980_0;  1 drivers
v000001c1107e1ba0_0 .net "core1_dmem_read", 0 0, v000001c110798600_0;  1 drivers
v000001c1107e1060_0 .net "core1_dmem_read_data", 31 0, L_000001c1107e4800;  1 drivers
v000001c1107e1e20_0 .net "core1_dmem_write", 0 0, v000001c110797fc0_0;  1 drivers
v000001c1107e1ec0_0 .net "core1_dmem_write_data", 31 0, v000001c110797b60_0;  1 drivers
v000001c1107dfe40_0 .net "core1_imem_addr", 31 0, L_000001c1106a4ba0;  1 drivers
v000001c1107e2000_0 .net "core1_imem_data", 31 0, L_000001c1106a3da0;  1 drivers
v000001c1107e0200_0 .net "core2_dmem_addr", 31 0, v000001c1107c1850_0;  1 drivers
v000001c1107e1560_0 .net "core2_dmem_read", 0 0, v000001c1107bfd70_0;  1 drivers
v000001c1107e1240_0 .net "core2_dmem_read_data", 31 0, L_000001c1107e3040;  1 drivers
v000001c1107e20a0_0 .net "core2_dmem_write", 0 0, v000001c1107bfff0_0;  1 drivers
v000001c1107e0ac0_0 .net "core2_dmem_write_data", 31 0, v000001c1107c01d0_0;  1 drivers
v000001c1107e19c0_0 .net "core2_imem_addr", 31 0, L_000001c11085d130;  1 drivers
v000001c1107e0480_0 .net "core2_imem_data", 31 0, L_000001c1106a3710;  1 drivers
v000001c1107e2140_0 .net "core3_dmem_addr", 31 0, v000001c1107d97c0_0;  1 drivers
v000001c1107e0660_0 .net "core3_dmem_read", 0 0, v000001c1107d9900_0;  1 drivers
v000001c1107e0e80_0 .net "core3_dmem_read_data", 31 0, L_000001c1107e2be0;  1 drivers
v000001c1107e2320_0 .net "core3_dmem_write", 0 0, v000001c1107d9220_0;  1 drivers
v000001c1107e2460_0 .net "core3_dmem_write_data", 31 0, v000001c1107d8f00_0;  1 drivers
v000001c1107e0840_0 .net "core3_imem_addr", 31 0, L_000001c11085c480;  1 drivers
v000001c1107e0f20_0 .net "core3_imem_data", 31 0, L_000001c1106a4890;  1 drivers
v000001c1107dfee0_0 .net "rst", 0 0, v000001c1107e12e0_0;  1 drivers
S_000001c11072a740 .scope module, "core0" "riscv_core" 5 114, 6 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c1106a3240 .functor BUFZ 32, v000001c110749a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a3cc0 .functor BUFZ 5, v000001c110789310_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c1106a4900 .functor BUFZ 1, v000001c110788b90_0, C4<0>, C4<0>, C4<0>;
L_000001c1106a4b30 .functor BUFZ 32, v000001c110788550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a4a50 .functor BUFZ 32, L_000001c1107e4120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c11074ae40_0 .net *"_ivl_0", 31 0, L_000001c1107e32c0;  1 drivers
v000001c110749ae0_0 .net "branch_taken", 0 0, v000001c110749270_0;  1 drivers
v000001c1107499a0_0 .net "branch_target", 31 0, v000001c110748870_0;  1 drivers
v000001c11074abc0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11074a300_0 .net "curr_pc", 31 0, v000001c110749a40_0;  1 drivers
v000001c11074aa80_0 .net "dmem_address_out", 31 0, v000001c11074c9c0_0;  alias, 1 drivers
v000001c11074a3a0_0 .net "dmem_read_data_in", 31 0, L_000001c1107e2640;  alias, 1 drivers
v000001c110749c20_0 .net "dmem_read_en_out", 0 0, v000001c11074cba0_0;  alias, 1 drivers
v000001c11074a580_0 .net "dmem_write_data_out", 31 0, v000001c11074bfc0_0;  alias, 1 drivers
v000001c110749900_0 .net "dmem_write_en_out", 0 0, v000001c11074d000_0;  alias, 1 drivers
v000001c11074ad00_0 .net "ex_alu_ctrl_in", 3 0, v000001c110746a70_0;  1 drivers
v000001c11074b660_0 .net "ex_alu_result_out", 31 0, v000001c1107484b0_0;  1 drivers
v000001c110749860_0 .net "ex_alu_src_in", 0 0, v000001c110745530_0;  1 drivers
v000001c11074b520_0 .net "ex_branch_in", 0 0, v000001c110746930_0;  1 drivers
v000001c110749e00_0 .net "ex_immediate_in", 31 0, v000001c1107458f0_0;  1 drivers
v000001c11074a8a0_0 .net "ex_instruction_in", 31 0, v000001c110747970_0;  1 drivers
v000001c11074bac0_0 .net "ex_mem_read_feedback", 0 0, L_000001c1106a4900;  1 drivers
v000001c110749cc0_0 .net "ex_mem_read_in", 0 0, v000001c110747ab0_0;  1 drivers
v000001c11074aee0_0 .net "ex_mem_read_out", 0 0, v000001c110747dd0_0;  1 drivers
v000001c11074a9e0_0 .net "ex_mem_to_reg_in", 0 0, v000001c1107464d0_0;  1 drivers
v000001c110749b80_0 .net "ex_mem_to_reg_out", 0 0, v000001c110748ff0_0;  1 drivers
v000001c110749d60_0 .net "ex_mem_write_in", 0 0, v000001c110747010_0;  1 drivers
v000001c11074a4e0_0 .net "ex_mem_write_out", 0 0, v000001c110748690_0;  1 drivers
v000001c11074b5c0_0 .net "ex_pc_in", 31 0, v000001c110747b50_0;  1 drivers
v000001c110749ea0_0 .net "ex_pc_plus_4_in", 31 0, v000001c110745990_0;  1 drivers
v000001c11074a620_0 .net "ex_pc_plus_4_out", 31 0, v000001c110749090_0;  1 drivers
v000001c11074b160_0 .net "ex_rd_addr_in", 4 0, v000001c110746bb0_0;  1 drivers
v000001c11074a6c0_0 .net "ex_rd_addr_out", 4 0, v000001c110749130_0;  1 drivers
v000001c11074af80_0 .net "ex_rd_feedback", 4 0, L_000001c1106a3cc0;  1 drivers
v000001c11074b020_0 .net "ex_read_data1_in", 31 0, v000001c110747510_0;  1 drivers
v000001c11074b0c0_0 .net "ex_read_data2_in", 31 0, v000001c1107455d0_0;  1 drivers
v000001c11074a760_0 .net "ex_read_data2_out", 31 0, v000001c110747fb0_0;  1 drivers
v000001c11074b340_0 .net "ex_reg_write_in", 0 0, v000001c1107461b0_0;  1 drivers
v000001c11074a800_0 .net "ex_reg_write_out", 0 0, v000001c110748910_0;  1 drivers
v000001c11074b3e0_0 .net "ex_rs1_addr_in", 4 0, v000001c110747a10_0;  1 drivers
v000001c11074b700_0 .net "ex_rs2_addr_in", 4 0, v000001c110746b10_0;  1 drivers
v000001c11074b7a0_0 .net "forward_a", 1 0, v000001c110745fd0_0;  1 drivers
v000001c11074b840_0 .net "forward_b", 1 0, v000001c110746d90_0;  1 drivers
v000001c11074b8e0_0 .net "id_alu_ctrl_out", 3 0, L_000001c1107e3900;  1 drivers
v000001c11074b980_0 .net "id_alu_src_out", 0 0, L_000001c1107e37c0;  1 drivers
v000001c11074ba20_0 .net "id_branch_out", 0 0, L_000001c1107e2820;  1 drivers
v000001c11078a390_0 .net "id_immediate_out", 31 0, L_000001c1106a3b00;  1 drivers
v000001c11078c0f0_0 .net "id_instruction_debug_out", 31 0, L_000001c1106a3630;  1 drivers
v000001c11078b970_0 .net "id_instruction_in", 31 0, v000001c11074d320_0;  1 drivers
v000001c11078a930_0 .net "id_mem_read_out", 0 0, L_000001c1107e4bc0;  1 drivers
v000001c11078a9d0_0 .net "id_mem_to_reg_out", 0 0, L_000001c1107e28c0;  1 drivers
v000001c11078c550_0 .net "id_mem_write_out", 0 0, L_000001c1107e3f40;  1 drivers
v000001c11078b8d0_0 .net "id_pc_in", 31 0, v000001c11074c380_0;  1 drivers
v000001c11078c050_0 .net "id_pc_out_pass", 31 0, L_000001c1106a4430;  1 drivers
v000001c11078a250_0 .net "id_pc_plus_4_in", 31 0, v000001c11074cec0_0;  1 drivers
v000001c11078aed0_0 .net "id_pc_plus_4_out", 31 0, L_000001c1106a3f60;  1 drivers
v000001c11078b6f0_0 .net "id_rd_addr_out", 4 0, L_000001c1106a3860;  1 drivers
v000001c11078ac50_0 .net "id_read_data1_out", 31 0, L_000001c1106a3320;  1 drivers
v000001c11078a890_0 .net "id_read_data2_out", 31 0, L_000001c1106a3400;  1 drivers
v000001c11078b0b0_0 .net "id_reg_write_out", 0 0, L_000001c1107e2780;  1 drivers
v000001c11078b830_0 .net "id_rs1_addr_out", 4 0, L_000001c1106a44a0;  1 drivers
v000001c11078c4b0_0 .net "id_rs2_addr_out", 4 0, L_000001c1106a4580;  1 drivers
v000001c11078c730_0 .net "if_instruction_in", 31 0, L_000001c1106a3a20;  1 drivers
v000001c11078c190_0 .net "imem_address_out", 31 0, L_000001c1106a3240;  alias, 1 drivers
v000001c11078af70_0 .net "imem_data_in", 31 0, L_000001c1106a46d0;  alias, 1 drivers
v000001c11078ab10_0 .net "ma_alu_result_out", 31 0, v000001c110788550_0;  1 drivers
v000001c11078ba10_0 .net "ma_mem_read_out", 0 0, v000001c110788b90_0;  1 drivers
v000001c11078c230_0 .net "ma_mem_to_reg_out", 0 0, v000001c110789810_0;  1 drivers
v000001c11078c870_0 .net "ma_mem_write_out", 0 0, v000001c110788d70_0;  1 drivers
v000001c11078bab0_0 .net "ma_pc_plus_4_out", 31 0, v000001c110788910_0;  1 drivers
v000001c11078b150_0 .net "ma_rd_addr_out", 4 0, v000001c110789310_0;  1 drivers
v000001c11078c690_0 .net "ma_reg_write_out", 0 0, v000001c1107896d0_0;  1 drivers
v000001c11078bb50_0 .net "ma_write_data_out", 31 0, v000001c110789a90_0;  1 drivers
v000001c11078bc90_0 .net "mem_alu_result_to_wb", 31 0, v000001c11074c600_0;  1 drivers
v000001c11078a570_0 .net "mem_forward_data", 31 0, L_000001c1106a4b30;  1 drivers
v000001c11078bdd0_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c11074d0a0_0;  1 drivers
v000001c11078bbf0_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c11074ce20_0;  1 drivers
v000001c11078c7d0_0 .net "mem_rd_addr_to_wb", 4 0, v000001c11074d1e0_0;  1 drivers
v000001c11078a430_0 .net "mem_read_data_to_wb", 31 0, v000001c11074c560_0;  1 drivers
v000001c11078abb0_0 .net "mem_reg_write_to_wb", 0 0, v000001c11074c740_0;  1 drivers
v000001c11078be70_0 .net "next_pc", 31 0, L_000001c1107e3360;  1 drivers
v000001c11078a110_0 .net "pc_plus_4", 31 0, L_000001c1107e3400;  1 drivers
v000001c11078c410_0 .net "pipeline_stall", 0 0, L_000001c1106a32b0;  1 drivers
v000001c11078b1f0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c11078a1b0_0 .net "wb_alu_result_in", 31 0, v000001c11074a440_0;  1 drivers
v000001c11078b290_0 .net "wb_forward_data", 31 0, L_000001c1106a4a50;  1 drivers
v000001c11078bd30_0 .net "wb_mem_to_reg_in", 0 0, v000001c11074a260_0;  1 drivers
v000001c11078c5f0_0 .net "wb_pc_plus_4_in", 31 0, v000001c11074b200_0;  1 drivers
v000001c11078bf10_0 .net "wb_rd_addr_in", 4 0, v000001c11074b480_0;  1 drivers
v000001c11078a4d0_0 .net "wb_rd_feedback", 4 0, L_000001c1106a4c10;  1 drivers
v000001c11078b3d0_0 .net "wb_read_data_in", 31 0, v000001c11074bb60_0;  1 drivers
v000001c11078bfb0_0 .net "wb_reg_write_feedback", 0 0, L_000001c1106a4970;  1 drivers
v000001c11078a2f0_0 .net "wb_reg_write_in", 0 0, v000001c11074ab20_0;  1 drivers
v000001c11078b330_0 .net "wb_write_data_feedback", 31 0, L_000001c1107e4120;  1 drivers
L_000001c1107e32c0 .functor MUXZ 32, L_000001c1107e3400, v000001c110749a40_0, L_000001c1106a32b0, C4<>;
L_000001c1107e3360 .functor MUXZ 32, L_000001c1107e32c0, v000001c110748870_0, v000001c110749270_0, C4<>;
S_000001c11072b0a0 .scope module, "decode_stage" "ins_decode" 6 104, 7 3 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
L_000001c1106a3f60 .functor BUFZ 32, v000001c11074cec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a4430 .functor BUFZ 32, v000001c11074c380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a3320 .functor BUFZ 32, L_000001c1107e2a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a3400 .functor BUFZ 32, L_000001c1107e35e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a3b00 .functor BUFZ 32, v000001c110725390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1106a44a0 .functor BUFZ 5, L_000001c1107e4d00, C4<00000>, C4<00000>, C4<00000>;
L_000001c1106a4580 .functor BUFZ 5, L_000001c1107e3e00, C4<00000>, C4<00000>, C4<00000>;
L_000001c1106a3860 .functor BUFZ 5, L_000001c1107e34a0, C4<00000>, C4<00000>, C4<00000>;
L_000001c1106a3630 .functor BUFZ 32, v000001c11074d320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ebf60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e3920_0 .net/2u *"_ivl_24", 0 0, L_000001c1107ebf60;  1 drivers
L_000001c1107ebfa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e39c0_0 .net/2u *"_ivl_28", 0 0, L_000001c1107ebfa8;  1 drivers
L_000001c1107ebff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e25c0_0 .net/2u *"_ivl_32", 0 0, L_000001c1107ebff0;  1 drivers
L_000001c1107ec038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e27a0_0 .net/2u *"_ivl_36", 0 0, L_000001c1107ec038;  1 drivers
L_000001c1107ec080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e2840_0 .net/2u *"_ivl_40", 0 0, L_000001c1107ec080;  1 drivers
L_000001c1107ec0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1106e2980_0 .net/2u *"_ivl_44", 0 0, L_000001c1107ec0c8;  1 drivers
L_000001c1107ec110 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c1106e2e80_0 .net/2u *"_ivl_48", 3 0, L_000001c1107ec110;  1 drivers
v000001c1106e2f20_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1106a6580_0 .net "ctrl_alu_ctrl", 3 0, v000001c110725570_0;  1 drivers
v000001c1106a6da0_0 .net "ctrl_alu_src", 0 0, v000001c110723d10_0;  1 drivers
v000001c1106a6a80_0 .net "ctrl_branch", 0 0, v000001c110723db0_0;  1 drivers
v000001c1106a6e40_0 .net "ctrl_mem_read", 0 0, v000001c1107240d0_0;  1 drivers
v000001c1106a57c0_0 .net "ctrl_mem_to_reg", 0 0, v000001c110723a90_0;  1 drivers
v000001c1106a7020_0 .net "ctrl_mem_write", 0 0, v000001c110723b30_0;  1 drivers
v000001c1106a5cc0_0 .net "ctrl_reg_write", 0 0, v000001c1107242b0_0;  1 drivers
v000001c1106a7480_0 .net "ex_mem_read_in", 0 0, L_000001c1106a4900;  alias, 1 drivers
v000001c1106a6f80_0 .net "ex_rd_addr_in", 4 0, L_000001c1106a3cc0;  alias, 1 drivers
v000001c110694e10_0 .net "id_alu_ctrl_out", 3 0, L_000001c1107e3900;  alias, 1 drivers
v000001c110695db0_0 .net "id_alu_src_out", 0 0, L_000001c1107e37c0;  alias, 1 drivers
v000001c1106963f0_0 .net "id_branch_out", 0 0, L_000001c1107e2820;  alias, 1 drivers
v000001c110695590_0 .net "id_immediate_out", 31 0, L_000001c1106a3b00;  alias, 1 drivers
v000001c110694eb0_0 .net "id_instruction_in", 31 0, v000001c11074d320_0;  alias, 1 drivers
v000001c110695630_0 .net "id_instruction_out", 31 0, L_000001c1106a3630;  alias, 1 drivers
v000001c1106958b0_0 .net "id_mem_read_out", 0 0, L_000001c1107e4bc0;  alias, 1 drivers
v000001c110695d10_0 .net "id_mem_to_reg_out", 0 0, L_000001c1107e28c0;  alias, 1 drivers
v000001c1106f9e90_0 .net "id_mem_write_out", 0 0, L_000001c1107e3f40;  alias, 1 drivers
v000001c1106fa750_0 .net "id_pc_in", 31 0, v000001c11074c380_0;  alias, 1 drivers
v000001c1106f8db0_0 .net "id_pc_out", 31 0, L_000001c1106a4430;  alias, 1 drivers
v000001c1106f8e50_0 .net "id_pc_plus_4_in", 31 0, v000001c11074cec0_0;  alias, 1 drivers
v000001c1106f8f90_0 .net "id_pc_plus_4_out", 31 0, L_000001c1106a3f60;  alias, 1 drivers
v000001c1106fa2f0_0 .net "id_rd_addr_out", 4 0, L_000001c1106a3860;  alias, 1 drivers
v000001c1106f93f0_0 .net "id_read_data1_out", 31 0, L_000001c1106a3320;  alias, 1 drivers
v000001c110658780_0 .net "id_read_data2_out", 31 0, L_000001c1106a3400;  alias, 1 drivers
v000001c1106580a0_0 .net "id_reg_write_out", 0 0, L_000001c1107e2780;  alias, 1 drivers
v000001c110659680_0 .net "id_rs1_addr_out", 4 0, L_000001c1106a44a0;  alias, 1 drivers
v000001c110657e20_0 .net "id_rs2_addr_out", 4 0, L_000001c1106a4580;  alias, 1 drivers
v000001c110658140_0 .net "immediate", 31 0, v000001c110725390_0;  1 drivers
o000001c110751588 .functor BUFZ 1, C4<z>; HiZ drive
v000001c110658b40_0 .net "pipeline_stall", 0 0, o000001c110751588;  0 drivers
v000001c1107894f0_0 .net "pipeline_stall_out", 0 0, L_000001c1106a32b0;  alias, 1 drivers
v000001c1107887d0_0 .net "rd", 4 0, L_000001c1107e34a0;  1 drivers
v000001c110789090_0 .net "reg_read_data1", 31 0, L_000001c1107e2a00;  1 drivers
v000001c110789c70_0 .net "reg_read_data2", 31 0, L_000001c1107e35e0;  1 drivers
v000001c110789630_0 .net "rs1", 4 0, L_000001c1107e4d00;  1 drivers
v000001c110789ef0_0 .net "rs2", 4 0, L_000001c1107e3e00;  1 drivers
v000001c110788690_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c110788190_0 .net "wb_reg_write_en_in", 0 0, L_000001c1106a4970;  alias, 1 drivers
v000001c110788870_0 .net "wb_write_addr_in", 4 0, L_000001c1106a4c10;  alias, 1 drivers
v000001c110789950_0 .net "wb_write_data_in", 31 0, L_000001c1107e4120;  alias, 1 drivers
L_000001c1107e4d00 .part v000001c11074d320_0, 15, 5;
L_000001c1107e3e00 .part v000001c11074d320_0, 20, 5;
L_000001c1107e34a0 .part v000001c11074d320_0, 7, 5;
L_000001c1107e4bc0 .functor MUXZ 1, v000001c1107240d0_0, L_000001c1107ebf60, o000001c110751588, C4<>;
L_000001c1107e3f40 .functor MUXZ 1, v000001c110723b30_0, L_000001c1107ebfa8, o000001c110751588, C4<>;
L_000001c1107e2780 .functor MUXZ 1, v000001c1107242b0_0, L_000001c1107ebff0, o000001c110751588, C4<>;
L_000001c1107e28c0 .functor MUXZ 1, v000001c110723a90_0, L_000001c1107ec038, o000001c110751588, C4<>;
L_000001c1107e37c0 .functor MUXZ 1, v000001c110723d10_0, L_000001c1107ec080, o000001c110751588, C4<>;
L_000001c1107e2820 .functor MUXZ 1, v000001c110723db0_0, L_000001c1107ec0c8, o000001c110751588, C4<>;
L_000001c1107e3900 .functor MUXZ 4, v000001c110725570_0, L_000001c1107ec110, o000001c110751588, C4<>;
S_000001c11072a5b0 .scope module, "control_unit_inst" "control_unit" 7 81, 8 6 0, S_000001c11072b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c110546760 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c110546798 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c1105467d0 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c110546808 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c110546840 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c110546878 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c1105468b0 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c1105468e8 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c110546920 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c110546958 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c110546990 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c1105469c8 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c110546a00 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c110546a38 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c110546a70 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c110546aa8 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c110546ae0 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c110546b18 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c110546b50 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c110546b88 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c110546bc0 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c110725570_0 .var "ALUCtrl", 3 0;
v000001c110723d10_0 .var "ALUSrc", 0 0;
v000001c110723db0_0 .var "Branch", 0 0;
v000001c1107240d0_0 .var "MemRead", 0 0;
v000001c110723a90_0 .var "MemToReg", 0 0;
v000001c110723b30_0 .var "MemWrite", 0 0;
v000001c1107242b0_0 .var "RegWrite", 0 0;
v000001c110723e50_0 .var "WriteFromPC", 0 0;
v000001c110724350_0 .net "funct3", 2 0, L_000001c1107e3860;  1 drivers
v000001c110724b70_0 .net "funct7", 6 0, L_000001c1107e3ea0;  1 drivers
v000001c110724490_0 .net "instr", 31 0, v000001c11074d320_0;  alias, 1 drivers
v000001c110724c10_0 .net "opcode", 6 0, L_000001c1107e2d20;  1 drivers
E_000001c1106daa30 .event anyedge, v000001c110724c10_0, v000001c110724350_0, v000001c110724b70_0;
L_000001c1107e2d20 .part v000001c11074d320_0, 0, 7;
L_000001c1107e3860 .part v000001c11074d320_0, 12, 3;
L_000001c1107e3ea0 .part v000001c11074d320_0, 25, 7;
S_000001c11072b230 .scope module, "hazard_unit_inst" "hazard_unit" 7 93, 9 1 0, S_000001c11072b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c1106a3a90 .functor AND 1, L_000001c1106a4900, L_000001c1107e49e0, C4<1>, C4<1>;
L_000001c1106a4270 .functor OR 1, L_000001c1107e3720, L_000001c1107e4a80, C4<0>, C4<0>;
L_000001c1106a32b0 .functor AND 1, L_000001c1106a3a90, L_000001c1106a4270, C4<1>, C4<1>;
L_000001c1107ebf18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c110724cb0_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ebf18;  1 drivers
v000001c1107236d0_0 .net *"_ivl_11", 0 0, L_000001c1106a4270;  1 drivers
v000001c110724d50_0 .net *"_ivl_2", 0 0, L_000001c1107e49e0;  1 drivers
v000001c110725430_0 .net *"_ivl_5", 0 0, L_000001c1106a3a90;  1 drivers
v000001c110724df0_0 .net *"_ivl_6", 0 0, L_000001c1107e3720;  1 drivers
v000001c110724e90_0 .net *"_ivl_8", 0 0, L_000001c1107e4a80;  1 drivers
v000001c110723bd0_0 .net "ex_mem_read", 0 0, L_000001c1106a4900;  alias, 1 drivers
v000001c110723770_0 .net "ex_rd_addr", 4 0, L_000001c1106a3cc0;  alias, 1 drivers
v000001c110724fd0_0 .net "id_rs1_addr", 4 0, L_000001c1107e4d00;  alias, 1 drivers
v000001c110723810_0 .net "id_rs2_addr", 4 0, L_000001c1107e3e00;  alias, 1 drivers
v000001c110725070_0 .net "pipeline_stall", 0 0, L_000001c1106a32b0;  alias, 1 drivers
L_000001c1107e49e0 .cmp/ne 5, L_000001c1106a3cc0, L_000001c1107ebf18;
L_000001c1107e3720 .cmp/eq 5, L_000001c1106a3cc0, L_000001c1107e4d00;
L_000001c1107e4a80 .cmp/eq 5, L_000001c1106a3cc0, L_000001c1107e3e00;
S_000001c11072a8d0 .scope module, "imm_gen_inst" "imm_gen" 7 75, 10 2 0, S_000001c11072b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c1104a7930 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c1104a7968 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c1104a79a0 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c1104a79d8 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c1104a7a10 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c1104a7a48 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c1104a7a80 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c1104a7ab8 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c1104a7af0 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c110725390_0 .var "immediate_out", 31 0;
v000001c1107238b0_0 .net "instruction", 31 0, v000001c11074d320_0;  alias, 1 drivers
v000001c110723ef0_0 .net "opcode", 6 0, L_000001c1107e3680;  1 drivers
E_000001c1106da0b0 .event anyedge, v000001c110723ef0_0, v000001c110724490_0;
L_000001c1107e3680 .part v000001c11074d320_0, 0, 7;
S_000001c11072aa60 .scope module, "rf" "reg_file" 7 62, 11 2 0, S_000001c11072b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c1107ebd68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c110723950_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ebd68;  1 drivers
L_000001c1107ebdf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c110724530_0 .net *"_ivl_11", 1 0, L_000001c1107ebdf8;  1 drivers
L_000001c1107ebe40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1107239f0_0 .net/2u *"_ivl_14", 4 0, L_000001c1107ebe40;  1 drivers
v000001c110724030_0 .net *"_ivl_16", 0 0, L_000001c1107e25a0;  1 drivers
L_000001c1107ebe88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c110724670_0 .net/2u *"_ivl_18", 31 0, L_000001c1107ebe88;  1 drivers
v000001c110667410_0 .net *"_ivl_2", 0 0, L_000001c1107e4760;  1 drivers
v000001c1106665b0_0 .net *"_ivl_20", 31 0, L_000001c1107e3d60;  1 drivers
v000001c110667190_0 .net *"_ivl_22", 6 0, L_000001c1107e26e0;  1 drivers
L_000001c1107ebed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1106672d0_0 .net *"_ivl_25", 1 0, L_000001c1107ebed0;  1 drivers
L_000001c1107ebdb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c110666470_0 .net/2u *"_ivl_4", 31 0, L_000001c1107ebdb0;  1 drivers
v000001c110666650_0 .net *"_ivl_6", 31 0, L_000001c1107e3540;  1 drivers
v000001c110666dd0_0 .net *"_ivl_8", 6 0, L_000001c1107e46c0;  1 drivers
v000001c1106666f0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110667550_0 .var/i "i", 31 0;
v000001c110665a70_0 .net "read_addr1", 4 0, L_000001c1107e4d00;  alias, 1 drivers
v000001c110665cf0_0 .net "read_addr2", 4 0, L_000001c1107e3e00;  alias, 1 drivers
v000001c110666790_0 .net "read_data1", 31 0, L_000001c1107e2a00;  alias, 1 drivers
v000001c110666a10_0 .net "read_data2", 31 0, L_000001c1107e35e0;  alias, 1 drivers
v000001c1106e1f80 .array "registers", 31 0, 31 0;
v000001c1106e3c40_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1106e3240_0 .net "write_addr", 4 0, L_000001c1106a4c10;  alias, 1 drivers
v000001c1106e2480_0 .net "write_data", 31 0, L_000001c1107e4120;  alias, 1 drivers
v000001c1106e23e0_0 .net "write_enable", 0 0, L_000001c1106a4970;  alias, 1 drivers
E_000001c1106da5b0 .event posedge, v000001c1106e3c40_0, v000001c1106666f0_0;
L_000001c1107e4760 .cmp/eq 5, L_000001c1107e4d00, L_000001c1107ebd68;
L_000001c1107e3540 .array/port v000001c1106e1f80, L_000001c1107e46c0;
L_000001c1107e46c0 .concat [ 5 2 0 0], L_000001c1107e4d00, L_000001c1107ebdf8;
L_000001c1107e2a00 .functor MUXZ 32, L_000001c1107e3540, L_000001c1107ebdb0, L_000001c1107e4760, C4<>;
L_000001c1107e25a0 .cmp/eq 5, L_000001c1107e3e00, L_000001c1107ebe40;
L_000001c1107e3d60 .array/port v000001c1106e1f80, L_000001c1107e26e0;
L_000001c1107e26e0 .concat [ 5 2 0 0], L_000001c1107e3e00, L_000001c1107ebed0;
L_000001c1107e35e0 .functor MUXZ 32, L_000001c1107e3d60, L_000001c1107ebe88, L_000001c1107e25a0, C4<>;
S_000001c11072abf0 .scope module, "ex_ma" "ex_ma_buffer" 6 257, 12 4 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 12 /OUTPUT 32 "ma_alu_result_out";
    .port_info 13 /OUTPUT 32 "ma_write_data_out";
    .port_info 14 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 15 /OUTPUT 1 "ma_mem_read_out";
    .port_info 16 /OUTPUT 1 "ma_mem_write_out";
    .port_info 17 /OUTPUT 1 "ma_reg_write_out";
    .port_info 18 /OUTPUT 1 "ma_mem_to_reg_out";
v000001c110788cd0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107893b0_0 .net "ex_alu_result_in", 31 0, v000001c1107484b0_0;  alias, 1 drivers
L_000001c1107ec278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110789770_0 .net "ex_branch_in", 0 0, L_000001c1107ec278;  1 drivers
v000001c1107884b0_0 .net "ex_mem_read_in", 0 0, v000001c110747dd0_0;  alias, 1 drivers
v000001c110789f90_0 .net "ex_mem_to_reg_in", 0 0, v000001c110748ff0_0;  alias, 1 drivers
v000001c110788730_0 .net "ex_mem_write_in", 0 0, v000001c110748690_0;  alias, 1 drivers
v000001c1107891d0_0 .net "ex_pc_plus_4_in", 31 0, v000001c110749090_0;  alias, 1 drivers
v000001c1107899f0_0 .net "ex_rd_addr_in", 4 0, v000001c110749130_0;  alias, 1 drivers
v000001c110789130_0 .net "ex_read_data2_in", 31 0, v000001c110747fb0_0;  alias, 1 drivers
v000001c110789d10_0 .net "ex_reg_write_in", 0 0, v000001c110748910_0;  alias, 1 drivers
v000001c110788550_0 .var "ma_alu_result_out", 31 0;
v000001c110788b90_0 .var "ma_mem_read_out", 0 0;
v000001c110789810_0 .var "ma_mem_to_reg_out", 0 0;
v000001c110788d70_0 .var "ma_mem_write_out", 0 0;
v000001c110788910_0 .var "ma_pc_plus_4_out", 31 0;
v000001c110789310_0 .var "ma_rd_addr_out", 4 0;
v000001c1107896d0_0 .var "ma_reg_write_out", 0 0;
v000001c110789a90_0 .var "ma_write_data_out", 31 0;
v000001c110788c30_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c11072ad80 .scope module, "ex_stage" "ins_ex" 6 210, 13 6 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_alu_result_out";
    .port_info 21 /OUTPUT 32 "ex_read_data2_out";
    .port_info 22 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 23 /OUTPUT 1 "ex_mem_read_out";
    .port_info 24 /OUTPUT 1 "ex_mem_write_out";
    .port_info 25 /OUTPUT 1 "ex_reg_write_out";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 27 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 28 /OUTPUT 32 "ex_branch_target_out";
v000001c110748550_0 .net "alu_mux_out_b", 31 0, L_000001c1107e4080;  1 drivers
v000001c1107485f0_0 .net "alu_result", 31 0, v000001c1107898b0_0;  1 drivers
v000001c110748af0_0 .net "branch_taken_comb", 0 0, L_000001c1106a38d0;  1 drivers
v000001c110748730_0 .net "branch_target_comb", 31 0, L_000001c1107e44e0;  1 drivers
v000001c110748cd0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107484b0_0 .var "ex_alu_result_out", 31 0;
v000001c110749270_0 .var "ex_branch_taken_out", 0 0;
v000001c110748870_0 .var "ex_branch_target_out", 31 0;
v000001c110747dd0_0 .var "ex_mem_read_out", 0 0;
v000001c110748ff0_0 .var "ex_mem_to_reg_out", 0 0;
v000001c110748690_0 .var "ex_mem_write_out", 0 0;
v000001c110749090_0 .var "ex_pc_plus_4_out", 31 0;
v000001c110749130_0 .var "ex_rd_addr_out", 4 0;
v000001c110747fb0_0 .var "ex_read_data2_out", 31 0;
v000001c110748910_0 .var "ex_reg_write_out", 0 0;
v000001c110747e70_0 .net "forward_a_in", 1 0, v000001c110745fd0_0;  alias, 1 drivers
v000001c110748050_0 .net "forward_b_in", 1 0, v000001c110746d90_0;  alias, 1 drivers
v000001c1107489b0_0 .net "fwd_data_a", 31 0, L_000001c1107e3ae0;  1 drivers
v000001c1107480f0_0 .net "fwd_data_b", 31 0, L_000001c1107e3c20;  1 drivers
v000001c110748230_0 .net "id_alu_ctrl_in", 3 0, v000001c110746a70_0;  alias, 1 drivers
v000001c110748a50_0 .net "id_alu_src_in", 0 0, v000001c110745530_0;  alias, 1 drivers
v000001c110747bf0_0 .net "id_branch_in", 0 0, v000001c110746930_0;  alias, 1 drivers
v000001c1107457b0_0 .net "id_immediate_in", 31 0, v000001c1107458f0_0;  alias, 1 drivers
v000001c110745f30_0 .net "id_mem_read_in", 0 0, v000001c110747ab0_0;  alias, 1 drivers
v000001c1107471f0_0 .net "id_mem_to_reg_in", 0 0, v000001c1107464d0_0;  alias, 1 drivers
v000001c110745670_0 .net "id_mem_write_in", 0 0, v000001c110747010_0;  alias, 1 drivers
v000001c110745490_0 .net "id_pc_in", 31 0, v000001c110747b50_0;  alias, 1 drivers
v000001c1107469d0_0 .net "id_pc_plus_4_in", 31 0, v000001c110745990_0;  alias, 1 drivers
v000001c110747330_0 .net "id_rd_addr_in", 4 0, v000001c110746bb0_0;  alias, 1 drivers
v000001c1107467f0_0 .net "id_read_data1_in", 31 0, v000001c110747510_0;  alias, 1 drivers
v000001c1107478d0_0 .net "id_read_data2_in", 31 0, v000001c1107455d0_0;  alias, 1 drivers
v000001c110746e30_0 .net "id_reg_write_in", 0 0, v000001c1107461b0_0;  alias, 1 drivers
v000001c110745850_0 .net "mem_forward_data_in", 31 0, L_000001c1106a4b30;  alias, 1 drivers
v000001c1107470b0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c110746cf0_0 .net "wb_forward_data_in", 31 0, L_000001c1106a4a50;  alias, 1 drivers
S_000001c110744d70 .scope module, "alu_inst" "ALU" 13 84, 14 1 0, S_000001c11072ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c1104969e0 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c110496a18 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c110496a50 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c110496a88 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c110496ac0 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c110496af8 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c110496b30 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c110496b68 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c110496ba0 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c110496bd8 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c110496c10 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c110496c48 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c110789b30_0 .net "A", 31 0, L_000001c1107e3ae0;  alias, 1 drivers
v000001c110789450_0 .net "ALU_control", 3 0, v000001c110746a70_0;  alias, 1 drivers
v000001c110789590_0 .net "B", 31 0, L_000001c1107e4080;  alias, 1 drivers
v000001c1107898b0_0 .var "result", 31 0;
E_000001c1106da270 .event anyedge, v000001c110789450_0, v000001c110789b30_0, v000001c110789590_0;
S_000001c110745090 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 76, 15 1 0, S_000001c11072ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c110789bd0_0 .net "alu_src", 0 0, v000001c110745530_0;  alias, 1 drivers
v000001c1107880f0_0 .net "imm", 31 0, v000001c1107458f0_0;  alias, 1 drivers
v000001c1107889b0_0 .net "mux_out", 31 0, L_000001c1107e4080;  alias, 1 drivers
v000001c110789db0_0 .net "rs2", 31 0, L_000001c1107e3c20;  alias, 1 drivers
L_000001c1107e4080 .functor MUXZ 32, L_000001c1107e3c20, v000001c1107458f0_0, v000001c110745530_0, C4<>;
S_000001c110743c40 .scope module, "branch_unit" "branch_logic" 13 92, 16 3 0, S_000001c11072ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c1106a38d0 .functor AND 1, v000001c110746930_0, L_000001c1107e4440, C4<1>, C4<1>;
v000001c110789e50_0 .net "branch_in", 0 0, v000001c110746930_0;  alias, 1 drivers
v000001c110788230_0 .net "branch_taken_out", 0 0, L_000001c1106a38d0;  alias, 1 drivers
v000001c1107885f0_0 .net "branch_target_out", 31 0, L_000001c1107e44e0;  alias, 1 drivers
v000001c110788a50_0 .net "current_pc", 31 0, v000001c110747b50_0;  alias, 1 drivers
v000001c110788af0_0 .net "immediate", 31 0, v000001c1107458f0_0;  alias, 1 drivers
v000001c1107882d0_0 .net "is_equal", 0 0, L_000001c1107e4440;  1 drivers
v000001c110788eb0_0 .net "rs1_data", 31 0, L_000001c1107e3ae0;  alias, 1 drivers
v000001c110788370_0 .net "rs2_data", 31 0, L_000001c1107e3c20;  alias, 1 drivers
L_000001c1107e4440 .cmp/eq 32, L_000001c1107e3ae0, L_000001c1107e3c20;
L_000001c1107e44e0 .arith/sum 32, v000001c110747b50_0, v000001c1107458f0_0;
S_000001c110744410 .scope module, "fwd_mux_a" "forwarding_mux" 13 59, 17 6 0, S_000001c11072ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ec158 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c110788f50_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ec158;  1 drivers
v000001c110788410_0 .net *"_ivl_2", 0 0, L_000001c1107e39a0;  1 drivers
L_000001c1107ec1a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c110788ff0_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ec1a0;  1 drivers
v000001c110789270_0 .net *"_ivl_6", 0 0, L_000001c1107e3a40;  1 drivers
v000001c110748f50_0 .net *"_ivl_8", 31 0, L_000001c1107e2aa0;  1 drivers
v000001c110747c90_0 .net "data_from_mem_stage", 31 0, L_000001c1106a4b30;  alias, 1 drivers
v000001c110748e10_0 .net "data_from_reg_file", 31 0, v000001c110747510_0;  alias, 1 drivers
v000001c110747d30_0 .net "data_from_wb_stage", 31 0, L_000001c1106a4a50;  alias, 1 drivers
v000001c110748190_0 .net "forward_sel", 1 0, v000001c110745fd0_0;  alias, 1 drivers
v000001c110748d70_0 .net "forwarded_data", 31 0, L_000001c1107e3ae0;  alias, 1 drivers
L_000001c1107e39a0 .cmp/eq 2, v000001c110745fd0_0, L_000001c1107ec158;
L_000001c1107e3a40 .cmp/eq 2, v000001c110745fd0_0, L_000001c1107ec1a0;
L_000001c1107e2aa0 .functor MUXZ 32, v000001c110747510_0, L_000001c1106a4b30, L_000001c1107e3a40, C4<>;
L_000001c1107e3ae0 .functor MUXZ 32, L_000001c1107e2aa0, L_000001c1106a4a50, L_000001c1107e39a0, C4<>;
S_000001c110743600 .scope module, "fwd_mux_b" "forwarding_mux" 13 67, 17 6 0, S_000001c11072ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ec1e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c110748410_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ec1e8;  1 drivers
v000001c110748370_0 .net *"_ivl_2", 0 0, L_000001c1107e2dc0;  1 drivers
L_000001c1107ec230 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c110748eb0_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ec230;  1 drivers
v000001c110747f10_0 .net *"_ivl_6", 0 0, L_000001c1107e2e60;  1 drivers
v000001c110748b90_0 .net *"_ivl_8", 31 0, L_000001c1107e3fe0;  1 drivers
v000001c1107487d0_0 .net "data_from_mem_stage", 31 0, L_000001c1106a4b30;  alias, 1 drivers
v000001c110749310_0 .net "data_from_reg_file", 31 0, v000001c1107455d0_0;  alias, 1 drivers
v000001c1107491d0_0 .net "data_from_wb_stage", 31 0, L_000001c1106a4a50;  alias, 1 drivers
v000001c1107482d0_0 .net "forward_sel", 1 0, v000001c110746d90_0;  alias, 1 drivers
v000001c110748c30_0 .net "forwarded_data", 31 0, L_000001c1107e3c20;  alias, 1 drivers
L_000001c1107e2dc0 .cmp/eq 2, v000001c110746d90_0, L_000001c1107ec1e8;
L_000001c1107e2e60 .cmp/eq 2, v000001c110746d90_0, L_000001c1107ec230;
L_000001c1107e3fe0 .functor MUXZ 32, v000001c1107455d0_0, L_000001c1106a4b30, L_000001c1107e2e60, C4<>;
L_000001c1107e3c20 .functor MUXZ 32, L_000001c1107e3fe0, L_000001c1106a4a50, L_000001c1107e2dc0, C4<>;
S_000001c110744a50 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c1106a3a20 .functor BUFZ 32, L_000001c1106a46d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ebd20 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c110747470_0 .net/2u *"_ivl_0", 31 0, L_000001c1107ebd20;  1 drivers
v000001c110745cb0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110745a30_0 .net "instruction_in", 31 0, L_000001c1106a46d0;  alias, 1 drivers
v000001c110746070_0 .net "instruction_out", 31 0, L_000001c1106a3a20;  alias, 1 drivers
v000001c110746430_0 .net "pc_in", 31 0, v000001c110749a40_0;  alias, 1 drivers
v000001c110745b70_0 .net "pc_plus_4_out", 31 0, L_000001c1107e3400;  alias, 1 drivers
v000001c110747790_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
L_000001c1107e3400 .arith/sum 32, v000001c110749a40_0, L_000001c1107ebd20;
S_000001c110743f60 .scope module, "fwd_unit" "forwarding_unit" 6 377, 19 2 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c110746c50_0 .net "ex_rs1_addr", 4 0, v000001c110747a10_0;  alias, 1 drivers
v000001c110745710_0 .net "ex_rs2_addr", 4 0, v000001c110746b10_0;  alias, 1 drivers
v000001c110745fd0_0 .var "forward_a", 1 0;
v000001c110746d90_0 .var "forward_b", 1 0;
v000001c1107466b0_0 .net "mem_rd_addr", 4 0, v000001c110789310_0;  alias, 1 drivers
v000001c110746ed0_0 .net "mem_reg_write", 0 0, v000001c1107896d0_0;  alias, 1 drivers
v000001c110747830_0 .net "wb_rd_addr", 4 0, v000001c11074b480_0;  alias, 1 drivers
v000001c110745d50_0 .net "wb_reg_write", 0 0, v000001c11074ab20_0;  alias, 1 drivers
E_000001c1106da6f0/0 .event anyedge, v000001c1107896d0_0, v000001c110789310_0, v000001c110746c50_0, v000001c110745d50_0;
E_000001c1106da6f0/1 .event anyedge, v000001c110747830_0, v000001c110745710_0;
E_000001c1106da6f0 .event/or E_000001c1106da6f0/0, E_000001c1106da6f0/1;
S_000001c110743790 .scope module, "id_ex" "id_ex_buffer" 6 154, 20 4 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_pc_out";
    .port_info 21 /OUTPUT 32 "ex_read_data1_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 32 "ex_immediate_out";
    .port_info 24 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 25 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 27 /OUTPUT 32 "ex_instruction_out";
    .port_info 28 /OUTPUT 1 "ex_mem_read_out";
    .port_info 29 /OUTPUT 1 "ex_mem_write_out";
    .port_info 30 /OUTPUT 1 "ex_reg_write_out";
    .port_info 31 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 32 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 33 /OUTPUT 1 "ex_Branch_out";
    .port_info 34 /OUTPUT 4 "ex_ALUCtrl_out";
v000001c110746f70_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110746a70_0 .var "ex_ALUCtrl_out", 3 0;
v000001c110745530_0 .var "ex_ALUSrc_out", 0 0;
v000001c110746930_0 .var "ex_Branch_out", 0 0;
v000001c1107464d0_0 .var "ex_MemToReg_out", 0 0;
v000001c1107458f0_0 .var "ex_immediate_out", 31 0;
v000001c110747970_0 .var "ex_instruction_out", 31 0;
v000001c110747ab0_0 .var "ex_mem_read_out", 0 0;
v000001c110747010_0 .var "ex_mem_write_out", 0 0;
v000001c110747b50_0 .var "ex_pc_out", 31 0;
v000001c110745990_0 .var "ex_pc_plus_4_out", 31 0;
v000001c110746bb0_0 .var "ex_rd_addr_out", 4 0;
v000001c110747510_0 .var "ex_read_data1_out", 31 0;
v000001c1107455d0_0 .var "ex_read_data2_out", 31 0;
v000001c1107461b0_0 .var "ex_reg_write_out", 0 0;
v000001c110747a10_0 .var "ex_rs1_addr_out", 4 0;
v000001c110746b10_0 .var "ex_rs2_addr_out", 4 0;
v000001c110745ad0_0 .net "id_ALUCtrl_in", 3 0, L_000001c1107e3900;  alias, 1 drivers
v000001c110747150_0 .net "id_ALUSrc_in", 0 0, L_000001c1107e37c0;  alias, 1 drivers
v000001c110747290_0 .net "id_Branch_in", 0 0, L_000001c1107e2820;  alias, 1 drivers
v000001c110745c10_0 .net "id_MemToReg_in", 0 0, L_000001c1107e28c0;  alias, 1 drivers
v000001c110745df0_0 .net "id_immediate_in", 31 0, L_000001c1106a3b00;  alias, 1 drivers
v000001c1107473d0_0 .net "id_instruction_in", 31 0, L_000001c1106a3630;  alias, 1 drivers
v000001c1107475b0_0 .net "id_mem_read_in", 0 0, L_000001c1107e4bc0;  alias, 1 drivers
v000001c110746890_0 .net "id_mem_write_in", 0 0, L_000001c1107e3f40;  alias, 1 drivers
v000001c110745e90_0 .net "id_pc_in", 31 0, L_000001c1106a4430;  alias, 1 drivers
v000001c110746110_0 .net "id_pc_plus_4_in", 31 0, L_000001c1106a3f60;  alias, 1 drivers
v000001c110746250_0 .net "id_rd_addr_in", 4 0, L_000001c1106a3860;  alias, 1 drivers
v000001c110746570_0 .net "id_read_data1_in", 31 0, L_000001c1106a3320;  alias, 1 drivers
v000001c110747650_0 .net "id_read_data2_in", 31 0, L_000001c1106a3400;  alias, 1 drivers
v000001c1107462f0_0 .net "id_reg_write_in", 0 0, L_000001c1107e2780;  alias, 1 drivers
v000001c1107476f0_0 .net "id_rs1_addr_in", 4 0, L_000001c1106a44a0;  alias, 1 drivers
v000001c110746750_0 .net "id_rs2_addr_in", 4 0, L_000001c1106a4580;  alias, 1 drivers
v000001c110746390_0 .net "pipeline_stall", 0 0, L_000001c1106a32b0;  alias, 1 drivers
v000001c110746610_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110743dd0 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c11074c2e0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11074d320_0 .var "id_instruction_out", 31 0;
v000001c11074c380_0 .var "id_pc_out", 31 0;
v000001c11074cec0_0 .var "id_pc_plus_4_out", 31 0;
v000001c11074c4c0_0 .net "if_instruction_in", 31 0, L_000001c1106a46d0;  alias, 1 drivers
v000001c11074bca0_0 .net "if_pc_in", 31 0, v000001c110749a40_0;  alias, 1 drivers
v000001c11074d140_0 .net "if_pc_plus_4_in", 31 0, L_000001c1107e3400;  alias, 1 drivers
v000001c11074bd40_0 .net "pipeline_stall", 0 0, L_000001c1106a32b0;  alias, 1 drivers
v000001c11074c7e0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110744f00 .scope module, "mem_stage" "ins_mem" 6 293, 22 8 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 32 "mem_read_data_in";
    .port_info 11 /OUTPUT 32 "mem_address_out";
    .port_info 12 /OUTPUT 32 "mem_write_data_out";
    .port_info 13 /OUTPUT 1 "mem_read_en_out";
    .port_info 14 /OUTPUT 1 "mem_write_en_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 32 "read_data_out";
    .port_info 17 /OUTPUT 5 "rd_addr_out";
    .port_info 18 /OUTPUT 32 "pc_plus_4_out";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
v000001c11074bde0_0 .net "alu_result_in", 31 0, v000001c110788550_0;  alias, 1 drivers
v000001c11074c600_0 .var "alu_result_out", 31 0;
v000001c11074cce0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11074c9c0_0 .var "mem_address_out", 31 0;
v000001c11074c100_0 .net "mem_read_data_in", 31 0, L_000001c1107e2640;  alias, 1 drivers
v000001c11074cba0_0 .var "mem_read_en_out", 0 0;
v000001c11074c1a0_0 .net "mem_read_in", 0 0, v000001c110788b90_0;  alias, 1 drivers
v000001c11074be80_0 .net "mem_to_reg_in", 0 0, v000001c110789810_0;  alias, 1 drivers
v000001c11074d0a0_0 .var "mem_to_reg_out", 0 0;
v000001c11074bfc0_0 .var "mem_write_data_out", 31 0;
v000001c11074d000_0 .var "mem_write_en_out", 0 0;
v000001c11074c060_0 .net "mem_write_in", 0 0, v000001c110788d70_0;  alias, 1 drivers
v000001c11074bf20_0 .net "pc_plus_4_in", 31 0, v000001c110788910_0;  alias, 1 drivers
v000001c11074ce20_0 .var "pc_plus_4_out", 31 0;
v000001c11074c240_0 .net "rd_addr_in", 4 0, v000001c110789310_0;  alias, 1 drivers
v000001c11074d1e0_0 .var "rd_addr_out", 4 0;
v000001c11074c560_0 .var "read_data_out", 31 0;
v000001c11074c6a0_0 .net "reg_write_in", 0 0, v000001c1107896d0_0;  alias, 1 drivers
v000001c11074c740_0 .var "reg_write_out", 0 0;
v000001c11074c880_0 .net "rs2_data_in", 31 0, v000001c110789a90_0;  alias, 1 drivers
v000001c11074c920_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107445a0 .scope module, "mem_wb" "mem_wb_buffer" 6 331, 23 3 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_alu_result_out";
    .port_info 9 /OUTPUT 32 "wb_read_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 12 /OUTPUT 1 "wb_reg_write_out";
    .port_info 13 /OUTPUT 1 "wb_mem_to_reg_out";
v000001c11074ca60_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11074cb00_0 .net "mem_alu_result_in", 31 0, v000001c11074c600_0;  alias, 1 drivers
v000001c11074cc40_0 .net "mem_mem_to_reg_in", 0 0, v000001c11074d0a0_0;  alias, 1 drivers
v000001c11074cd80_0 .net "mem_pc_plus_4_in", 31 0, v000001c11074ce20_0;  alias, 1 drivers
v000001c11074cf60_0 .net "mem_rd_addr_in", 4 0, v000001c11074d1e0_0;  alias, 1 drivers
v000001c11074d280_0 .net "mem_read_data_in", 31 0, v000001c11074c560_0;  alias, 1 drivers
v000001c1107495e0_0 .net "mem_reg_write_in", 0 0, v000001c11074c740_0;  alias, 1 drivers
v000001c110749720_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c11074a440_0 .var "wb_alu_result_out", 31 0;
v000001c11074a260_0 .var "wb_mem_to_reg_out", 0 0;
v000001c11074b200_0 .var "wb_pc_plus_4_out", 31 0;
v000001c11074b480_0 .var "wb_rd_addr_out", 4 0;
v000001c11074bb60_0 .var "wb_read_data_out", 31 0;
v000001c11074ab20_0 .var "wb_reg_write_out", 0 0;
S_000001c110744280 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c11074bc00_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110749f40_0 .net "pc_in", 31 0, L_000001c1107e3360;  alias, 1 drivers
v000001c110749a40_0 .var "pc_out", 31 0;
v000001c11074a080_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
E_000001c1106db7f0 .event posedge, v000001c1106666f0_0;
S_000001c1107440f0 .scope module, "wb_stage" "ins_wb" 6 354, 25 8 0, S_000001c11072a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_write_data_out";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 10 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c1106a4c10 .functor BUFZ 5, v000001c11074b480_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c1106a4970 .functor BUFZ 1, v000001c11074ab20_0, C4<0>, C4<0>, C4<0>;
v000001c11074a120_0 .net "alu_result_in", 31 0, v000001c11074a440_0;  alias, 1 drivers
v000001c11074ada0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110749540_0 .net "mem_to_reg_in", 0 0, v000001c11074a260_0;  alias, 1 drivers
v000001c11074ac60_0 .net "pc_plus_4_in", 31 0, v000001c11074b200_0;  alias, 1 drivers
v000001c1107494a0_0 .net "rd_addr_in", 4 0, v000001c11074b480_0;  alias, 1 drivers
v000001c110749fe0_0 .net "read_data_in", 31 0, v000001c11074bb60_0;  alias, 1 drivers
v000001c11074a940_0 .net "reg_write_in", 0 0, v000001c11074ab20_0;  alias, 1 drivers
v000001c1107497c0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c110749680_0 .net "wb_rd_addr_out", 4 0, L_000001c1106a4c10;  alias, 1 drivers
v000001c11074a1c0_0 .net "wb_reg_write_en_out", 0 0, L_000001c1106a4970;  alias, 1 drivers
v000001c11074b2a0_0 .net "wb_write_data_out", 31 0, L_000001c1107e4120;  alias, 1 drivers
L_000001c1107e4120 .functor MUXZ 32, v000001c11074a440_0, v000001c11074bb60_0, v000001c11074a260_0, C4<>;
S_000001c110744730 .scope module, "core1" "riscv_core" 5 126, 6 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c1106a4ba0 .functor BUFZ 32, v000001c110799e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055f020 .functor BUFZ 5, v000001c11078f340_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085d360 .functor BUFZ 1, v000001c11078fde0_0, C4<0>, C4<0>, C4<0>;
L_000001c11085ba00 .functor BUFZ 32, v000001c1107907e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085cbf0 .functor BUFZ 32, L_000001c11084d960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c110799460_0 .net *"_ivl_0", 31 0, L_000001c1107e41c0;  1 drivers
v000001c11079ac20_0 .net "branch_taken", 0 0, v000001c110794960_0;  1 drivers
v000001c110799960_0 .net "branch_target", 31 0, v000001c1107957c0_0;  1 drivers
v000001c11079a900_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110799140_0 .net "curr_pc", 31 0, v000001c110799e60_0;  1 drivers
v000001c11079ae00_0 .net "dmem_address_out", 31 0, v000001c110797980_0;  alias, 1 drivers
v000001c110799640_0 .net "dmem_read_data_in", 31 0, L_000001c1107e4800;  alias, 1 drivers
v000001c110799500_0 .net "dmem_read_en_out", 0 0, v000001c110798600_0;  alias, 1 drivers
v000001c110799a00_0 .net "dmem_write_data_out", 31 0, v000001c110797b60_0;  alias, 1 drivers
v000001c11079a680_0 .net "dmem_write_en_out", 0 0, v000001c110797fc0_0;  alias, 1 drivers
v000001c110799780_0 .net "ex_alu_ctrl_in", 3 0, v000001c110794fa0_0;  1 drivers
v000001c110799280_0 .net "ex_alu_result_out", 31 0, v000001c110796760_0;  1 drivers
v000001c110799aa0_0 .net "ex_alu_src_in", 0 0, v000001c1107954a0_0;  1 drivers
v000001c11079b1c0_0 .net "ex_branch_in", 0 0, v000001c110794a00_0;  1 drivers
v000001c11079a2c0_0 .net "ex_immediate_in", 31 0, v000001c110796120_0;  1 drivers
v000001c1107995a0_0 .net "ex_instruction_in", 31 0, v000001c110795680_0;  1 drivers
v000001c11079b080_0 .net "ex_mem_read_feedback", 0 0, L_000001c11085d360;  1 drivers
v000001c110799820_0 .net "ex_mem_read_in", 0 0, v000001c110796260_0;  1 drivers
v000001c110799fa0_0 .net "ex_mem_read_out", 0 0, v000001c110795220_0;  1 drivers
v000001c11079a9a0_0 .net "ex_mem_to_reg_in", 0 0, v000001c110794b40_0;  1 drivers
v000001c11079b440_0 .net "ex_mem_to_reg_out", 0 0, v000001c110794140_0;  1 drivers
v000001c11079a220_0 .net "ex_mem_write_in", 0 0, v000001c1107963a0_0;  1 drivers
v000001c11079a7c0_0 .net "ex_mem_write_out", 0 0, v000001c110794be0_0;  1 drivers
v000001c11079acc0_0 .net "ex_pc_in", 31 0, v000001c110796580_0;  1 drivers
v000001c11079b3a0_0 .net "ex_pc_plus_4_in", 31 0, v000001c110796620_0;  1 drivers
v000001c1107998c0_0 .net "ex_pc_plus_4_out", 31 0, v000001c1107961c0_0;  1 drivers
v000001c11079a4a0_0 .net "ex_rd_addr_in", 4 0, v000001c1107966c0_0;  1 drivers
v000001c11079aa40_0 .net "ex_rd_addr_out", 4 0, v000001c110794dc0_0;  1 drivers
v000001c110799b40_0 .net "ex_rd_feedback", 4 0, L_000001c11055f020;  1 drivers
v000001c110799be0_0 .net "ex_read_data1_in", 31 0, v000001c110796ee0_0;  1 drivers
v000001c110799c80_0 .net "ex_read_data2_in", 31 0, v000001c1107989c0_0;  1 drivers
v000001c110799dc0_0 .net "ex_read_data2_out", 31 0, v000001c110794d20_0;  1 drivers
v000001c11079a040_0 .net "ex_reg_write_in", 0 0, v000001c1107986a0_0;  1 drivers
v000001c11079a0e0_0 .net "ex_reg_write_out", 0 0, v000001c1107950e0_0;  1 drivers
v000001c11079b300_0 .net "ex_rs1_addr_in", 4 0, v000001c110796e40_0;  1 drivers
v000001c11079a180_0 .net "ex_rs2_addr_in", 4 0, v000001c110796c60_0;  1 drivers
v000001c11079b620_0 .net "forward_a", 1 0, v000001c110795d60_0;  1 drivers
v000001c11079ad60_0 .net "forward_b", 1 0, v000001c110794aa0_0;  1 drivers
v000001c11079a360_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084c4c0;  1 drivers
v000001c11079a400_0 .net "id_alu_src_out", 0 0, L_000001c11084c920;  1 drivers
v000001c11079a540_0 .net "id_branch_out", 0 0, L_000001c11084c060;  1 drivers
v000001c11079a720_0 .net "id_immediate_out", 31 0, L_000001c11055df80;  1 drivers
v000001c11079b260_0 .net "id_instruction_debug_out", 31 0, L_000001c11055e450;  1 drivers
v000001c11079b6c0_0 .net "id_instruction_in", 31 0, v000001c110797200_0;  1 drivers
v000001c11079b760_0 .net "id_mem_read_out", 0 0, L_000001c1107e52a0;  1 drivers
v000001c11079bda0_0 .net "id_mem_to_reg_out", 0 0, L_000001c1107e5840;  1 drivers
v000001c11079bd00_0 .net "id_mem_write_out", 0 0, L_000001c1107e5520;  1 drivers
v000001c11079bbc0_0 .net "id_pc_in", 31 0, v000001c110797ca0_0;  1 drivers
v000001c11079b9e0_0 .net "id_pc_out_pass", 31 0, L_000001c11055d1f0;  1 drivers
v000001c11079c020_0 .net "id_pc_plus_4_in", 31 0, v000001c110797480_0;  1 drivers
v000001c11079bc60_0 .net "id_pc_plus_4_out", 31 0, L_000001c11055db20;  1 drivers
v000001c11079bf80_0 .net "id_rd_addr_out", 4 0, L_000001c11055e1b0;  1 drivers
v000001c11079be40_0 .net "id_read_data1_out", 31 0, L_000001c11055d650;  1 drivers
v000001c11079bee0_0 .net "id_read_data2_out", 31 0, L_000001c11055dce0;  1 drivers
v000001c11079b940_0 .net "id_reg_write_out", 0 0, L_000001c1107e5700;  1 drivers
v000001c11079ba80_0 .net "id_rs1_addr_out", 4 0, L_000001c11055e0d0;  1 drivers
v000001c11079bb20_0 .net "id_rs2_addr_out", 4 0, L_000001c11055e140;  1 drivers
v000001c11079f0d0_0 .net "if_instruction_in", 31 0, L_000001c1106a49e0;  1 drivers
v000001c11079fe90_0 .net "imem_address_out", 31 0, L_000001c1106a4ba0;  alias, 1 drivers
v000001c11079fdf0_0 .net "imem_data_in", 31 0, L_000001c1106a3da0;  alias, 1 drivers
v000001c11079e950_0 .net "ma_alu_result_out", 31 0, v000001c1107907e0_0;  1 drivers
v000001c1107a0430_0 .net "ma_mem_read_out", 0 0, v000001c11078fde0_0;  1 drivers
v000001c1107a1010_0 .net "ma_mem_to_reg_out", 0 0, v000001c11078f520_0;  1 drivers
v000001c1107a10b0_0 .net "ma_mem_write_out", 0 0, v000001c110790240_0;  1 drivers
v000001c11079ec70_0 .net "ma_pc_plus_4_out", 31 0, v000001c11078e440_0;  1 drivers
v000001c11079f3f0_0 .net "ma_rd_addr_out", 4 0, v000001c11078f340_0;  1 drivers
v000001c1107a06b0_0 .net "ma_reg_write_out", 0 0, v000001c11078f660_0;  1 drivers
v000001c11079fcb0_0 .net "ma_write_data_out", 31 0, v000001c1107902e0_0;  1 drivers
v000001c11079eef0_0 .net "mem_alu_result_to_wb", 31 0, v000001c110798a60_0;  1 drivers
v000001c11079ebd0_0 .net "mem_forward_data", 31 0, L_000001c11085ba00;  1 drivers
v000001c11079f530_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c110796d00_0;  1 drivers
v000001c1107a07f0_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c1107973e0_0;  1 drivers
v000001c1107a0390_0 .net "mem_rd_addr_to_wb", 4 0, v000001c110798060_0;  1 drivers
v000001c11079f210_0 .net "mem_read_data_to_wb", 31 0, v000001c110798880_0;  1 drivers
v000001c1107a04d0_0 .net "mem_reg_write_to_wb", 0 0, v000001c110798380_0;  1 drivers
v000001c1107a0cf0_0 .net "next_pc", 31 0, L_000001c1107e4f80;  1 drivers
v000001c1107a01b0_0 .net "pc_plus_4", 31 0, L_000001c1107e5660;  1 drivers
v000001c11079fb70_0 .net "pipeline_stall", 0 0, L_000001c11055ea00;  1 drivers
v000001c1107a09d0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c11079ed10_0 .net "wb_alu_result_in", 31 0, v000001c110796940_0;  1 drivers
v000001c11079fad0_0 .net "wb_forward_data", 31 0, L_000001c11085cbf0;  1 drivers
v000001c1107a0570_0 .net "wb_mem_to_reg_in", 0 0, v000001c1107969e0_0;  1 drivers
v000001c11079f170_0 .net "wb_pc_plus_4_in", 31 0, v000001c110799f00_0;  1 drivers
v000001c1107a0e30_0 .net "wb_rd_addr_in", 4 0, v000001c1107991e0_0;  1 drivers
v000001c1107a0d90_0 .net "wb_rd_feedback", 4 0, L_000001c11085bd80;  1 drivers
v000001c11079ef90_0 .net "wb_read_data_in", 31 0, v000001c11079a5e0_0;  1 drivers
v000001c11079f2b0_0 .net "wb_reg_write_feedback", 0 0, L_000001c11085d050;  1 drivers
v000001c11079e9f0_0 .net "wb_reg_write_in", 0 0, v000001c11079b4e0_0;  1 drivers
v000001c11079ffd0_0 .net "wb_write_data_feedback", 31 0, L_000001c11084d960;  1 drivers
L_000001c1107e41c0 .functor MUXZ 32, L_000001c1107e5660, v000001c110799e60_0, L_000001c11055ea00, C4<>;
L_000001c1107e4f80 .functor MUXZ 32, L_000001c1107e41c0, v000001c1107957c0_0, v000001c110794960_0, C4<>;
S_000001c110743920 .scope module, "decode_stage" "ins_decode" 6 104, 7 3 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
L_000001c11055db20 .functor BUFZ 32, v000001c110797480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055d1f0 .functor BUFZ 32, v000001c110797ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055d650 .functor BUFZ 32, L_000001c1107e5980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055dce0 .functor BUFZ 32, L_000001c1107e4ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055df80 .functor BUFZ 32, v000001c11078d310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11055e0d0 .functor BUFZ 5, L_000001c1107e53e0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11055e140 .functor BUFZ 5, L_000001c1107e5340, C4<00000>, C4<00000>, C4<00000>;
L_000001c11055e1b0 .functor BUFZ 5, L_000001c1107e5c00, C4<00000>, C4<00000>, C4<00000>;
L_000001c11055e450 .functor BUFZ 32, v000001c110797200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ec500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c11078dd10_0 .net/2u *"_ivl_24", 0 0, L_000001c1107ec500;  1 drivers
L_000001c1107ec548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110791aa0_0 .net/2u *"_ivl_28", 0 0, L_000001c1107ec548;  1 drivers
L_000001c1107ec590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110791b40_0 .net/2u *"_ivl_32", 0 0, L_000001c1107ec590;  1 drivers
L_000001c1107ec5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110790d80_0 .net/2u *"_ivl_36", 0 0, L_000001c1107ec5d8;  1 drivers
L_000001c1107ec620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110791780_0 .net/2u *"_ivl_40", 0 0, L_000001c1107ec620;  1 drivers
L_000001c1107ec668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c110790c40_0 .net/2u *"_ivl_44", 0 0, L_000001c1107ec668;  1 drivers
L_000001c1107ec6b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c110790ba0_0 .net/2u *"_ivl_48", 3 0, L_000001c1107ec6b0;  1 drivers
v000001c110790ce0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110791640_0 .net "ctrl_alu_ctrl", 3 0, v000001c11078b510_0;  1 drivers
v000001c1107915a0_0 .net "ctrl_alu_src", 0 0, v000001c11078ad90_0;  1 drivers
v000001c110790e20_0 .net "ctrl_branch", 0 0, v000001c11078a610_0;  1 drivers
v000001c110790920_0 .net "ctrl_mem_read", 0 0, v000001c11078b790_0;  1 drivers
v000001c110790ec0_0 .net "ctrl_mem_to_reg", 0 0, v000001c11078aa70_0;  1 drivers
v000001c110791320_0 .net "ctrl_mem_write", 0 0, v000001c11078ae30_0;  1 drivers
v000001c110791e60_0 .net "ctrl_reg_write", 0 0, v000001c11078c370_0;  1 drivers
v000001c110790f60_0 .net "ex_mem_read_in", 0 0, L_000001c11085d360;  alias, 1 drivers
v000001c110791dc0_0 .net "ex_rd_addr_in", 4 0, L_000001c11055f020;  alias, 1 drivers
v000001c1107913c0_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084c4c0;  alias, 1 drivers
v000001c110791f00_0 .net "id_alu_src_out", 0 0, L_000001c11084c920;  alias, 1 drivers
v000001c1107911e0_0 .net "id_branch_out", 0 0, L_000001c11084c060;  alias, 1 drivers
v000001c110791000_0 .net "id_immediate_out", 31 0, L_000001c11055df80;  alias, 1 drivers
v000001c1107916e0_0 .net "id_instruction_in", 31 0, v000001c110797200_0;  alias, 1 drivers
v000001c110791be0_0 .net "id_instruction_out", 31 0, L_000001c11055e450;  alias, 1 drivers
v000001c110790a60_0 .net "id_mem_read_out", 0 0, L_000001c1107e52a0;  alias, 1 drivers
v000001c1107918c0_0 .net "id_mem_to_reg_out", 0 0, L_000001c1107e5840;  alias, 1 drivers
v000001c110791460_0 .net "id_mem_write_out", 0 0, L_000001c1107e5520;  alias, 1 drivers
v000001c110791fa0_0 .net "id_pc_in", 31 0, v000001c110797ca0_0;  alias, 1 drivers
v000001c110791500_0 .net "id_pc_out", 31 0, L_000001c11055d1f0;  alias, 1 drivers
v000001c1107910a0_0 .net "id_pc_plus_4_in", 31 0, v000001c110797480_0;  alias, 1 drivers
v000001c110791c80_0 .net "id_pc_plus_4_out", 31 0, L_000001c11055db20;  alias, 1 drivers
v000001c110791140_0 .net "id_rd_addr_out", 4 0, L_000001c11055e1b0;  alias, 1 drivers
v000001c1107909c0_0 .net "id_read_data1_out", 31 0, L_000001c11055d650;  alias, 1 drivers
v000001c110791d20_0 .net "id_read_data2_out", 31 0, L_000001c11055dce0;  alias, 1 drivers
v000001c110791820_0 .net "id_reg_write_out", 0 0, L_000001c1107e5700;  alias, 1 drivers
v000001c110791960_0 .net "id_rs1_addr_out", 4 0, L_000001c11055e0d0;  alias, 1 drivers
v000001c110791280_0 .net "id_rs2_addr_out", 4 0, L_000001c11055e140;  alias, 1 drivers
v000001c110791a00_0 .net "immediate", 31 0, v000001c11078d310_0;  1 drivers
o000001c110755f68 .functor BUFZ 1, C4<z>; HiZ drive
v000001c110790b00_0 .net "pipeline_stall", 0 0, o000001c110755f68;  0 drivers
v000001c11078f200_0 .net "pipeline_stall_out", 0 0, L_000001c11055ea00;  alias, 1 drivers
v000001c11078fb60_0 .net "rd", 4 0, L_000001c1107e5c00;  1 drivers
v000001c11078e9e0_0 .net "reg_read_data1", 31 0, L_000001c1107e5980;  1 drivers
v000001c11078fc00_0 .net "reg_read_data2", 31 0, L_000001c1107e4ee0;  1 drivers
v000001c11078f3e0_0 .net "rs1", 4 0, L_000001c1107e53e0;  1 drivers
v000001c11078f8e0_0 .net "rs2", 4 0, L_000001c1107e5340;  1 drivers
v000001c110790420_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107901a0_0 .net "wb_reg_write_en_in", 0 0, L_000001c11085d050;  alias, 1 drivers
v000001c110790880_0 .net "wb_write_addr_in", 4 0, L_000001c11085bd80;  alias, 1 drivers
v000001c11078fac0_0 .net "wb_write_data_in", 31 0, L_000001c11084d960;  alias, 1 drivers
L_000001c1107e53e0 .part v000001c110797200_0, 15, 5;
L_000001c1107e5340 .part v000001c110797200_0, 20, 5;
L_000001c1107e5c00 .part v000001c110797200_0, 7, 5;
L_000001c1107e52a0 .functor MUXZ 1, v000001c11078b790_0, L_000001c1107ec500, o000001c110755f68, C4<>;
L_000001c1107e5520 .functor MUXZ 1, v000001c11078ae30_0, L_000001c1107ec548, o000001c110755f68, C4<>;
L_000001c1107e5700 .functor MUXZ 1, v000001c11078c370_0, L_000001c1107ec590, o000001c110755f68, C4<>;
L_000001c1107e5840 .functor MUXZ 1, v000001c11078aa70_0, L_000001c1107ec5d8, o000001c110755f68, C4<>;
L_000001c11084c920 .functor MUXZ 1, v000001c11078ad90_0, L_000001c1107ec620, o000001c110755f68, C4<>;
L_000001c11084c060 .functor MUXZ 1, v000001c11078a610_0, L_000001c1107ec668, o000001c110755f68, C4<>;
L_000001c11084c4c0 .functor MUXZ 4, v000001c11078b510_0, L_000001c1107ec6b0, o000001c110755f68, C4<>;
S_000001c110743ab0 .scope module, "control_unit_inst" "control_unit" 7 81, 8 6 0, S_000001c110743920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c1104bccb0 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c1104bcce8 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c1104bcd20 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c1104bcd58 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c1104bcd90 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c1104bcdc8 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c1104bce00 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c1104bce38 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c1104bce70 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c1104bcea8 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c1104bcee0 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c1104bcf18 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c1104bcf50 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c1104bcf88 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c1104bcfc0 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c1104bcff8 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c1104bd030 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c1104bd068 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c1104bd0a0 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c1104bd0d8 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c1104bd110 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c11078b510_0 .var "ALUCtrl", 3 0;
v000001c11078ad90_0 .var "ALUSrc", 0 0;
v000001c11078a610_0 .var "Branch", 0 0;
v000001c11078b790_0 .var "MemRead", 0 0;
v000001c11078aa70_0 .var "MemToReg", 0 0;
v000001c11078ae30_0 .var "MemWrite", 0 0;
v000001c11078c370_0 .var "RegWrite", 0 0;
v000001c11078a6b0_0 .var "WriteFromPC", 0 0;
v000001c11078a750_0 .net "funct3", 2 0, L_000001c1107e55c0;  1 drivers
v000001c11078b010_0 .net "funct7", 6 0, L_000001c1107e58e0;  1 drivers
v000001c11078a7f0_0 .net "instr", 31 0, v000001c110797200_0;  alias, 1 drivers
v000001c11078b470_0 .net "opcode", 6 0, L_000001c1107e5200;  1 drivers
E_000001c1106db3b0 .event anyedge, v000001c11078b470_0, v000001c11078a750_0, v000001c11078b010_0;
L_000001c1107e5200 .part v000001c110797200_0, 0, 7;
L_000001c1107e55c0 .part v000001c110797200_0, 12, 3;
L_000001c1107e58e0 .part v000001c110797200_0, 25, 7;
S_000001c110744be0 .scope module, "hazard_unit_inst" "hazard_unit" 7 93, 9 1 0, S_000001c110743920;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c1106a4ac0 .functor AND 1, L_000001c11085d360, L_000001c1107e5ac0, C4<1>, C4<1>;
L_000001c11055e8b0 .functor OR 1, L_000001c1107e5b60, L_000001c1107e50c0, C4<0>, C4<0>;
L_000001c11055ea00 .functor AND 1, L_000001c1106a4ac0, L_000001c11055e8b0, C4<1>, C4<1>;
L_000001c1107ec4b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c11078b5b0_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ec4b8;  1 drivers
v000001c11078b650_0 .net *"_ivl_11", 0 0, L_000001c11055e8b0;  1 drivers
v000001c11078cc30_0 .net *"_ivl_2", 0 0, L_000001c1107e5ac0;  1 drivers
v000001c11078dbd0_0 .net *"_ivl_5", 0 0, L_000001c1106a4ac0;  1 drivers
v000001c11078d950_0 .net *"_ivl_6", 0 0, L_000001c1107e5b60;  1 drivers
v000001c11078cb90_0 .net *"_ivl_8", 0 0, L_000001c1107e50c0;  1 drivers
v000001c11078def0_0 .net "ex_mem_read", 0 0, L_000001c11085d360;  alias, 1 drivers
v000001c11078ddb0_0 .net "ex_rd_addr", 4 0, L_000001c11055f020;  alias, 1 drivers
v000001c11078d590_0 .net "id_rs1_addr", 4 0, L_000001c1107e53e0;  alias, 1 drivers
v000001c11078ccd0_0 .net "id_rs2_addr", 4 0, L_000001c1107e5340;  alias, 1 drivers
v000001c11078d8b0_0 .net "pipeline_stall", 0 0, L_000001c11055ea00;  alias, 1 drivers
L_000001c1107e5ac0 .cmp/ne 5, L_000001c11055f020, L_000001c1107ec4b8;
L_000001c1107e5b60 .cmp/eq 5, L_000001c11055f020, L_000001c1107e53e0;
L_000001c1107e50c0 .cmp/eq 5, L_000001c11055f020, L_000001c1107e5340;
S_000001c1107448c0 .scope module, "imm_gen_inst" "imm_gen" 7 75, 10 2 0, S_000001c110743920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c1104bd150 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c1104bd188 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c1104bd1c0 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c1104bd1f8 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c1104bd230 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c1104bd268 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c1104bd2a0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c1104bd2d8 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c1104bd310 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c11078d310_0 .var "immediate_out", 31 0;
v000001c11078d3b0_0 .net "instruction", 31 0, v000001c110797200_0;  alias, 1 drivers
v000001c11078caf0_0 .net "opcode", 6 0, L_000001c1107e5a20;  1 drivers
E_000001c1106db0b0 .event anyedge, v000001c11078caf0_0, v000001c11078a7f0_0;
L_000001c1107e5a20 .part v000001c110797200_0, 0, 7;
S_000001c110745220 .scope module, "rf" "reg_file" 7 62, 11 2 0, S_000001c110743920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c1107ec308 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c11078de50_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ec308;  1 drivers
L_000001c1107ec398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c11078cff0_0 .net *"_ivl_11", 1 0, L_000001c1107ec398;  1 drivers
L_000001c1107ec3e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c11078c9b0_0 .net/2u *"_ivl_14", 4 0, L_000001c1107ec3e0;  1 drivers
v000001c11078d9f0_0 .net *"_ivl_16", 0 0, L_000001c1107e5020;  1 drivers
L_000001c1107ec428 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c11078d630_0 .net/2u *"_ivl_18", 31 0, L_000001c1107ec428;  1 drivers
v000001c11078c910_0 .net *"_ivl_2", 0 0, L_000001c1107e5160;  1 drivers
v000001c11078ceb0_0 .net *"_ivl_20", 31 0, L_000001c1107e57a0;  1 drivers
v000001c11078d450_0 .net *"_ivl_22", 6 0, L_000001c1107e5480;  1 drivers
L_000001c1107ec470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c11078cd70_0 .net *"_ivl_25", 1 0, L_000001c1107ec470;  1 drivers
L_000001c1107ec350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c11078df90_0 .net/2u *"_ivl_4", 31 0, L_000001c1107ec350;  1 drivers
v000001c11078d810_0 .net *"_ivl_6", 31 0, L_000001c1107e4e40;  1 drivers
v000001c11078ca50_0 .net *"_ivl_8", 6 0, L_000001c1107e4da0;  1 drivers
v000001c11078d090_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11078d4f0_0 .var/i "i", 31 0;
v000001c11078db30_0 .net "read_addr1", 4 0, L_000001c1107e53e0;  alias, 1 drivers
v000001c11078ce10_0 .net "read_addr2", 4 0, L_000001c1107e5340;  alias, 1 drivers
v000001c11078cf50_0 .net "read_data1", 31 0, L_000001c1107e5980;  alias, 1 drivers
v000001c11078d130_0 .net "read_data2", 31 0, L_000001c1107e4ee0;  alias, 1 drivers
v000001c11078d1d0 .array "registers", 31 0, 31 0;
v000001c11078d270_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c11078d6d0_0 .net "write_addr", 4 0, L_000001c11085bd80;  alias, 1 drivers
v000001c11078da90_0 .net "write_data", 31 0, L_000001c11084d960;  alias, 1 drivers
v000001c11078dc70_0 .net "write_enable", 0 0, L_000001c11085d050;  alias, 1 drivers
L_000001c1107e5160 .cmp/eq 5, L_000001c1107e53e0, L_000001c1107ec308;
L_000001c1107e4e40 .array/port v000001c11078d1d0, L_000001c1107e4da0;
L_000001c1107e4da0 .concat [ 5 2 0 0], L_000001c1107e53e0, L_000001c1107ec398;
L_000001c1107e5980 .functor MUXZ 32, L_000001c1107e4e40, L_000001c1107ec350, L_000001c1107e5160, C4<>;
L_000001c1107e5020 .cmp/eq 5, L_000001c1107e5340, L_000001c1107ec3e0;
L_000001c1107e57a0 .array/port v000001c11078d1d0, L_000001c1107e5480;
L_000001c1107e5480 .concat [ 5 2 0 0], L_000001c1107e5340, L_000001c1107ec470;
L_000001c1107e4ee0 .functor MUXZ 32, L_000001c1107e57a0, L_000001c1107ec428, L_000001c1107e5020, C4<>;
S_000001c110743470 .scope module, "ex_ma" "ex_ma_buffer" 6 257, 12 4 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 12 /OUTPUT 32 "ma_alu_result_out";
    .port_info 13 /OUTPUT 32 "ma_write_data_out";
    .port_info 14 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 15 /OUTPUT 1 "ma_mem_read_out";
    .port_info 16 /OUTPUT 1 "ma_mem_write_out";
    .port_info 17 /OUTPUT 1 "ma_reg_write_out";
    .port_info 18 /OUTPUT 1 "ma_mem_to_reg_out";
v000001c11078ec60_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11078e120_0 .net "ex_alu_result_in", 31 0, v000001c110796760_0;  alias, 1 drivers
L_000001c1107ec818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c11078e3a0_0 .net "ex_branch_in", 0 0, L_000001c1107ec818;  1 drivers
v000001c110790100_0 .net "ex_mem_read_in", 0 0, v000001c110795220_0;  alias, 1 drivers
v000001c11078ef80_0 .net "ex_mem_to_reg_in", 0 0, v000001c110794140_0;  alias, 1 drivers
v000001c11078fe80_0 .net "ex_mem_write_in", 0 0, v000001c110794be0_0;  alias, 1 drivers
v000001c11078e1c0_0 .net "ex_pc_plus_4_in", 31 0, v000001c1107961c0_0;  alias, 1 drivers
v000001c11078ee40_0 .net "ex_rd_addr_in", 4 0, v000001c110794dc0_0;  alias, 1 drivers
v000001c11078fa20_0 .net "ex_read_data2_in", 31 0, v000001c110794d20_0;  alias, 1 drivers
v000001c11078e6c0_0 .net "ex_reg_write_in", 0 0, v000001c1107950e0_0;  alias, 1 drivers
v000001c1107907e0_0 .var "ma_alu_result_out", 31 0;
v000001c11078fde0_0 .var "ma_mem_read_out", 0 0;
v000001c11078f520_0 .var "ma_mem_to_reg_out", 0 0;
v000001c110790240_0 .var "ma_mem_write_out", 0 0;
v000001c11078e440_0 .var "ma_pc_plus_4_out", 31 0;
v000001c11078f340_0 .var "ma_rd_addr_out", 4 0;
v000001c11078f660_0 .var "ma_reg_write_out", 0 0;
v000001c1107902e0_0 .var "ma_write_data_out", 31 0;
v000001c11078ebc0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110793250 .scope module, "ex_stage" "ins_ex" 6 210, 13 6 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_alu_result_out";
    .port_info 21 /OUTPUT 32 "ex_read_data2_out";
    .port_info 22 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 23 /OUTPUT 1 "ex_mem_read_out";
    .port_info 24 /OUTPUT 1 "ex_mem_write_out";
    .port_info 25 /OUTPUT 1 "ex_reg_write_out";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 27 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 28 /OUTPUT 32 "ex_branch_target_out";
v000001c110796800_0 .net "alu_mux_out_b", 31 0, L_000001c11084cd80;  1 drivers
v000001c110795040_0 .net "alu_result", 31 0, v000001c11078e260_0;  1 drivers
v000001c1107968a0_0 .net "branch_taken_comb", 0 0, L_000001c11055edf0;  1 drivers
v000001c110795e00_0 .net "branch_target_comb", 31 0, L_000001c11084c1a0;  1 drivers
v000001c110794640_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110796760_0 .var "ex_alu_result_out", 31 0;
v000001c110794960_0 .var "ex_branch_taken_out", 0 0;
v000001c1107957c0_0 .var "ex_branch_target_out", 31 0;
v000001c110795220_0 .var "ex_mem_read_out", 0 0;
v000001c110794140_0 .var "ex_mem_to_reg_out", 0 0;
v000001c110794be0_0 .var "ex_mem_write_out", 0 0;
v000001c1107961c0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c110794dc0_0 .var "ex_rd_addr_out", 4 0;
v000001c110794d20_0 .var "ex_read_data2_out", 31 0;
v000001c1107950e0_0 .var "ex_reg_write_out", 0 0;
v000001c110794820_0 .net "forward_a_in", 1 0, v000001c110795d60_0;  alias, 1 drivers
v000001c110795900_0 .net "forward_b_in", 1 0, v000001c110794aa0_0;  alias, 1 drivers
v000001c1107952c0_0 .net "fwd_data_a", 31 0, L_000001c11084bd40;  1 drivers
v000001c110795860_0 .net "fwd_data_b", 31 0, L_000001c11084c100;  1 drivers
v000001c110795b80_0 .net "id_alu_ctrl_in", 3 0, v000001c110794fa0_0;  alias, 1 drivers
v000001c110795180_0 .net "id_alu_src_in", 0 0, v000001c1107954a0_0;  alias, 1 drivers
v000001c1107941e0_0 .net "id_branch_in", 0 0, v000001c110794a00_0;  alias, 1 drivers
v000001c110796300_0 .net "id_immediate_in", 31 0, v000001c110796120_0;  alias, 1 drivers
v000001c1107946e0_0 .net "id_mem_read_in", 0 0, v000001c110796260_0;  alias, 1 drivers
v000001c1107955e0_0 .net "id_mem_to_reg_in", 0 0, v000001c110794b40_0;  alias, 1 drivers
v000001c1107943c0_0 .net "id_mem_write_in", 0 0, v000001c1107963a0_0;  alias, 1 drivers
v000001c110795ea0_0 .net "id_pc_in", 31 0, v000001c110796580_0;  alias, 1 drivers
v000001c110794280_0 .net "id_pc_plus_4_in", 31 0, v000001c110796620_0;  alias, 1 drivers
v000001c1107959a0_0 .net "id_rd_addr_in", 4 0, v000001c1107966c0_0;  alias, 1 drivers
v000001c110794c80_0 .net "id_read_data1_in", 31 0, v000001c110796ee0_0;  alias, 1 drivers
v000001c1107948c0_0 .net "id_read_data2_in", 31 0, v000001c1107989c0_0;  alias, 1 drivers
v000001c110795360_0 .net "id_reg_write_in", 0 0, v000001c1107986a0_0;  alias, 1 drivers
v000001c110795a40_0 .net "mem_forward_data_in", 31 0, L_000001c11085ba00;  alias, 1 drivers
v000001c1107964e0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c110794320_0 .net "wb_forward_data_in", 31 0, L_000001c11085cbf0;  alias, 1 drivers
S_000001c110792da0 .scope module, "alu_inst" "ALU" 13 84, 14 1 0, S_000001c110793250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c110481c70 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c110481ca8 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c110481ce0 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c110481d18 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c110481d50 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c110481d88 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c110481dc0 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c110481df8 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c110481e30 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c110481e68 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c110481ea0 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c110481ed8 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c11078ea80_0 .net "A", 31 0, L_000001c11084bd40;  alias, 1 drivers
v000001c110790560_0 .net "ALU_control", 3 0, v000001c110794fa0_0;  alias, 1 drivers
v000001c11078eda0_0 .net "B", 31 0, L_000001c11084cd80;  alias, 1 drivers
v000001c11078e260_0 .var "result", 31 0;
E_000001c1106dbd70 .event anyedge, v000001c110790560_0, v000001c11078ea80_0, v000001c11078eda0_0;
S_000001c110792760 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 76, 15 1 0, S_000001c110793250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c11078f5c0_0 .net "alu_src", 0 0, v000001c1107954a0_0;  alias, 1 drivers
v000001c1107904c0_0 .net "imm", 31 0, v000001c110796120_0;  alias, 1 drivers
v000001c110790600_0 .net "mux_out", 31 0, L_000001c11084cd80;  alias, 1 drivers
v000001c11078f2a0_0 .net "rs2", 31 0, L_000001c11084c100;  alias, 1 drivers
L_000001c11084cd80 .functor MUXZ 32, L_000001c11084c100, v000001c110796120_0, v000001c1107954a0_0, C4<>;
S_000001c1107928f0 .scope module, "branch_unit" "branch_logic" 13 92, 16 3 0, S_000001c110793250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c11055edf0 .functor AND 1, v000001c110794a00_0, L_000001c11084c560, C4<1>, C4<1>;
v000001c110790380_0 .net "branch_in", 0 0, v000001c110794a00_0;  alias, 1 drivers
v000001c11078e300_0 .net "branch_taken_out", 0 0, L_000001c11055edf0;  alias, 1 drivers
v000001c11078eee0_0 .net "branch_target_out", 31 0, L_000001c11084c1a0;  alias, 1 drivers
v000001c11078fca0_0 .net "current_pc", 31 0, v000001c110796580_0;  alias, 1 drivers
v000001c11078fd40_0 .net "immediate", 31 0, v000001c110796120_0;  alias, 1 drivers
v000001c11078e4e0_0 .net "is_equal", 0 0, L_000001c11084c560;  1 drivers
v000001c11078f840_0 .net "rs1_data", 31 0, L_000001c11084bd40;  alias, 1 drivers
v000001c11078e580_0 .net "rs2_data", 31 0, L_000001c11084c100;  alias, 1 drivers
L_000001c11084c560 .cmp/eq 32, L_000001c11084bd40, L_000001c11084c100;
L_000001c11084c1a0 .arith/sum 32, v000001c110796580_0, v000001c110796120_0;
S_000001c110792f30 .scope module, "fwd_mux_a" "forwarding_mux" 13 59, 17 6 0, S_000001c110793250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ec6f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c11078ff20_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ec6f8;  1 drivers
v000001c11078ffc0_0 .net *"_ivl_2", 0 0, L_000001c11084bfc0;  1 drivers
L_000001c1107ec740 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c11078f480_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ec740;  1 drivers
v000001c11078eb20_0 .net *"_ivl_6", 0 0, L_000001c11084bca0;  1 drivers
v000001c110790060_0 .net *"_ivl_8", 31 0, L_000001c11084c7e0;  1 drivers
v000001c11078f700_0 .net "data_from_mem_stage", 31 0, L_000001c11085ba00;  alias, 1 drivers
v000001c11078f980_0 .net "data_from_reg_file", 31 0, v000001c110796ee0_0;  alias, 1 drivers
v000001c1107906a0_0 .net "data_from_wb_stage", 31 0, L_000001c11085cbf0;  alias, 1 drivers
v000001c11078e620_0 .net "forward_sel", 1 0, v000001c110795d60_0;  alias, 1 drivers
v000001c110790740_0 .net "forwarded_data", 31 0, L_000001c11084bd40;  alias, 1 drivers
L_000001c11084bfc0 .cmp/eq 2, v000001c110795d60_0, L_000001c1107ec6f8;
L_000001c11084bca0 .cmp/eq 2, v000001c110795d60_0, L_000001c1107ec740;
L_000001c11084c7e0 .functor MUXZ 32, v000001c110796ee0_0, L_000001c11085ba00, L_000001c11084bca0, C4<>;
L_000001c11084bd40 .functor MUXZ 32, L_000001c11084c7e0, L_000001c11085cbf0, L_000001c11084bfc0, C4<>;
S_000001c1107925d0 .scope module, "fwd_mux_b" "forwarding_mux" 13 67, 17 6 0, S_000001c110793250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ec788 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c11078f7a0_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ec788;  1 drivers
v000001c11078e760_0 .net *"_ivl_2", 0 0, L_000001c11084dd20;  1 drivers
L_000001c1107ec7d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c11078e800_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ec7d0;  1 drivers
v000001c11078e8a0_0 .net *"_ivl_6", 0 0, L_000001c11084d3c0;  1 drivers
v000001c11078ed00_0 .net *"_ivl_8", 31 0, L_000001c11084ca60;  1 drivers
v000001c11078f020_0 .net "data_from_mem_stage", 31 0, L_000001c11085ba00;  alias, 1 drivers
v000001c11078f0c0_0 .net "data_from_reg_file", 31 0, v000001c1107989c0_0;  alias, 1 drivers
v000001c11078f160_0 .net "data_from_wb_stage", 31 0, L_000001c11085cbf0;  alias, 1 drivers
v000001c110795720_0 .net "forward_sel", 1 0, v000001c110794aa0_0;  alias, 1 drivers
v000001c110795fe0_0 .net "forwarded_data", 31 0, L_000001c11084c100;  alias, 1 drivers
L_000001c11084dd20 .cmp/eq 2, v000001c110794aa0_0, L_000001c1107ec788;
L_000001c11084d3c0 .cmp/eq 2, v000001c110794aa0_0, L_000001c1107ec7d0;
L_000001c11084ca60 .functor MUXZ 32, v000001c1107989c0_0, L_000001c11085ba00, L_000001c11084d3c0, C4<>;
L_000001c11084c100 .functor MUXZ 32, L_000001c11084ca60, L_000001c11085cbf0, L_000001c11084dd20, C4<>;
S_000001c110792440 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c1106a49e0 .functor BUFZ 32, L_000001c1106a3da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ec2c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c110795c20_0 .net/2u *"_ivl_0", 31 0, L_000001c1107ec2c0;  1 drivers
v000001c110794460_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110794500_0 .net "instruction_in", 31 0, L_000001c1106a3da0;  alias, 1 drivers
v000001c110795ae0_0 .net "instruction_out", 31 0, L_000001c1106a49e0;  alias, 1 drivers
v000001c110795400_0 .net "pc_in", 31 0, v000001c110799e60_0;  alias, 1 drivers
v000001c110795f40_0 .net "pc_plus_4_out", 31 0, L_000001c1107e5660;  alias, 1 drivers
v000001c110794e60_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
L_000001c1107e5660 .arith/sum 32, v000001c110799e60_0, L_000001c1107ec2c0;
S_000001c110792a80 .scope module, "fwd_unit" "forwarding_unit" 6 377, 19 2 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c110795cc0_0 .net "ex_rs1_addr", 4 0, v000001c110796e40_0;  alias, 1 drivers
v000001c110796440_0 .net "ex_rs2_addr", 4 0, v000001c110796c60_0;  alias, 1 drivers
v000001c110795d60_0 .var "forward_a", 1 0;
v000001c110794aa0_0 .var "forward_b", 1 0;
v000001c110795540_0 .net "mem_rd_addr", 4 0, v000001c11078f340_0;  alias, 1 drivers
v000001c110794f00_0 .net "mem_reg_write", 0 0, v000001c11078f660_0;  alias, 1 drivers
v000001c110796080_0 .net "wb_rd_addr", 4 0, v000001c1107991e0_0;  alias, 1 drivers
v000001c1107945a0_0 .net "wb_reg_write", 0 0, v000001c11079b4e0_0;  alias, 1 drivers
E_000001c1106dbe30/0 .event anyedge, v000001c11078f660_0, v000001c11078f340_0, v000001c110795cc0_0, v000001c1107945a0_0;
E_000001c1106dbe30/1 .event anyedge, v000001c110796080_0, v000001c110796440_0;
E_000001c1106dbe30 .event/or E_000001c1106dbe30/0, E_000001c1106dbe30/1;
S_000001c1107933e0 .scope module, "id_ex" "id_ex_buffer" 6 154, 20 4 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_pc_out";
    .port_info 21 /OUTPUT 32 "ex_read_data1_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 32 "ex_immediate_out";
    .port_info 24 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 25 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 27 /OUTPUT 32 "ex_instruction_out";
    .port_info 28 /OUTPUT 1 "ex_mem_read_out";
    .port_info 29 /OUTPUT 1 "ex_mem_write_out";
    .port_info 30 /OUTPUT 1 "ex_reg_write_out";
    .port_info 31 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 32 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 33 /OUTPUT 1 "ex_Branch_out";
    .port_info 34 /OUTPUT 4 "ex_ALUCtrl_out";
v000001c110794780_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110794fa0_0 .var "ex_ALUCtrl_out", 3 0;
v000001c1107954a0_0 .var "ex_ALUSrc_out", 0 0;
v000001c110794a00_0 .var "ex_Branch_out", 0 0;
v000001c110794b40_0 .var "ex_MemToReg_out", 0 0;
v000001c110796120_0 .var "ex_immediate_out", 31 0;
v000001c110795680_0 .var "ex_instruction_out", 31 0;
v000001c110796260_0 .var "ex_mem_read_out", 0 0;
v000001c1107963a0_0 .var "ex_mem_write_out", 0 0;
v000001c110796580_0 .var "ex_pc_out", 31 0;
v000001c110796620_0 .var "ex_pc_plus_4_out", 31 0;
v000001c1107966c0_0 .var "ex_rd_addr_out", 4 0;
v000001c110796ee0_0 .var "ex_read_data1_out", 31 0;
v000001c1107989c0_0 .var "ex_read_data2_out", 31 0;
v000001c1107986a0_0 .var "ex_reg_write_out", 0 0;
v000001c110796e40_0 .var "ex_rs1_addr_out", 4 0;
v000001c110796c60_0 .var "ex_rs2_addr_out", 4 0;
v000001c110797f20_0 .net "id_ALUCtrl_in", 3 0, L_000001c11084c4c0;  alias, 1 drivers
v000001c110797a20_0 .net "id_ALUSrc_in", 0 0, L_000001c11084c920;  alias, 1 drivers
v000001c110798920_0 .net "id_Branch_in", 0 0, L_000001c11084c060;  alias, 1 drivers
v000001c1107984c0_0 .net "id_MemToReg_in", 0 0, L_000001c1107e5840;  alias, 1 drivers
v000001c110797160_0 .net "id_immediate_in", 31 0, L_000001c11055df80;  alias, 1 drivers
v000001c110796f80_0 .net "id_instruction_in", 31 0, L_000001c11055e450;  alias, 1 drivers
v000001c1107977a0_0 .net "id_mem_read_in", 0 0, L_000001c1107e52a0;  alias, 1 drivers
v000001c110798740_0 .net "id_mem_write_in", 0 0, L_000001c1107e5520;  alias, 1 drivers
v000001c1107978e0_0 .net "id_pc_in", 31 0, L_000001c11055d1f0;  alias, 1 drivers
v000001c110797840_0 .net "id_pc_plus_4_in", 31 0, L_000001c11055db20;  alias, 1 drivers
v000001c1107975c0_0 .net "id_rd_addr_in", 4 0, L_000001c11055e1b0;  alias, 1 drivers
v000001c110797ac0_0 .net "id_read_data1_in", 31 0, L_000001c11055d650;  alias, 1 drivers
v000001c110797de0_0 .net "id_read_data2_in", 31 0, L_000001c11055dce0;  alias, 1 drivers
v000001c110798ba0_0 .net "id_reg_write_in", 0 0, L_000001c1107e5700;  alias, 1 drivers
v000001c110796b20_0 .net "id_rs1_addr_in", 4 0, L_000001c11055e0d0;  alias, 1 drivers
v000001c110798b00_0 .net "id_rs2_addr_in", 4 0, L_000001c11055e140;  alias, 1 drivers
v000001c110797020_0 .net "pipeline_stall", 0 0, L_000001c11055ea00;  alias, 1 drivers
v000001c110797e80_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107922b0 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c110798560_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110797200_0 .var "id_instruction_out", 31 0;
v000001c110797ca0_0 .var "id_pc_out", 31 0;
v000001c110797480_0 .var "id_pc_plus_4_out", 31 0;
v000001c1107972a0_0 .net "if_instruction_in", 31 0, L_000001c1106a3da0;  alias, 1 drivers
v000001c110797660_0 .net "if_pc_in", 31 0, v000001c110799e60_0;  alias, 1 drivers
v000001c110797520_0 .net "if_pc_plus_4_in", 31 0, L_000001c1107e5660;  alias, 1 drivers
v000001c1107982e0_0 .net "pipeline_stall", 0 0, L_000001c11055ea00;  alias, 1 drivers
v000001c110797700_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110793890 .scope module, "mem_stage" "ins_mem" 6 293, 22 8 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 32 "mem_read_data_in";
    .port_info 11 /OUTPUT 32 "mem_address_out";
    .port_info 12 /OUTPUT 32 "mem_write_data_out";
    .port_info 13 /OUTPUT 1 "mem_read_en_out";
    .port_info 14 /OUTPUT 1 "mem_write_en_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 32 "read_data_out";
    .port_info 17 /OUTPUT 5 "rd_addr_out";
    .port_info 18 /OUTPUT 32 "pc_plus_4_out";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
v000001c1107987e0_0 .net "alu_result_in", 31 0, v000001c1107907e0_0;  alias, 1 drivers
v000001c110798a60_0 .var "alu_result_out", 31 0;
v000001c110798240_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110797980_0 .var "mem_address_out", 31 0;
v000001c110798100_0 .net "mem_read_data_in", 31 0, L_000001c1107e4800;  alias, 1 drivers
v000001c110798600_0 .var "mem_read_en_out", 0 0;
v000001c110797d40_0 .net "mem_read_in", 0 0, v000001c11078fde0_0;  alias, 1 drivers
v000001c110798c40_0 .net "mem_to_reg_in", 0 0, v000001c11078f520_0;  alias, 1 drivers
v000001c110796d00_0 .var "mem_to_reg_out", 0 0;
v000001c110797b60_0 .var "mem_write_data_out", 31 0;
v000001c110797fc0_0 .var "mem_write_en_out", 0 0;
v000001c110797340_0 .net "mem_write_in", 0 0, v000001c110790240_0;  alias, 1 drivers
v000001c110799000_0 .net "pc_plus_4_in", 31 0, v000001c11078e440_0;  alias, 1 drivers
v000001c1107973e0_0 .var "pc_plus_4_out", 31 0;
v000001c110797c00_0 .net "rd_addr_in", 4 0, v000001c11078f340_0;  alias, 1 drivers
v000001c110798060_0 .var "rd_addr_out", 4 0;
v000001c110798880_0 .var "read_data_out", 31 0;
v000001c1107981a0_0 .net "reg_write_in", 0 0, v000001c11078f660_0;  alias, 1 drivers
v000001c110798380_0 .var "reg_write_out", 0 0;
v000001c110798ce0_0 .net "rs2_data_in", 31 0, v000001c1107902e0_0;  alias, 1 drivers
v000001c110798f60_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110793a20 .scope module, "mem_wb" "mem_wb_buffer" 6 331, 23 3 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_alu_result_out";
    .port_info 9 /OUTPUT 32 "wb_read_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 12 /OUTPUT 1 "wb_reg_write_out";
    .port_info 13 /OUTPUT 1 "wb_mem_to_reg_out";
v000001c110796bc0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c110796da0_0 .net "mem_alu_result_in", 31 0, v000001c110798a60_0;  alias, 1 drivers
v000001c110798420_0 .net "mem_mem_to_reg_in", 0 0, v000001c110796d00_0;  alias, 1 drivers
v000001c110798d80_0 .net "mem_pc_plus_4_in", 31 0, v000001c1107973e0_0;  alias, 1 drivers
v000001c110798e20_0 .net "mem_rd_addr_in", 4 0, v000001c110798060_0;  alias, 1 drivers
v000001c110798ec0_0 .net "mem_read_data_in", 31 0, v000001c110798880_0;  alias, 1 drivers
v000001c1107990a0_0 .net "mem_reg_write_in", 0 0, v000001c110798380_0;  alias, 1 drivers
v000001c110796a80_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c110796940_0 .var "wb_alu_result_out", 31 0;
v000001c1107969e0_0 .var "wb_mem_to_reg_out", 0 0;
v000001c110799f00_0 .var "wb_pc_plus_4_out", 31 0;
v000001c1107991e0_0 .var "wb_rd_addr_out", 4 0;
v000001c11079a5e0_0 .var "wb_read_data_out", 31 0;
v000001c11079b4e0_0 .var "wb_reg_write_out", 0 0;
S_000001c110793570 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c11079b120_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11079b8a0_0 .net "pc_in", 31 0, L_000001c1107e4f80;  alias, 1 drivers
v000001c110799e60_0 .var "pc_out", 31 0;
v000001c11079aae0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c110792c10 .scope module, "wb_stage" "ins_wb" 6 354, 25 8 0, S_000001c110744730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_write_data_out";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 10 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c11085bd80 .functor BUFZ 5, v000001c1107991e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085d050 .functor BUFZ 1, v000001c11079b4e0_0, C4<0>, C4<0>, C4<0>;
v000001c11079a860_0 .net "alu_result_in", 31 0, v000001c110796940_0;  alias, 1 drivers
v000001c11079b800_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11079af40_0 .net "mem_to_reg_in", 0 0, v000001c1107969e0_0;  alias, 1 drivers
v000001c110799320_0 .net "pc_plus_4_in", 31 0, v000001c110799f00_0;  alias, 1 drivers
v000001c11079aea0_0 .net "rd_addr_in", 4 0, v000001c1107991e0_0;  alias, 1 drivers
v000001c1107996e0_0 .net "read_data_in", 31 0, v000001c11079a5e0_0;  alias, 1 drivers
v000001c1107993c0_0 .net "reg_write_in", 0 0, v000001c11079b4e0_0;  alias, 1 drivers
v000001c110799d20_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c11079afe0_0 .net "wb_rd_addr_out", 4 0, L_000001c11085bd80;  alias, 1 drivers
v000001c11079ab80_0 .net "wb_reg_write_en_out", 0 0, L_000001c11085d050;  alias, 1 drivers
v000001c11079b580_0 .net "wb_write_data_out", 31 0, L_000001c11084d960;  alias, 1 drivers
L_000001c11084d960 .functor MUXZ 32, v000001c110796940_0, v000001c11079a5e0_0, v000001c1107969e0_0, C4<>;
S_000001c1107930c0 .scope module, "core2" "riscv_core" 5 138, 6 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c11085d130 .functor BUFZ 32, v000001c1107bf910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085bae0 .functor BUFZ 5, v000001c11079d910_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085bb50 .functor BUFZ 1, v000001c11079d4b0_0, C4<0>, C4<0>, C4<0>;
L_000001c11085be60 .functor BUFZ 32, v000001c11079c970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085d1a0 .functor BUFZ 32, L_000001c11084d780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107c1990_0 .net *"_ivl_0", 31 0, L_000001c11084c9c0;  1 drivers
v000001c1107c1fd0_0 .net "branch_taken", 0 0, v000001c11079e770_0;  1 drivers
v000001c1107c1e90_0 .net "branch_target", 31 0, v000001c11079dff0_0;  1 drivers
v000001c1107c1c10_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c1f30_0 .net "curr_pc", 31 0, v000001c1107bf910_0;  1 drivers
v000001c1107c2070_0 .net "dmem_address_out", 31 0, v000001c1107c1850_0;  alias, 1 drivers
v000001c1107c1ad0_0 .net "dmem_read_data_in", 31 0, L_000001c1107e3040;  alias, 1 drivers
v000001c1107c1b70_0 .net "dmem_read_en_out", 0 0, v000001c1107bfd70_0;  alias, 1 drivers
v000001c1107c1cb0_0 .net "dmem_write_data_out", 31 0, v000001c1107c01d0_0;  alias, 1 drivers
v000001c1107c1d50_0 .net "dmem_write_en_out", 0 0, v000001c1107bfff0_0;  alias, 1 drivers
v000001c1107c1df0_0 .net "ex_alu_ctrl_in", 3 0, v000001c1107be290_0;  1 drivers
v000001c1107ba230_0 .net "ex_alu_result_out", 31 0, v000001c11079d7d0_0;  1 drivers
v000001c1107bb630_0 .net "ex_alu_src_in", 0 0, v000001c1107be510_0;  1 drivers
v000001c1107ba410_0 .net "ex_branch_in", 0 0, v000001c1107bd070_0;  1 drivers
v000001c1107ba550_0 .net "ex_immediate_in", 31 0, v000001c1107bea10_0;  1 drivers
v000001c1107baeb0_0 .net "ex_instruction_in", 31 0, v000001c1107be6f0_0;  1 drivers
v000001c1107bb810_0 .net "ex_mem_read_feedback", 0 0, L_000001c11085bb50;  1 drivers
v000001c1107bb310_0 .net "ex_mem_read_in", 0 0, v000001c1107beab0_0;  1 drivers
v000001c1107bc170_0 .net "ex_mem_read_out", 0 0, v000001c11079e090_0;  1 drivers
v000001c1107bc850_0 .net "ex_mem_to_reg_in", 0 0, v000001c1107bd570_0;  1 drivers
v000001c1107bb9f0_0 .net "ex_mem_to_reg_out", 0 0, v000001c11079e270_0;  1 drivers
v000001c1107bab90_0 .net "ex_mem_write_in", 0 0, v000001c1107bce90_0;  1 drivers
v000001c1107bb8b0_0 .net "ex_mem_write_out", 0 0, v000001c11079e310_0;  1 drivers
v000001c1107bc350_0 .net "ex_pc_in", 31 0, v000001c1107bca30_0;  1 drivers
v000001c1107bba90_0 .net "ex_pc_plus_4_in", 31 0, v000001c1107bd6b0_0;  1 drivers
v000001c1107bc030_0 .net "ex_pc_plus_4_out", 31 0, v000001c11079c8d0_0;  1 drivers
v000001c1107bb3b0_0 .net "ex_rd_addr_in", 4 0, v000001c1107bcd50_0;  1 drivers
v000001c1107bbb30_0 .net "ex_rd_addr_out", 4 0, v000001c11079e4f0_0;  1 drivers
v000001c1107bbd10_0 .net "ex_rd_feedback", 4 0, L_000001c11085bae0;  1 drivers
v000001c1107ba5f0_0 .net "ex_read_data1_in", 31 0, v000001c1107bedd0_0;  1 drivers
v000001c1107bbe50_0 .net "ex_read_data2_in", 31 0, v000001c1107bc990_0;  1 drivers
v000001c1107bbc70_0 .net "ex_read_data2_out", 31 0, v000001c11079d870_0;  1 drivers
v000001c1107bc8f0_0 .net "ex_reg_write_in", 0 0, v000001c1107be650_0;  1 drivers
v000001c1107bbf90_0 .net "ex_reg_write_out", 0 0, v000001c11079cb50_0;  1 drivers
v000001c1107bbef0_0 .net "ex_rs1_addr_in", 4 0, v000001c1107bded0_0;  1 drivers
v000001c1107bb950_0 .net "ex_rs2_addr_in", 4 0, v000001c1107befb0_0;  1 drivers
v000001c1107bb450_0 .net "forward_a", 1 0, v000001c1107bf0f0_0;  1 drivers
v000001c1107ba730_0 .net "forward_b", 1 0, v000001c1107be470_0;  1 drivers
v000001c1107bc0d0_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084cc40;  1 drivers
v000001c1107bad70_0 .net "id_alu_src_out", 0 0, L_000001c11084cce0;  1 drivers
v000001c1107ba190_0 .net "id_branch_out", 0 0, L_000001c11084ce20;  1 drivers
v000001c1107baff0_0 .net "id_immediate_out", 31 0, L_000001c11085caa0;  1 drivers
v000001c1107baaf0_0 .net "id_instruction_debug_out", 31 0, L_000001c11085ccd0;  1 drivers
v000001c1107bbbd0_0 .net "id_instruction_in", 31 0, v000001c1107c15d0_0;  1 drivers
v000001c1107bc530_0 .net "id_mem_read_out", 0 0, L_000001c11084d500;  1 drivers
v000001c1107bbdb0_0 .net "id_mem_to_reg_out", 0 0, L_000001c11084c240;  1 drivers
v000001c1107bc210_0 .net "id_mem_write_out", 0 0, L_000001c11084db40;  1 drivers
v000001c1107bb4f0_0 .net "id_pc_in", 31 0, v000001c1107c0bd0_0;  1 drivers
v000001c1107ba4b0_0 .net "id_pc_out_pass", 31 0, L_000001c11085cc60;  1 drivers
v000001c1107bb590_0 .net "id_pc_plus_4_in", 31 0, v000001c1107c0db0_0;  1 drivers
v000001c1107bac30_0 .net "id_pc_plus_4_out", 31 0, L_000001c11085c870;  1 drivers
v000001c1107bb6d0_0 .net "id_rd_addr_out", 4 0, L_000001c11085ca30;  1 drivers
v000001c1107bc5d0_0 .net "id_read_data1_out", 31 0, L_000001c11085c100;  1 drivers
v000001c1107bc2b0_0 .net "id_read_data2_out", 31 0, L_000001c11085d280;  1 drivers
v000001c1107ba2d0_0 .net "id_reg_write_out", 0 0, L_000001c11084cba0;  1 drivers
v000001c1107bb770_0 .net "id_rs1_addr_out", 4 0, L_000001c11085c410;  1 drivers
v000001c1107ba370_0 .net "id_rs2_addr_out", 4 0, L_000001c11085c170;  1 drivers
v000001c1107bc3f0_0 .net "if_instruction_in", 31 0, L_000001c11085d0c0;  1 drivers
v000001c1107bc490_0 .net "imem_address_out", 31 0, L_000001c11085d130;  alias, 1 drivers
v000001c1107ba690_0 .net "imem_data_in", 31 0, L_000001c1106a3710;  alias, 1 drivers
v000001c1107bc670_0 .net "ma_alu_result_out", 31 0, v000001c11079c970_0;  1 drivers
v000001c1107baf50_0 .net "ma_mem_read_out", 0 0, v000001c11079d4b0_0;  1 drivers
v000001c1107ba7d0_0 .net "ma_mem_to_reg_out", 0 0, v000001c11079c790_0;  1 drivers
v000001c1107ba870_0 .net "ma_mem_write_out", 0 0, v000001c11079cc90_0;  1 drivers
v000001c1107bc710_0 .net "ma_pc_plus_4_out", 31 0, v000001c11079da50_0;  1 drivers
v000001c1107bc7b0_0 .net "ma_rd_addr_out", 4 0, v000001c11079d910_0;  1 drivers
v000001c1107baa50_0 .net "ma_reg_write_out", 0 0, v000001c11079e810_0;  1 drivers
v000001c1107ba910_0 .net "ma_write_data_out", 31 0, v000001c11079daf0_0;  1 drivers
v000001c1107ba9b0_0 .net "mem_alu_result_to_wb", 31 0, v000001c1107c0a90_0;  1 drivers
v000001c1107bacd0_0 .net "mem_forward_data", 31 0, L_000001c11085be60;  1 drivers
v000001c1107bb090_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c1107c1030_0;  1 drivers
v000001c1107bae10_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c1107bfeb0_0;  1 drivers
v000001c1107bb130_0 .net "mem_rd_addr_to_wb", 4 0, v000001c1107c1490_0;  1 drivers
v000001c1107bb1d0_0 .net "mem_read_data_to_wb", 31 0, v000001c1107bf190_0;  1 drivers
v000001c1107bb270_0 .net "mem_reg_write_to_wb", 0 0, v000001c1107bf690_0;  1 drivers
v000001c1107c8af0_0 .net "next_pc", 31 0, L_000001c11084e0e0;  1 drivers
v000001c1107ca3f0_0 .net "pc_plus_4", 31 0, L_000001c11084da00;  1 drivers
v000001c1107c85f0_0 .net "pipeline_stall", 0 0, L_000001c11085bfb0;  1 drivers
v000001c1107c93b0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107c9a90_0 .net "wb_alu_result_in", 31 0, v000001c1107bf5f0_0;  1 drivers
v000001c1107c82d0_0 .net "wb_forward_data", 31 0, L_000001c11085d1a0;  1 drivers
v000001c1107ca490_0 .net "wb_mem_to_reg_in", 0 0, v000001c1107bf730_0;  1 drivers
v000001c1107c8870_0 .net "wb_pc_plus_4_in", 31 0, v000001c1107bfc30_0;  1 drivers
v000001c1107c8f50_0 .net "wb_rd_addr_in", 4 0, v000001c1107bf870_0;  1 drivers
v000001c1107c8a50_0 .net "wb_rd_feedback", 4 0, L_000001c11085cb10;  1 drivers
v000001c1107c8c30_0 .net "wb_read_data_in", 31 0, v000001c1107bfb90_0;  1 drivers
v000001c1107c9b30_0 .net "wb_reg_write_feedback", 0 0, L_000001c11085c330;  1 drivers
v000001c1107c8d70_0 .net "wb_reg_write_in", 0 0, v000001c1107c0d10_0;  1 drivers
v000001c1107c7e70_0 .net "wb_write_data_feedback", 31 0, L_000001c11084d780;  1 drivers
L_000001c11084c9c0 .functor MUXZ 32, L_000001c11084da00, v000001c1107bf910_0, L_000001c11085bfb0, C4<>;
L_000001c11084e0e0 .functor MUXZ 32, L_000001c11084c9c0, v000001c11079dff0_0, v000001c11079e770_0, C4<>;
S_000001c110793700 .scope module, "decode_stage" "ins_decode" 6 104, 7 3 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
L_000001c11085c870 .functor BUFZ 32, v000001c1107c0db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085cc60 .functor BUFZ 32, v000001c1107c0bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c100 .functor BUFZ 32, L_000001c11084d280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085d280 .functor BUFZ 32, L_000001c11084d320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085caa0 .functor BUFZ 32, v000001c11079f850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c410 .functor BUFZ 5, L_000001c11084bac0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085c170 .functor BUFZ 5, L_000001c11084c600, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085ca30 .functor BUFZ 5, L_000001c11084d6e0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085ccd0 .functor BUFZ 32, v000001c1107c15d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ecaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a2e10_0 .net/2u *"_ivl_24", 0 0, L_000001c1107ecaa0;  1 drivers
L_000001c1107ecae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a3130_0 .net/2u *"_ivl_28", 0 0, L_000001c1107ecae8;  1 drivers
L_000001c1107ecb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a1970_0 .net/2u *"_ivl_32", 0 0, L_000001c1107ecb30;  1 drivers
L_000001c1107ecb78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a1dd0_0 .net/2u *"_ivl_36", 0 0, L_000001c1107ecb78;  1 drivers
L_000001c1107ecbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a1e70_0 .net/2u *"_ivl_40", 0 0, L_000001c1107ecbc0;  1 drivers
L_000001c1107ecc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a1290_0 .net/2u *"_ivl_44", 0 0, L_000001c1107ecc08;  1 drivers
L_000001c1107ecc50 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c1107a18d0_0 .net/2u *"_ivl_48", 3 0, L_000001c1107ecc50;  1 drivers
v000001c1107a34f0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107a2af0_0 .net "ctrl_alu_ctrl", 3 0, v000001c11079f030_0;  1 drivers
v000001c1107a25f0_0 .net "ctrl_alu_src", 0 0, v000001c11079edb0_0;  1 drivers
v000001c1107a22d0_0 .net "ctrl_branch", 0 0, v000001c11079ea90_0;  1 drivers
v000001c1107a2050_0 .net "ctrl_mem_read", 0 0, v000001c1107a0a70_0;  1 drivers
v000001c1107a1330_0 .net "ctrl_mem_to_reg", 0 0, v000001c11079fc10_0;  1 drivers
v000001c1107a33b0_0 .net "ctrl_mem_write", 0 0, v000001c1107a0610_0;  1 drivers
v000001c1107a1f10_0 .net "ctrl_reg_write", 0 0, v000001c1107a0930_0;  1 drivers
v000001c1107a29b0_0 .net "ex_mem_read_in", 0 0, L_000001c11085bb50;  alias, 1 drivers
v000001c1107a1ab0_0 .net "ex_rd_addr_in", 4 0, L_000001c11085bae0;  alias, 1 drivers
v000001c1107a13d0_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084cc40;  alias, 1 drivers
v000001c1107a3270_0 .net "id_alu_src_out", 0 0, L_000001c11084cce0;  alias, 1 drivers
v000001c1107a2370_0 .net "id_branch_out", 0 0, L_000001c11084ce20;  alias, 1 drivers
v000001c1107a1470_0 .net "id_immediate_out", 31 0, L_000001c11085caa0;  alias, 1 drivers
v000001c1107a3590_0 .net "id_instruction_in", 31 0, v000001c1107c15d0_0;  alias, 1 drivers
v000001c1107a2690_0 .net "id_instruction_out", 31 0, L_000001c11085ccd0;  alias, 1 drivers
v000001c1107a3770_0 .net "id_mem_read_out", 0 0, L_000001c11084d500;  alias, 1 drivers
v000001c1107a2b90_0 .net "id_mem_to_reg_out", 0 0, L_000001c11084c240;  alias, 1 drivers
v000001c1107a1b50_0 .net "id_mem_write_out", 0 0, L_000001c11084db40;  alias, 1 drivers
v000001c1107a16f0_0 .net "id_pc_in", 31 0, v000001c1107c0bd0_0;  alias, 1 drivers
v000001c1107a1790_0 .net "id_pc_out", 31 0, L_000001c11085cc60;  alias, 1 drivers
v000001c1107a1bf0_0 .net "id_pc_plus_4_in", 31 0, v000001c1107c0db0_0;  alias, 1 drivers
v000001c1107a2cd0_0 .net "id_pc_plus_4_out", 31 0, L_000001c11085c870;  alias, 1 drivers
v000001c1107a1fb0_0 .net "id_rd_addr_out", 4 0, L_000001c11085ca30;  alias, 1 drivers
v000001c1107a15b0_0 .net "id_read_data1_out", 31 0, L_000001c11085c100;  alias, 1 drivers
v000001c1107a27d0_0 .net "id_read_data2_out", 31 0, L_000001c11085d280;  alias, 1 drivers
v000001c1107a3630_0 .net "id_reg_write_out", 0 0, L_000001c11084cba0;  alias, 1 drivers
v000001c1107a20f0_0 .net "id_rs1_addr_out", 4 0, L_000001c11085c410;  alias, 1 drivers
v000001c1107a2190_0 .net "id_rs2_addr_out", 4 0, L_000001c11085c170;  alias, 1 drivers
v000001c1107a2410_0 .net "immediate", 31 0, v000001c11079f850_0;  1 drivers
o000001c11075a948 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1107a36d0_0 .net "pipeline_stall", 0 0, o000001c11075a948;  0 drivers
v000001c1107a2230_0 .net "pipeline_stall_out", 0 0, L_000001c11085bfb0;  alias, 1 drivers
v000001c1107a2550_0 .net "rd", 4 0, L_000001c11084d6e0;  1 drivers
v000001c1107a2870_0 .net "reg_read_data1", 31 0, L_000001c11084d280;  1 drivers
v000001c1107a2d70_0 .net "reg_read_data2", 31 0, L_000001c11084d320;  1 drivers
v000001c1107a2f50_0 .net "rs1", 4 0, L_000001c11084bac0;  1 drivers
v000001c1107a3090_0 .net "rs2", 4 0, L_000001c11084c600;  1 drivers
v000001c1107a4030_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107a3db0_0 .net "wb_reg_write_en_in", 0 0, L_000001c11085c330;  alias, 1 drivers
v000001c1107a3c70_0 .net "wb_write_addr_in", 4 0, L_000001c11085cb10;  alias, 1 drivers
v000001c1107a39f0_0 .net "wb_write_data_in", 31 0, L_000001c11084d780;  alias, 1 drivers
L_000001c11084bac0 .part v000001c1107c15d0_0, 15, 5;
L_000001c11084c600 .part v000001c1107c15d0_0, 20, 5;
L_000001c11084d6e0 .part v000001c1107c15d0_0, 7, 5;
L_000001c11084d500 .functor MUXZ 1, v000001c1107a0a70_0, L_000001c1107ecaa0, o000001c11075a948, C4<>;
L_000001c11084db40 .functor MUXZ 1, v000001c1107a0610_0, L_000001c1107ecae8, o000001c11075a948, C4<>;
L_000001c11084cba0 .functor MUXZ 1, v000001c1107a0930_0, L_000001c1107ecb30, o000001c11075a948, C4<>;
L_000001c11084c240 .functor MUXZ 1, v000001c11079fc10_0, L_000001c1107ecb78, o000001c11075a948, C4<>;
L_000001c11084cce0 .functor MUXZ 1, v000001c11079edb0_0, L_000001c1107ecbc0, o000001c11075a948, C4<>;
L_000001c11084ce20 .functor MUXZ 1, v000001c11079ea90_0, L_000001c1107ecc08, o000001c11075a948, C4<>;
L_000001c11084cc40 .functor MUXZ 4, v000001c11079f030_0, L_000001c1107ecc50, o000001c11075a948, C4<>;
S_000001c110793bb0 .scope module, "control_unit_inst" "control_unit" 7 81, 8 6 0, S_000001c110793700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c11074d450 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c11074d488 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c11074d4c0 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c11074d4f8 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c11074d530 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c11074d568 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c11074d5a0 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c11074d5d8 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c11074d610 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c11074d648 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c11074d680 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c11074d6b8 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c11074d6f0 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c11074d728 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c11074d760 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c11074d798 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c11074d7d0 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c11074d808 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c11074d840 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c11074d878 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c11074d8b0 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c11079f030_0 .var "ALUCtrl", 3 0;
v000001c11079edb0_0 .var "ALUSrc", 0 0;
v000001c11079ea90_0 .var "Branch", 0 0;
v000001c1107a0a70_0 .var "MemRead", 0 0;
v000001c11079fc10_0 .var "MemToReg", 0 0;
v000001c1107a0610_0 .var "MemWrite", 0 0;
v000001c1107a0930_0 .var "RegWrite", 0 0;
v000001c1107a0ed0_0 .var "WriteFromPC", 0 0;
v000001c11079f350_0 .net "funct3", 2 0, L_000001c11084cf60;  1 drivers
v000001c11079f490_0 .net "funct7", 6 0, L_000001c11084c740;  1 drivers
v000001c11079f5d0_0 .net "instr", 31 0, v000001c1107c15d0_0;  alias, 1 drivers
v000001c11079f670_0 .net "opcode", 6 0, L_000001c11084c6a0;  1 drivers
E_000001c1106db2b0 .event anyedge, v000001c11079f670_0, v000001c11079f350_0, v000001c11079f490_0;
L_000001c11084c6a0 .part v000001c1107c15d0_0, 0, 7;
L_000001c11084cf60 .part v000001c1107c15d0_0, 12, 3;
L_000001c11084c740 .part v000001c1107c15d0_0, 25, 7;
S_000001c110793d40 .scope module, "hazard_unit_inst" "hazard_unit" 7 93, 9 1 0, S_000001c110793700;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c11085ba70 .functor AND 1, L_000001c11085bb50, L_000001c11084d000, C4<1>, C4<1>;
L_000001c11085c1e0 .functor OR 1, L_000001c11084bf20, L_000001c11084d0a0, C4<0>, C4<0>;
L_000001c11085bfb0 .functor AND 1, L_000001c11085ba70, L_000001c11085c1e0, C4<1>, C4<1>;
L_000001c1107eca58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c11079fa30_0 .net/2u *"_ivl_0", 4 0, L_000001c1107eca58;  1 drivers
v000001c11079ee50_0 .net *"_ivl_11", 0 0, L_000001c11085c1e0;  1 drivers
v000001c11079eb30_0 .net *"_ivl_2", 0 0, L_000001c11084d000;  1 drivers
v000001c11079fd50_0 .net *"_ivl_5", 0 0, L_000001c11085ba70;  1 drivers
v000001c1107a0b10_0 .net *"_ivl_6", 0 0, L_000001c11084bf20;  1 drivers
v000001c11079f7b0_0 .net *"_ivl_8", 0 0, L_000001c11084d0a0;  1 drivers
v000001c11079f710_0 .net "ex_mem_read", 0 0, L_000001c11085bb50;  alias, 1 drivers
v000001c11079ff30_0 .net "ex_rd_addr", 4 0, L_000001c11085bae0;  alias, 1 drivers
v000001c1107a0bb0_0 .net "id_rs1_addr", 4 0, L_000001c11084bac0;  alias, 1 drivers
v000001c1107a0c50_0 .net "id_rs2_addr", 4 0, L_000001c11084c600;  alias, 1 drivers
v000001c1107a0750_0 .net "pipeline_stall", 0 0, L_000001c11085bfb0;  alias, 1 drivers
L_000001c11084d000 .cmp/ne 5, L_000001c11085bae0, L_000001c1107eca58;
L_000001c11084bf20 .cmp/eq 5, L_000001c11085bae0, L_000001c11084bac0;
L_000001c11084d0a0 .cmp/eq 5, L_000001c11085bae0, L_000001c11084c600;
S_000001c110793ed0 .scope module, "imm_gen_inst" "imm_gen" 7 75, 10 2 0, S_000001c110793700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c1104ac4a0 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c1104ac4d8 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c1104ac510 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c1104ac548 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c1104ac580 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c1104ac5b8 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c1104ac5f0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c1104ac628 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c1104ac660 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c11079f850_0 .var "immediate_out", 31 0;
v000001c1107a0f70_0 .net "instruction", 31 0, v000001c1107c15d0_0;  alias, 1 drivers
v000001c1107a0110_0 .net "opcode", 6 0, L_000001c11084de60;  1 drivers
E_000001c1106db470 .event anyedge, v000001c1107a0110_0, v000001c11079f5d0_0;
L_000001c11084de60 .part v000001c1107c15d0_0, 0, 7;
S_000001c110792120 .scope module, "rf" "reg_file" 7 62, 11 2 0, S_000001c110793700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c1107ec8a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c11079f8f0_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ec8a8;  1 drivers
L_000001c1107ec938 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c11079f990_0 .net *"_ivl_11", 1 0, L_000001c1107ec938;  1 drivers
L_000001c1107ec980 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1107a0070_0 .net/2u *"_ivl_14", 4 0, L_000001c1107ec980;  1 drivers
v000001c1107a3810_0 .net *"_ivl_16", 0 0, L_000001c11084bde0;  1 drivers
L_000001c1107ec9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107a24b0_0 .net/2u *"_ivl_18", 31 0, L_000001c1107ec9c8;  1 drivers
v000001c1107a1c90_0 .net *"_ivl_2", 0 0, L_000001c11084c880;  1 drivers
v000001c1107a2a50_0 .net *"_ivl_20", 31 0, L_000001c11084daa0;  1 drivers
v000001c1107a2910_0 .net *"_ivl_22", 6 0, L_000001c11084be80;  1 drivers
L_000001c1107eca10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107a38b0_0 .net *"_ivl_25", 1 0, L_000001c1107eca10;  1 drivers
L_000001c1107ec8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107a2c30_0 .net/2u *"_ivl_4", 31 0, L_000001c1107ec8f0;  1 drivers
v000001c1107a1d30_0 .net *"_ivl_6", 31 0, L_000001c11084cb00;  1 drivers
v000001c1107a1830_0 .net *"_ivl_8", 6 0, L_000001c11084d460;  1 drivers
v000001c1107a2ff0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107a2730_0 .var/i "i", 31 0;
v000001c1107a1a10_0 .net "read_addr1", 4 0, L_000001c11084bac0;  alias, 1 drivers
v000001c1107a1650_0 .net "read_addr2", 4 0, L_000001c11084c600;  alias, 1 drivers
v000001c1107a11f0_0 .net "read_data1", 31 0, L_000001c11084d280;  alias, 1 drivers
v000001c1107a1150_0 .net "read_data2", 31 0, L_000001c11084d320;  alias, 1 drivers
v000001c1107a3310 .array "registers", 31 0, 31 0;
v000001c1107a3450_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107a1510_0 .net "write_addr", 4 0, L_000001c11085cb10;  alias, 1 drivers
v000001c1107a31d0_0 .net "write_data", 31 0, L_000001c11084d780;  alias, 1 drivers
v000001c1107a2eb0_0 .net "write_enable", 0 0, L_000001c11085c330;  alias, 1 drivers
L_000001c11084c880 .cmp/eq 5, L_000001c11084bac0, L_000001c1107ec8a8;
L_000001c11084cb00 .array/port v000001c1107a3310, L_000001c11084d460;
L_000001c11084d460 .concat [ 5 2 0 0], L_000001c11084bac0, L_000001c1107ec938;
L_000001c11084d280 .functor MUXZ 32, L_000001c11084cb00, L_000001c1107ec8f0, L_000001c11084c880, C4<>;
L_000001c11084bde0 .cmp/eq 5, L_000001c11084c600, L_000001c1107ec980;
L_000001c11084daa0 .array/port v000001c1107a3310, L_000001c11084be80;
L_000001c11084be80 .concat [ 5 2 0 0], L_000001c11084c600, L_000001c1107eca10;
L_000001c11084d320 .functor MUXZ 32, L_000001c11084daa0, L_000001c1107ec9c8, L_000001c11084bde0, C4<>;
S_000001c1107b87b0 .scope module, "ex_ma" "ex_ma_buffer" 6 257, 12 4 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 12 /OUTPUT 32 "ma_alu_result_out";
    .port_info 13 /OUTPUT 32 "ma_write_data_out";
    .port_info 14 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 15 /OUTPUT 1 "ma_mem_read_out";
    .port_info 16 /OUTPUT 1 "ma_mem_write_out";
    .port_info 17 /OUTPUT 1 "ma_reg_write_out";
    .port_info 18 /OUTPUT 1 "ma_mem_to_reg_out";
v000001c1107a3ef0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107a3f90_0 .net "ex_alu_result_in", 31 0, v000001c11079d7d0_0;  alias, 1 drivers
L_000001c1107ecdb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107a3950_0 .net "ex_branch_in", 0 0, L_000001c1107ecdb8;  1 drivers
v000001c1107a3a90_0 .net "ex_mem_read_in", 0 0, v000001c11079e090_0;  alias, 1 drivers
v000001c1107a3bd0_0 .net "ex_mem_to_reg_in", 0 0, v000001c11079e270_0;  alias, 1 drivers
v000001c1107a3b30_0 .net "ex_mem_write_in", 0 0, v000001c11079e310_0;  alias, 1 drivers
v000001c1107a3d10_0 .net "ex_pc_plus_4_in", 31 0, v000001c11079c8d0_0;  alias, 1 drivers
v000001c11079d190_0 .net "ex_rd_addr_in", 4 0, v000001c11079e4f0_0;  alias, 1 drivers
v000001c11079c470_0 .net "ex_read_data2_in", 31 0, v000001c11079d870_0;  alias, 1 drivers
v000001c11079dcd0_0 .net "ex_reg_write_in", 0 0, v000001c11079cb50_0;  alias, 1 drivers
v000001c11079c970_0 .var "ma_alu_result_out", 31 0;
v000001c11079d4b0_0 .var "ma_mem_read_out", 0 0;
v000001c11079c790_0 .var "ma_mem_to_reg_out", 0 0;
v000001c11079cc90_0 .var "ma_mem_write_out", 0 0;
v000001c11079da50_0 .var "ma_pc_plus_4_out", 31 0;
v000001c11079d910_0 .var "ma_rd_addr_out", 4 0;
v000001c11079e810_0 .var "ma_reg_write_out", 0 0;
v000001c11079daf0_0 .var "ma_write_data_out", 31 0;
v000001c11079cf10_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107b8170 .scope module, "ex_stage" "ins_ex" 6 210, 13 6 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_alu_result_out";
    .port_info 21 /OUTPUT 32 "ex_read_data2_out";
    .port_info 22 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 23 /OUTPUT 1 "ex_mem_read_out";
    .port_info 24 /OUTPUT 1 "ex_mem_write_out";
    .port_info 25 /OUTPUT 1 "ex_reg_write_out";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 27 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 28 /OUTPUT 32 "ex_branch_target_out";
v000001c11079c3d0_0 .net "alu_mux_out_b", 31 0, L_000001c11084df00;  1 drivers
v000001c11079c290_0 .net "alu_result", 31 0, v000001c11079d550_0;  1 drivers
v000001c11079df50_0 .net "branch_taken_comb", 0 0, L_000001c11085cfe0;  1 drivers
v000001c11079c650_0 .net "branch_target_comb", 31 0, L_000001c11084dc80;  1 drivers
v000001c11079d730_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c11079d7d0_0 .var "ex_alu_result_out", 31 0;
v000001c11079e770_0 .var "ex_branch_taken_out", 0 0;
v000001c11079dff0_0 .var "ex_branch_target_out", 31 0;
v000001c11079e090_0 .var "ex_mem_read_out", 0 0;
v000001c11079e270_0 .var "ex_mem_to_reg_out", 0 0;
v000001c11079e310_0 .var "ex_mem_write_out", 0 0;
v000001c11079c8d0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c11079e4f0_0 .var "ex_rd_addr_out", 4 0;
v000001c11079d870_0 .var "ex_read_data2_out", 31 0;
v000001c11079cb50_0 .var "ex_reg_write_out", 0 0;
v000001c11079e6d0_0 .net "forward_a_in", 1 0, v000001c1107bf0f0_0;  alias, 1 drivers
v000001c1107be330_0 .net "forward_b_in", 1 0, v000001c1107be470_0;  alias, 1 drivers
v000001c1107bd890_0 .net "fwd_data_a", 31 0, L_000001c11084c380;  1 drivers
v000001c1107bec90_0 .net "fwd_data_b", 31 0, L_000001c11084d5a0;  1 drivers
v000001c1107bdb10_0 .net "id_alu_ctrl_in", 3 0, v000001c1107be290_0;  alias, 1 drivers
v000001c1107bde30_0 .net "id_alu_src_in", 0 0, v000001c1107be510_0;  alias, 1 drivers
v000001c1107bcb70_0 .net "id_branch_in", 0 0, v000001c1107bd070_0;  alias, 1 drivers
v000001c1107bd250_0 .net "id_immediate_in", 31 0, v000001c1107bea10_0;  alias, 1 drivers
v000001c1107bd2f0_0 .net "id_mem_read_in", 0 0, v000001c1107beab0_0;  alias, 1 drivers
v000001c1107bcf30_0 .net "id_mem_to_reg_in", 0 0, v000001c1107bd570_0;  alias, 1 drivers
v000001c1107be8d0_0 .net "id_mem_write_in", 0 0, v000001c1107bce90_0;  alias, 1 drivers
v000001c1107be830_0 .net "id_pc_in", 31 0, v000001c1107bca30_0;  alias, 1 drivers
v000001c1107be0b0_0 .net "id_pc_plus_4_in", 31 0, v000001c1107bd6b0_0;  alias, 1 drivers
v000001c1107bd110_0 .net "id_rd_addr_in", 4 0, v000001c1107bcd50_0;  alias, 1 drivers
v000001c1107bd1b0_0 .net "id_read_data1_in", 31 0, v000001c1107bedd0_0;  alias, 1 drivers
v000001c1107be150_0 .net "id_read_data2_in", 31 0, v000001c1107bc990_0;  alias, 1 drivers
v000001c1107bcc10_0 .net "id_reg_write_in", 0 0, v000001c1107be650_0;  alias, 1 drivers
v000001c1107be3d0_0 .net "mem_forward_data_in", 31 0, L_000001c11085be60;  alias, 1 drivers
v000001c1107bd390_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107bd930_0 .net "wb_forward_data_in", 31 0, L_000001c11085d1a0;  alias, 1 drivers
S_000001c1107b9d90 .scope module, "alu_inst" "ALU" 13 84, 14 1 0, S_000001c1107b8170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c11074e2c0 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c11074e2f8 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c11074e330 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c11074e368 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c11074e3a0 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c11074e3d8 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c11074e410 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c11074e448 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c11074e480 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c11074e4b8 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c11074e4f0 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c11074e528 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c1107a3e50_0 .net "A", 31 0, L_000001c11084c380;  alias, 1 drivers
v000001c11079e8b0_0 .net "ALU_control", 3 0, v000001c1107be290_0;  alias, 1 drivers
v000001c11079c330_0 .net "B", 31 0, L_000001c11084df00;  alias, 1 drivers
v000001c11079d550_0 .var "result", 31 0;
E_000001c1106dc070 .event anyedge, v000001c11079e8b0_0, v000001c1107a3e50_0, v000001c11079c330_0;
S_000001c1107b8c60 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 76, 15 1 0, S_000001c1107b8170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c11079cfb0_0 .net "alu_src", 0 0, v000001c1107be510_0;  alias, 1 drivers
v000001c11079e590_0 .net "imm", 31 0, v000001c1107bea10_0;  alias, 1 drivers
v000001c11079c510_0 .net "mux_out", 31 0, L_000001c11084df00;  alias, 1 drivers
v000001c11079d9b0_0 .net "rs2", 31 0, L_000001c11084d5a0;  alias, 1 drivers
L_000001c11084df00 .functor MUXZ 32, L_000001c11084d5a0, v000001c1107bea10_0, v000001c1107be510_0, C4<>;
S_000001c1107b9750 .scope module, "branch_unit" "branch_logic" 13 92, 16 3 0, S_000001c1107b8170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c11085cfe0 .functor AND 1, v000001c1107bd070_0, L_000001c11084d640, C4<1>, C4<1>;
v000001c11079ca10_0 .net "branch_in", 0 0, v000001c1107bd070_0;  alias, 1 drivers
v000001c11079e630_0 .net "branch_taken_out", 0 0, L_000001c11085cfe0;  alias, 1 drivers
v000001c11079cbf0_0 .net "branch_target_out", 31 0, L_000001c11084dc80;  alias, 1 drivers
v000001c11079cab0_0 .net "current_pc", 31 0, v000001c1107bca30_0;  alias, 1 drivers
v000001c11079d5f0_0 .net "immediate", 31 0, v000001c1107bea10_0;  alias, 1 drivers
v000001c11079cdd0_0 .net "is_equal", 0 0, L_000001c11084d640;  1 drivers
v000001c11079db90_0 .net "rs1_data", 31 0, L_000001c11084c380;  alias, 1 drivers
v000001c11079dc30_0 .net "rs2_data", 31 0, L_000001c11084d5a0;  alias, 1 drivers
L_000001c11084d640 .cmp/eq 32, L_000001c11084c380, L_000001c11084d5a0;
L_000001c11084dc80 .arith/sum 32, v000001c1107bca30_0, v000001c1107bea10_0;
S_000001c1107b8620 .scope module, "fwd_mux_a" "forwarding_mux" 13 59, 17 6 0, S_000001c1107b8170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ecc98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c11079dd70_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ecc98;  1 drivers
v000001c11079d230_0 .net *"_ivl_2", 0 0, L_000001c11084c2e0;  1 drivers
L_000001c1107ecce0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c11079d050_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ecce0;  1 drivers
v000001c11079c1f0_0 .net *"_ivl_6", 0 0, L_000001c11084d1e0;  1 drivers
v000001c11079e130_0 .net *"_ivl_8", 31 0, L_000001c11084dbe0;  1 drivers
v000001c11079c5b0_0 .net "data_from_mem_stage", 31 0, L_000001c11085be60;  alias, 1 drivers
v000001c11079e450_0 .net "data_from_reg_file", 31 0, v000001c1107bedd0_0;  alias, 1 drivers
v000001c11079c150_0 .net "data_from_wb_stage", 31 0, L_000001c11085d1a0;  alias, 1 drivers
v000001c11079de10_0 .net "forward_sel", 1 0, v000001c1107bf0f0_0;  alias, 1 drivers
v000001c11079e1d0_0 .net "forwarded_data", 31 0, L_000001c11084c380;  alias, 1 drivers
L_000001c11084c2e0 .cmp/eq 2, v000001c1107bf0f0_0, L_000001c1107ecc98;
L_000001c11084d1e0 .cmp/eq 2, v000001c1107bf0f0_0, L_000001c1107ecce0;
L_000001c11084dbe0 .functor MUXZ 32, v000001c1107bedd0_0, L_000001c11085be60, L_000001c11084d1e0, C4<>;
L_000001c11084c380 .functor MUXZ 32, L_000001c11084dbe0, L_000001c11085d1a0, L_000001c11084c2e0, C4<>;
S_000001c1107b8f80 .scope module, "fwd_mux_b" "forwarding_mux" 13 67, 17 6 0, S_000001c1107b8170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ecd28 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c11079ce70_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ecd28;  1 drivers
v000001c11079c6f0_0 .net *"_ivl_2", 0 0, L_000001c11084c420;  1 drivers
L_000001c1107ecd70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c11079d0f0_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ecd70;  1 drivers
v000001c11079d2d0_0 .net *"_ivl_6", 0 0, L_000001c11084cec0;  1 drivers
v000001c11079c830_0 .net *"_ivl_8", 31 0, L_000001c11084d140;  1 drivers
v000001c11079d370_0 .net "data_from_mem_stage", 31 0, L_000001c11085be60;  alias, 1 drivers
v000001c11079d410_0 .net "data_from_reg_file", 31 0, v000001c1107bc990_0;  alias, 1 drivers
v000001c11079d690_0 .net "data_from_wb_stage", 31 0, L_000001c11085d1a0;  alias, 1 drivers
v000001c11079e3b0_0 .net "forward_sel", 1 0, v000001c1107be470_0;  alias, 1 drivers
v000001c11079deb0_0 .net "forwarded_data", 31 0, L_000001c11084d5a0;  alias, 1 drivers
L_000001c11084c420 .cmp/eq 2, v000001c1107be470_0, L_000001c1107ecd28;
L_000001c11084cec0 .cmp/eq 2, v000001c1107be470_0, L_000001c1107ecd70;
L_000001c11084d140 .functor MUXZ 32, v000001c1107bc990_0, L_000001c11085be60, L_000001c11084cec0, C4<>;
L_000001c11084d5a0 .functor MUXZ 32, L_000001c11084d140, L_000001c11085d1a0, L_000001c11084c420, C4<>;
S_000001c1107b8940 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c11085d0c0 .functor BUFZ 32, L_000001c1106a3710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ec860 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c1107be1f0_0 .net/2u *"_ivl_0", 31 0, L_000001c1107ec860;  1 drivers
v000001c1107bf050_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107be790_0 .net "instruction_in", 31 0, L_000001c1106a3710;  alias, 1 drivers
v000001c1107bd430_0 .net "instruction_out", 31 0, L_000001c11085d0c0;  alias, 1 drivers
v000001c1107bdcf0_0 .net "pc_in", 31 0, v000001c1107bf910_0;  alias, 1 drivers
v000001c1107be970_0 .net "pc_plus_4_out", 31 0, L_000001c11084da00;  alias, 1 drivers
v000001c1107bdd90_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
L_000001c11084da00 .arith/sum 32, v000001c1107bf910_0, L_000001c1107ec860;
S_000001c1107b8ad0 .scope module, "fwd_unit" "forwarding_unit" 6 377, 19 2 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c1107be5b0_0 .net "ex_rs1_addr", 4 0, v000001c1107bded0_0;  alias, 1 drivers
v000001c1107bdbb0_0 .net "ex_rs2_addr", 4 0, v000001c1107befb0_0;  alias, 1 drivers
v000001c1107bf0f0_0 .var "forward_a", 1 0;
v000001c1107be470_0 .var "forward_b", 1 0;
v000001c1107bd9d0_0 .net "mem_rd_addr", 4 0, v000001c11079d910_0;  alias, 1 drivers
v000001c1107bed30_0 .net "mem_reg_write", 0 0, v000001c11079e810_0;  alias, 1 drivers
v000001c1107bcfd0_0 .net "wb_rd_addr", 4 0, v000001c1107bf870_0;  alias, 1 drivers
v000001c1107bd4d0_0 .net "wb_reg_write", 0 0, v000001c1107c0d10_0;  alias, 1 drivers
E_000001c1106dc1b0/0 .event anyedge, v000001c11079e810_0, v000001c11079d910_0, v000001c1107be5b0_0, v000001c1107bd4d0_0;
E_000001c1106dc1b0/1 .event anyedge, v000001c1107bcfd0_0, v000001c1107bdbb0_0;
E_000001c1106dc1b0 .event/or E_000001c1106dc1b0/0, E_000001c1106dc1b0/1;
S_000001c1107b9a70 .scope module, "id_ex" "id_ex_buffer" 6 154, 20 4 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_pc_out";
    .port_info 21 /OUTPUT 32 "ex_read_data1_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 32 "ex_immediate_out";
    .port_info 24 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 25 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 27 /OUTPUT 32 "ex_instruction_out";
    .port_info 28 /OUTPUT 1 "ex_mem_read_out";
    .port_info 29 /OUTPUT 1 "ex_mem_write_out";
    .port_info 30 /OUTPUT 1 "ex_reg_write_out";
    .port_info 31 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 32 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 33 /OUTPUT 1 "ex_Branch_out";
    .port_info 34 /OUTPUT 4 "ex_ALUCtrl_out";
v000001c1107bd610_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107be290_0 .var "ex_ALUCtrl_out", 3 0;
v000001c1107be510_0 .var "ex_ALUSrc_out", 0 0;
v000001c1107bd070_0 .var "ex_Branch_out", 0 0;
v000001c1107bd570_0 .var "ex_MemToReg_out", 0 0;
v000001c1107bea10_0 .var "ex_immediate_out", 31 0;
v000001c1107be6f0_0 .var "ex_instruction_out", 31 0;
v000001c1107beab0_0 .var "ex_mem_read_out", 0 0;
v000001c1107bce90_0 .var "ex_mem_write_out", 0 0;
v000001c1107bca30_0 .var "ex_pc_out", 31 0;
v000001c1107bd6b0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c1107bcd50_0 .var "ex_rd_addr_out", 4 0;
v000001c1107bedd0_0 .var "ex_read_data1_out", 31 0;
v000001c1107bc990_0 .var "ex_read_data2_out", 31 0;
v000001c1107be650_0 .var "ex_reg_write_out", 0 0;
v000001c1107bded0_0 .var "ex_rs1_addr_out", 4 0;
v000001c1107befb0_0 .var "ex_rs2_addr_out", 4 0;
v000001c1107bdc50_0 .net "id_ALUCtrl_in", 3 0, L_000001c11084cc40;  alias, 1 drivers
v000001c1107bdf70_0 .net "id_ALUSrc_in", 0 0, L_000001c11084cce0;  alias, 1 drivers
v000001c1107bd750_0 .net "id_Branch_in", 0 0, L_000001c11084ce20;  alias, 1 drivers
v000001c1107bcad0_0 .net "id_MemToReg_in", 0 0, L_000001c11084c240;  alias, 1 drivers
v000001c1107bd7f0_0 .net "id_immediate_in", 31 0, L_000001c11085caa0;  alias, 1 drivers
v000001c1107be010_0 .net "id_instruction_in", 31 0, L_000001c11085ccd0;  alias, 1 drivers
v000001c1107bccb0_0 .net "id_mem_read_in", 0 0, L_000001c11084d500;  alias, 1 drivers
v000001c1107bda70_0 .net "id_mem_write_in", 0 0, L_000001c11084db40;  alias, 1 drivers
v000001c1107beb50_0 .net "id_pc_in", 31 0, L_000001c11085cc60;  alias, 1 drivers
v000001c1107bebf0_0 .net "id_pc_plus_4_in", 31 0, L_000001c11085c870;  alias, 1 drivers
v000001c1107bee70_0 .net "id_rd_addr_in", 4 0, L_000001c11085ca30;  alias, 1 drivers
v000001c1107bef10_0 .net "id_read_data1_in", 31 0, L_000001c11085c100;  alias, 1 drivers
v000001c1107bcdf0_0 .net "id_read_data2_in", 31 0, L_000001c11085d280;  alias, 1 drivers
v000001c1107c0310_0 .net "id_reg_write_in", 0 0, L_000001c11084cba0;  alias, 1 drivers
v000001c1107c0090_0 .net "id_rs1_addr_in", 4 0, L_000001c11085c410;  alias, 1 drivers
v000001c1107c09f0_0 .net "id_rs2_addr_in", 4 0, L_000001c11085c170;  alias, 1 drivers
v000001c1107bfcd0_0 .net "pipeline_stall", 0 0, L_000001c11085bfb0;  alias, 1 drivers
v000001c1107c0950_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107b8300 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c1107c12b0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c15d0_0 .var "id_instruction_out", 31 0;
v000001c1107c0bd0_0 .var "id_pc_out", 31 0;
v000001c1107c0db0_0 .var "id_pc_plus_4_out", 31 0;
v000001c1107c1670_0 .net "if_instruction_in", 31 0, L_000001c1106a3710;  alias, 1 drivers
v000001c1107bf4b0_0 .net "if_pc_in", 31 0, v000001c1107bf910_0;  alias, 1 drivers
v000001c1107c03b0_0 .net "if_pc_plus_4_in", 31 0, L_000001c11084da00;  alias, 1 drivers
v000001c1107bfaf0_0 .net "pipeline_stall", 0 0, L_000001c11085bfb0;  alias, 1 drivers
v000001c1107bf9b0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107b95c0 .scope module, "mem_stage" "ins_mem" 6 293, 22 8 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 32 "mem_read_data_in";
    .port_info 11 /OUTPUT 32 "mem_address_out";
    .port_info 12 /OUTPUT 32 "mem_write_data_out";
    .port_info 13 /OUTPUT 1 "mem_read_en_out";
    .port_info 14 /OUTPUT 1 "mem_write_en_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 32 "read_data_out";
    .port_info 17 /OUTPUT 5 "rd_addr_out";
    .port_info 18 /OUTPUT 32 "pc_plus_4_out";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
v000001c1107bf7d0_0 .net "alu_result_in", 31 0, v000001c11079c970_0;  alias, 1 drivers
v000001c1107c0a90_0 .var "alu_result_out", 31 0;
v000001c1107c08b0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c1850_0 .var "mem_address_out", 31 0;
v000001c1107c0b30_0 .net "mem_read_data_in", 31 0, L_000001c1107e3040;  alias, 1 drivers
v000001c1107bfd70_0 .var "mem_read_en_out", 0 0;
v000001c1107c18f0_0 .net "mem_read_in", 0 0, v000001c11079d4b0_0;  alias, 1 drivers
v000001c1107bf230_0 .net "mem_to_reg_in", 0 0, v000001c11079c790_0;  alias, 1 drivers
v000001c1107c1030_0 .var "mem_to_reg_out", 0 0;
v000001c1107c01d0_0 .var "mem_write_data_out", 31 0;
v000001c1107bfff0_0 .var "mem_write_en_out", 0 0;
v000001c1107c0ef0_0 .net "mem_write_in", 0 0, v000001c11079cc90_0;  alias, 1 drivers
v000001c1107bf2d0_0 .net "pc_plus_4_in", 31 0, v000001c11079da50_0;  alias, 1 drivers
v000001c1107bfeb0_0 .var "pc_plus_4_out", 31 0;
v000001c1107bf550_0 .net "rd_addr_in", 4 0, v000001c11079d910_0;  alias, 1 drivers
v000001c1107c1490_0 .var "rd_addr_out", 4 0;
v000001c1107bf190_0 .var "read_data_out", 31 0;
v000001c1107c0f90_0 .net "reg_write_in", 0 0, v000001c11079e810_0;  alias, 1 drivers
v000001c1107bf690_0 .var "reg_write_out", 0 0;
v000001c1107c17b0_0 .net "rs2_data_in", 31 0, v000001c11079daf0_0;  alias, 1 drivers
v000001c1107bfa50_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107b8df0 .scope module, "mem_wb" "mem_wb_buffer" 6 331, 23 3 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_alu_result_out";
    .port_info 9 /OUTPUT 32 "wb_read_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 12 /OUTPUT 1 "wb_reg_write_out";
    .port_info 13 /OUTPUT 1 "wb_mem_to_reg_out";
v000001c1107bfe10_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c0c70_0 .net "mem_alu_result_in", 31 0, v000001c1107c0a90_0;  alias, 1 drivers
v000001c1107c0630_0 .net "mem_mem_to_reg_in", 0 0, v000001c1107c1030_0;  alias, 1 drivers
v000001c1107c13f0_0 .net "mem_pc_plus_4_in", 31 0, v000001c1107bfeb0_0;  alias, 1 drivers
v000001c1107bf370_0 .net "mem_rd_addr_in", 4 0, v000001c1107c1490_0;  alias, 1 drivers
v000001c1107c0130_0 .net "mem_read_data_in", 31 0, v000001c1107bf190_0;  alias, 1 drivers
v000001c1107c06d0_0 .net "mem_reg_write_in", 0 0, v000001c1107bf690_0;  alias, 1 drivers
v000001c1107bf410_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107bf5f0_0 .var "wb_alu_result_out", 31 0;
v000001c1107bf730_0 .var "wb_mem_to_reg_out", 0 0;
v000001c1107bfc30_0 .var "wb_pc_plus_4_out", 31 0;
v000001c1107bf870_0 .var "wb_rd_addr_out", 4 0;
v000001c1107bfb90_0 .var "wb_read_data_out", 31 0;
v000001c1107c0d10_0 .var "wb_reg_write_out", 0 0;
S_000001c1107b98e0 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c1107c0770_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c0270_0 .net "pc_in", 31 0, L_000001c11084e0e0;  alias, 1 drivers
v000001c1107bf910_0 .var "pc_out", 31 0;
v000001c1107c0e50_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107b9f20 .scope module, "wb_stage" "ins_wb" 6 354, 25 8 0, S_000001c1107930c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_write_data_out";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 10 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c11085cb10 .functor BUFZ 5, v000001c1107bf870_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085c330 .functor BUFZ 1, v000001c1107c0d10_0, C4<0>, C4<0>, C4<0>;
v000001c1107c10d0_0 .net "alu_result_in", 31 0, v000001c1107bf5f0_0;  alias, 1 drivers
v000001c1107c0450_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c04f0_0 .net "mem_to_reg_in", 0 0, v000001c1107bf730_0;  alias, 1 drivers
v000001c1107c1170_0 .net "pc_plus_4_in", 31 0, v000001c1107bfc30_0;  alias, 1 drivers
v000001c1107c1210_0 .net "rd_addr_in", 4 0, v000001c1107bf870_0;  alias, 1 drivers
v000001c1107c1350_0 .net "read_data_in", 31 0, v000001c1107bfb90_0;  alias, 1 drivers
v000001c1107c0590_0 .net "reg_write_in", 0 0, v000001c1107c0d10_0;  alias, 1 drivers
v000001c1107c1710_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107c1530_0 .net "wb_rd_addr_out", 4 0, L_000001c11085cb10;  alias, 1 drivers
v000001c1107c0810_0 .net "wb_reg_write_en_out", 0 0, L_000001c11085c330;  alias, 1 drivers
v000001c1107c1a30_0 .net "wb_write_data_out", 31 0, L_000001c11084d780;  alias, 1 drivers
L_000001c11084d780 .functor MUXZ 32, v000001c1107bf5f0_0, v000001c1107bfb90_0, v000001c1107bf730_0, C4<>;
S_000001c1107b9c00 .scope module, "core3" "riscv_core" 5 150, 6 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c11085c480 .functor BUFZ 32, v000001c1107d8dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085d2f0 .functor BUFZ 5, v000001c1107c50d0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085bed0 .functor BUFZ 1, v000001c1107c4e50_0, C4<0>, C4<0>, C4<0>;
L_000001c11085c560 .functor BUFZ 32, v000001c1107c3eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c640 .functor BUFZ 32, L_000001c11084f760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107da8a0_0 .net *"_ivl_0", 31 0, L_000001c11084d820;  1 drivers
v000001c1107d9720_0 .net "branch_taken", 0 0, v000001c1107c6e30_0;  1 drivers
v000001c1107d9860_0 .net "branch_target", 31 0, v000001c1107c7c90_0;  1 drivers
v000001c1107daa80_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d8aa0_0 .net "curr_pc", 31 0, v000001c1107d8dc0_0;  1 drivers
v000001c1107d8be0_0 .net "dmem_address_out", 31 0, v000001c1107d97c0_0;  alias, 1 drivers
v000001c1107d9d60_0 .net "dmem_read_data_in", 31 0, L_000001c1107e2be0;  alias, 1 drivers
v000001c1107d9e00_0 .net "dmem_read_en_out", 0 0, v000001c1107d9900_0;  alias, 1 drivers
v000001c1107d8c80_0 .net "dmem_write_data_out", 31 0, v000001c1107d8f00_0;  alias, 1 drivers
v000001c1107d9ea0_0 .net "dmem_write_en_out", 0 0, v000001c1107d9220_0;  alias, 1 drivers
v000001c1107da940_0 .net "ex_alu_ctrl_in", 3 0, v000001c1107d7920_0;  1 drivers
v000001c1107d9fe0_0 .net "ex_alu_result_out", 31 0, v000001c1107c62f0_0;  1 drivers
v000001c1107da080_0 .net "ex_alu_src_in", 0 0, v000001c1107d7420_0;  1 drivers
v000001c1107da120_0 .net "ex_branch_in", 0 0, v000001c1107d63e0_0;  1 drivers
v000001c1107da1c0_0 .net "ex_immediate_in", 31 0, v000001c1107d6520_0;  1 drivers
v000001c1107dac60_0 .net "ex_instruction_in", 31 0, v000001c1107d7560_0;  1 drivers
v000001c1107d86e0_0 .net "ex_mem_read_feedback", 0 0, L_000001c11085bed0;  1 drivers
v000001c1107dc6a0_0 .net "ex_mem_read_in", 0 0, v000001c1107d8460_0;  1 drivers
v000001c1107dc380_0 .net "ex_mem_read_out", 0 0, v000001c1107c5ad0_0;  1 drivers
v000001c1107dbde0_0 .net "ex_mem_to_reg_in", 0 0, v000001c1107d6a20_0;  1 drivers
v000001c1107dcc40_0 .net "ex_mem_to_reg_out", 0 0, v000001c1107c69d0_0;  1 drivers
v000001c1107db2a0_0 .net "ex_mem_write_in", 0 0, v000001c1107d6ac0_0;  1 drivers
v000001c1107dc060_0 .net "ex_mem_write_out", 0 0, v000001c1107c6570_0;  1 drivers
v000001c1107dcd80_0 .net "ex_pc_in", 31 0, v000001c1107d6d40_0;  1 drivers
v000001c1107dbac0_0 .net "ex_pc_plus_4_in", 31 0, v000001c1107d6ca0_0;  1 drivers
v000001c1107db160_0 .net "ex_pc_plus_4_out", 31 0, v000001c1107c7330_0;  1 drivers
v000001c1107dd0a0_0 .net "ex_rd_addr_in", 4 0, v000001c1107d5e40_0;  1 drivers
v000001c1107dc560_0 .net "ex_rd_addr_out", 4 0, v000001c1107c7470_0;  1 drivers
v000001c1107dce20_0 .net "ex_rd_feedback", 4 0, L_000001c11085d2f0;  1 drivers
v000001c1107dd460_0 .net "ex_read_data1_in", 31 0, v000001c1107d7380_0;  1 drivers
v000001c1107dd3c0_0 .net "ex_read_data2_in", 31 0, v000001c1107d6660_0;  1 drivers
v000001c1107dd140_0 .net "ex_read_data2_out", 31 0, v000001c1107c6610_0;  1 drivers
v000001c1107dc420_0 .net "ex_reg_write_in", 0 0, v000001c1107d62a0_0;  1 drivers
v000001c1107db340_0 .net "ex_reg_write_out", 0 0, v000001c1107c6750_0;  1 drivers
v000001c1107dd500_0 .net "ex_rs1_addr_in", 4 0, v000001c1107d7060_0;  1 drivers
v000001c1107db5c0_0 .net "ex_rs2_addr_in", 4 0, v000001c1107d7d80_0;  1 drivers
v000001c1107db3e0_0 .net "forward_a", 1 0, v000001c1107d6b60_0;  1 drivers
v000001c1107dae40_0 .net "forward_b", 1 0, v000001c1107d6840_0;  1 drivers
v000001c1107db980_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084fbc0;  1 drivers
v000001c1107dbd40_0 .net "id_alu_src_out", 0 0, L_000001c1108505c0;  1 drivers
v000001c1107db480_0 .net "id_branch_out", 0 0, L_000001c11084f800;  1 drivers
v000001c1107db520_0 .net "id_immediate_out", 31 0, L_000001c11085c020;  1 drivers
v000001c1107dd1e0_0 .net "id_instruction_debug_out", 31 0, L_000001c11085c3a0;  1 drivers
v000001c1107dada0_0 .net "id_instruction_in", 31 0, v000001c1107d7240_0;  1 drivers
v000001c1107dc7e0_0 .net "id_mem_read_out", 0 0, L_000001c11084e5e0;  1 drivers
v000001c1107dd000_0 .net "id_mem_to_reg_out", 0 0, L_000001c11084f120;  1 drivers
v000001c1107daf80_0 .net "id_mem_write_out", 0 0, L_000001c11084efe0;  1 drivers
v000001c1107dc600_0 .net "id_pc_in", 31 0, v000001c1107d72e0_0;  1 drivers
v000001c1107db8e0_0 .net "id_pc_out_pass", 31 0, L_000001c11085c5d0;  1 drivers
v000001c1107dc240_0 .net "id_pc_plus_4_in", 31 0, v000001c1107d77e0_0;  1 drivers
v000001c1107db020_0 .net "id_pc_plus_4_out", 31 0, L_000001c11085bc30;  1 drivers
v000001c1107dbe80_0 .net "id_rd_addr_out", 4 0, L_000001c11085d3d0;  1 drivers
v000001c1107db840_0 .net "id_read_data1_out", 31 0, L_000001c11085c250;  1 drivers
v000001c1107db0c0_0 .net "id_read_data2_out", 31 0, L_000001c11085bca0;  1 drivers
v000001c1107db660_0 .net "id_reg_write_out", 0 0, L_000001c11084e4a0;  1 drivers
v000001c1107dc100_0 .net "id_rs1_addr_out", 4 0, L_000001c11085c8e0;  1 drivers
v000001c1107db700_0 .net "id_rs2_addr_out", 4 0, L_000001c11085d4b0;  1 drivers
v000001c1107db7a0_0 .net "if_instruction_in", 31 0, L_000001c11085c2c0;  1 drivers
v000001c1107dba20_0 .net "imem_address_out", 31 0, L_000001c11085c480;  alias, 1 drivers
v000001c1107dbb60_0 .net "imem_data_in", 31 0, L_000001c1106a4890;  alias, 1 drivers
v000001c1107dc2e0_0 .net "ma_alu_result_out", 31 0, v000001c1107c3eb0_0;  1 drivers
v000001c1107dbc00_0 .net "ma_mem_read_out", 0 0, v000001c1107c4e50_0;  1 drivers
v000001c1107dd280_0 .net "ma_mem_to_reg_out", 0 0, v000001c1107c4ef0_0;  1 drivers
v000001c1107dc4c0_0 .net "ma_mem_write_out", 0 0, v000001c1107c5030_0;  1 drivers
v000001c1107dbca0_0 .net "ma_pc_plus_4_out", 31 0, v000001c1107c3f50_0;  1 drivers
v000001c1107dc740_0 .net "ma_rd_addr_out", 4 0, v000001c1107c50d0_0;  1 drivers
v000001c1107dc880_0 .net "ma_reg_write_out", 0 0, v000001c1107c4130_0;  1 drivers
v000001c1107db200_0 .net "ma_write_data_out", 31 0, v000001c1107c5170_0;  1 drivers
v000001c1107dbf20_0 .net "mem_alu_result_to_wb", 31 0, v000001c1107d81e0_0;  1 drivers
v000001c1107dbfc0_0 .net "mem_forward_data", 31 0, L_000001c11085c560;  1 drivers
v000001c1107dd320_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c1107d8e60_0;  1 drivers
v000001c1107dc1a0_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c1107dab20_0;  1 drivers
v000001c1107daee0_0 .net "mem_rd_addr_to_wb", 4 0, v000001c1107d90e0_0;  1 drivers
v000001c1107dc920_0 .net "mem_read_data_to_wb", 31 0, v000001c1107d8d20_0;  1 drivers
v000001c1107dc9c0_0 .net "mem_reg_write_to_wb", 0 0, v000001c1107d92c0_0;  1 drivers
v000001c1107dca60_0 .net "next_pc", 31 0, L_000001c11084d8c0;  1 drivers
v000001c1107dcb00_0 .net "pc_plus_4", 31 0, L_000001c11084bb60;  1 drivers
v000001c1107dcce0_0 .net "pipeline_stall", 0 0, L_000001c11085bdf0;  1 drivers
v000001c1107dcba0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107dcec0_0 .net "wb_alu_result_in", 31 0, v000001c1107da4e0_0;  1 drivers
v000001c1107dcf60_0 .net "wb_forward_data", 31 0, L_000001c11085c640;  1 drivers
v000001c1107dfd00_0 .net "wb_mem_to_reg_in", 0 0, v000001c1107d8820_0;  1 drivers
v000001c1107de9a0_0 .net "wb_pc_plus_4_in", 31 0, v000001c1107da580_0;  1 drivers
v000001c1107dd5a0_0 .net "wb_rd_addr_in", 4 0, v000001c1107da6c0_0;  1 drivers
v000001c1107decc0_0 .net "wb_rd_feedback", 4 0, L_000001c11085c4f0;  1 drivers
v000001c1107ddb40_0 .net "wb_read_data_in", 31 0, v000001c1107d9040_0;  1 drivers
v000001c1107dd640_0 .net "wb_reg_write_feedback", 0 0, L_000001c11085cdb0;  1 drivers
v000001c1107df3a0_0 .net "wb_reg_write_in", 0 0, v000001c1107d88c0_0;  1 drivers
v000001c1107dd8c0_0 .net "wb_write_data_feedback", 31 0, L_000001c11084f760;  1 drivers
L_000001c11084d820 .functor MUXZ 32, L_000001c11084bb60, v000001c1107d8dc0_0, L_000001c11085bdf0, C4<>;
L_000001c11084d8c0 .functor MUXZ 32, L_000001c11084d820, v000001c1107c7c90_0, v000001c1107c6e30_0, C4<>;
S_000001c1107b9110 .scope module, "decode_stage" "ins_decode" 6 104, 7 3 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
L_000001c11085bc30 .functor BUFZ 32, v000001c1107d77e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c5d0 .functor BUFZ 32, v000001c1107d72e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c250 .functor BUFZ 32, L_000001c11084ecc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085bca0 .functor BUFZ 32, L_000001c11084e540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c020 .functor BUFZ 32, v000001c1107c94f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c11085c8e0 .functor BUFZ 5, L_000001c11084e040, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085d4b0 .functor BUFZ 5, L_000001c11084ddc0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085d3d0 .functor BUFZ 5, L_000001c11084dfa0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085c3a0 .functor BUFZ 32, v000001c1107d7240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ed040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107ca710_0 .net/2u *"_ivl_24", 0 0, L_000001c1107ed040;  1 drivers
L_000001c1107ed088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107ca7b0_0 .net/2u *"_ivl_28", 0 0, L_000001c1107ed088;  1 drivers
L_000001c1107ed0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107cab70_0 .net/2u *"_ivl_32", 0 0, L_000001c1107ed0d0;  1 drivers
L_000001c1107ed118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107ca850_0 .net/2u *"_ivl_36", 0 0, L_000001c1107ed118;  1 drivers
L_000001c1107ed160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107caa30_0 .net/2u *"_ivl_40", 0 0, L_000001c1107ed160;  1 drivers
L_000001c1107ed1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107ca8f0_0 .net/2u *"_ivl_44", 0 0, L_000001c1107ed1a8;  1 drivers
L_000001c1107ed1f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c1107ca990_0 .net/2u *"_ivl_48", 3 0, L_000001c1107ed1f0;  1 drivers
v000001c1107cacb0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107ca5d0_0 .net "ctrl_alu_ctrl", 3 0, v000001c1107c9db0_0;  1 drivers
v000001c1107ca670_0 .net "ctrl_alu_src", 0 0, v000001c1107c9950_0;  1 drivers
v000001c1107c3910_0 .net "ctrl_branch", 0 0, v000001c1107ca170_0;  1 drivers
v000001c1107c4590_0 .net "ctrl_mem_read", 0 0, v000001c1107c9450_0;  1 drivers
v000001c1107c3730_0 .net "ctrl_mem_to_reg", 0 0, v000001c1107c9310_0;  1 drivers
v000001c1107c2fb0_0 .net "ctrl_mem_write", 0 0, v000001c1107c9e50_0;  1 drivers
v000001c1107c2dd0_0 .net "ctrl_reg_write", 0 0, v000001c1107c99f0_0;  1 drivers
v000001c1107c2e70_0 .net "ex_mem_read_in", 0 0, L_000001c11085bed0;  alias, 1 drivers
v000001c1107c3870_0 .net "ex_rd_addr_in", 4 0, L_000001c11085d2f0;  alias, 1 drivers
v000001c1107c4a90_0 .net "id_alu_ctrl_out", 3 0, L_000001c11084fbc0;  alias, 1 drivers
v000001c1107c4b30_0 .net "id_alu_src_out", 0 0, L_000001c1108505c0;  alias, 1 drivers
v000001c1107c46d0_0 .net "id_branch_out", 0 0, L_000001c11084f800;  alias, 1 drivers
v000001c1107c3370_0 .net "id_immediate_out", 31 0, L_000001c11085c020;  alias, 1 drivers
v000001c1107c3690_0 .net "id_instruction_in", 31 0, v000001c1107d7240_0;  alias, 1 drivers
v000001c1107c37d0_0 .net "id_instruction_out", 31 0, L_000001c11085c3a0;  alias, 1 drivers
v000001c1107c3a50_0 .net "id_mem_read_out", 0 0, L_000001c11084e5e0;  alias, 1 drivers
v000001c1107c32d0_0 .net "id_mem_to_reg_out", 0 0, L_000001c11084f120;  alias, 1 drivers
v000001c1107c2f10_0 .net "id_mem_write_out", 0 0, L_000001c11084efe0;  alias, 1 drivers
v000001c1107c44f0_0 .net "id_pc_in", 31 0, v000001c1107d72e0_0;  alias, 1 drivers
v000001c1107c3550_0 .net "id_pc_out", 31 0, L_000001c11085c5d0;  alias, 1 drivers
v000001c1107c35f0_0 .net "id_pc_plus_4_in", 31 0, v000001c1107d77e0_0;  alias, 1 drivers
v000001c1107c4630_0 .net "id_pc_plus_4_out", 31 0, L_000001c11085bc30;  alias, 1 drivers
v000001c1107c3050_0 .net "id_rd_addr_out", 4 0, L_000001c11085d3d0;  alias, 1 drivers
v000001c1107c39b0_0 .net "id_read_data1_out", 31 0, L_000001c11085c250;  alias, 1 drivers
v000001c1107c3cd0_0 .net "id_read_data2_out", 31 0, L_000001c11085bca0;  alias, 1 drivers
v000001c1107c53f0_0 .net "id_reg_write_out", 0 0, L_000001c11084e4a0;  alias, 1 drivers
v000001c1107c4770_0 .net "id_rs1_addr_out", 4 0, L_000001c11085c8e0;  alias, 1 drivers
v000001c1107c5490_0 .net "id_rs2_addr_out", 4 0, L_000001c11085d4b0;  alias, 1 drivers
v000001c1107c3230_0 .net "immediate", 31 0, v000001c1107c94f0_0;  1 drivers
o000001c11075f328 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1107c4810_0 .net "pipeline_stall", 0 0, o000001c11075f328;  0 drivers
v000001c1107c4f90_0 .net "pipeline_stall_out", 0 0, L_000001c11085bdf0;  alias, 1 drivers
v000001c1107c48b0_0 .net "rd", 4 0, L_000001c11084dfa0;  1 drivers
v000001c1107c4c70_0 .net "reg_read_data1", 31 0, L_000001c11084ecc0;  1 drivers
v000001c1107c3ff0_0 .net "reg_read_data2", 31 0, L_000001c11084e540;  1 drivers
v000001c1107c49f0_0 .net "rs1", 4 0, L_000001c11084e040;  1 drivers
v000001c1107c3af0_0 .net "rs2", 4 0, L_000001c11084ddc0;  1 drivers
v000001c1107c3b90_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107c30f0_0 .net "wb_reg_write_en_in", 0 0, L_000001c11085cdb0;  alias, 1 drivers
v000001c1107c4950_0 .net "wb_write_addr_in", 4 0, L_000001c11085c4f0;  alias, 1 drivers
v000001c1107c5530_0 .net "wb_write_data_in", 31 0, L_000001c11084f760;  alias, 1 drivers
L_000001c11084e040 .part v000001c1107d7240_0, 15, 5;
L_000001c11084ddc0 .part v000001c1107d7240_0, 20, 5;
L_000001c11084dfa0 .part v000001c1107d7240_0, 7, 5;
L_000001c11084e5e0 .functor MUXZ 1, v000001c1107c9450_0, L_000001c1107ed040, o000001c11075f328, C4<>;
L_000001c11084efe0 .functor MUXZ 1, v000001c1107c9e50_0, L_000001c1107ed088, o000001c11075f328, C4<>;
L_000001c11084e4a0 .functor MUXZ 1, v000001c1107c99f0_0, L_000001c1107ed0d0, o000001c11075f328, C4<>;
L_000001c11084f120 .functor MUXZ 1, v000001c1107c9310_0, L_000001c1107ed118, o000001c11075f328, C4<>;
L_000001c1108505c0 .functor MUXZ 1, v000001c1107c9950_0, L_000001c1107ed160, o000001c11075f328, C4<>;
L_000001c11084f800 .functor MUXZ 1, v000001c1107ca170_0, L_000001c1107ed1a8, o000001c11075f328, C4<>;
L_000001c11084fbc0 .functor MUXZ 4, v000001c1107c9db0_0, L_000001c1107ed1f0, o000001c11075f328, C4<>;
S_000001c1107b8490 .scope module, "control_unit_inst" "control_unit" 7 81, 8 6 0, S_000001c1107b9110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c1107cad80 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c1107cadb8 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c1107cadf0 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c1107cae28 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c1107cae60 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c1107cae98 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c1107caed0 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c1107caf08 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c1107caf40 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c1107caf78 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c1107cafb0 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c1107cafe8 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c1107cb020 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c1107cb058 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c1107cb090 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c1107cb0c8 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c1107cb100 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c1107cb138 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c1107cb170 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c1107cb1a8 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c1107cb1e0 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c1107c9db0_0 .var "ALUCtrl", 3 0;
v000001c1107c9950_0 .var "ALUSrc", 0 0;
v000001c1107ca170_0 .var "Branch", 0 0;
v000001c1107c9450_0 .var "MemRead", 0 0;
v000001c1107c9310_0 .var "MemToReg", 0 0;
v000001c1107c9e50_0 .var "MemWrite", 0 0;
v000001c1107c99f0_0 .var "RegWrite", 0 0;
v000001c1107c8690_0 .var "WriteFromPC", 0 0;
v000001c1107c8ff0_0 .net "funct3", 2 0, L_000001c11084eea0;  1 drivers
v000001c1107c8e10_0 .net "funct7", 6 0, L_000001c11084ee00;  1 drivers
v000001c1107c9bd0_0 .net "instr", 31 0, v000001c1107d7240_0;  alias, 1 drivers
v000001c1107c84b0_0 .net "opcode", 6 0, L_000001c1108502a0;  1 drivers
E_000001c1106dc970 .event anyedge, v000001c1107c84b0_0, v000001c1107c8ff0_0, v000001c1107c8e10_0;
L_000001c1108502a0 .part v000001c1107d7240_0, 0, 7;
L_000001c11084eea0 .part v000001c1107d7240_0, 12, 3;
L_000001c11084ee00 .part v000001c1107d7240_0, 25, 7;
S_000001c1107b92a0 .scope module, "hazard_unit_inst" "hazard_unit" 7 93, 9 1 0, S_000001c1107b9110;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c11085cb80 .functor AND 1, L_000001c11085bed0, L_000001c11084e2c0, C4<1>, C4<1>;
L_000001c11085bbc0 .functor OR 1, L_000001c110850840, L_000001c11084f3a0, C4<0>, C4<0>;
L_000001c11085bdf0 .functor AND 1, L_000001c11085cb80, L_000001c11085bbc0, C4<1>, C4<1>;
L_000001c1107ecff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1107c9f90_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ecff8;  1 drivers
v000001c1107c9590_0 .net *"_ivl_11", 0 0, L_000001c11085bbc0;  1 drivers
v000001c1107c8050_0 .net *"_ivl_2", 0 0, L_000001c11084e2c0;  1 drivers
v000001c1107c7dd0_0 .net *"_ivl_5", 0 0, L_000001c11085cb80;  1 drivers
v000001c1107c7f10_0 .net *"_ivl_6", 0 0, L_000001c110850840;  1 drivers
v000001c1107c9090_0 .net *"_ivl_8", 0 0, L_000001c11084f3a0;  1 drivers
v000001c1107c80f0_0 .net "ex_mem_read", 0 0, L_000001c11085bed0;  alias, 1 drivers
v000001c1107c8190_0 .net "ex_rd_addr", 4 0, L_000001c11085d2f0;  alias, 1 drivers
v000001c1107c9130_0 .net "id_rs1_addr", 4 0, L_000001c11084e040;  alias, 1 drivers
v000001c1107c7fb0_0 .net "id_rs2_addr", 4 0, L_000001c11084ddc0;  alias, 1 drivers
v000001c1107c9770_0 .net "pipeline_stall", 0 0, L_000001c11085bdf0;  alias, 1 drivers
L_000001c11084e2c0 .cmp/ne 5, L_000001c11085d2f0, L_000001c1107ecff8;
L_000001c110850840 .cmp/eq 5, L_000001c11085d2f0, L_000001c11084e040;
L_000001c11084f3a0 .cmp/eq 5, L_000001c11085d2f0, L_000001c11084ddc0;
S_000001c1107b9430 .scope module, "imm_gen_inst" "imm_gen" 7 75, 10 2 0, S_000001c1107b9110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c110481950 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c110481988 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c1104819c0 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c1104819f8 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c110481a30 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c110481a68 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c110481aa0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c110481ad8 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c110481b10 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c1107c94f0_0 .var "immediate_out", 31 0;
v000001c1107c9810_0 .net "instruction", 31 0, v000001c1107d7240_0;  alias, 1 drivers
v000001c1107c8eb0_0 .net "opcode", 6 0, L_000001c1108508e0;  1 drivers
E_000001c1106dc1f0 .event anyedge, v000001c1107c8eb0_0, v000001c1107c9bd0_0;
L_000001c1108508e0 .part v000001c1107d7240_0, 0, 7;
S_000001c1107cb720 .scope module, "rf" "reg_file" 7 62, 11 2 0, S_000001c1107b9110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c1107ece48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1107c8230_0 .net/2u *"_ivl_0", 4 0, L_000001c1107ece48;  1 drivers
L_000001c1107eced8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107c8370_0 .net *"_ivl_11", 1 0, L_000001c1107eced8;  1 drivers
L_000001c1107ecf20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1107c9c70_0 .net/2u *"_ivl_14", 4 0, L_000001c1107ecf20;  1 drivers
v000001c1107c89b0_0 .net *"_ivl_16", 0 0, L_000001c11084f580;  1 drivers
L_000001c1107ecf68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107c9d10_0 .net/2u *"_ivl_18", 31 0, L_000001c1107ecf68;  1 drivers
v000001c1107c8410_0 .net *"_ivl_2", 0 0, L_000001c11084e180;  1 drivers
v000001c1107c9ef0_0 .net *"_ivl_20", 31 0, L_000001c11084eae0;  1 drivers
v000001c1107c8b90_0 .net *"_ivl_22", 6 0, L_000001c11084f9e0;  1 drivers
L_000001c1107ecfb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107ca030_0 .net *"_ivl_25", 1 0, L_000001c1107ecfb0;  1 drivers
L_000001c1107ece90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107c8730_0 .net/2u *"_ivl_4", 31 0, L_000001c1107ece90;  1 drivers
v000001c1107c98b0_0 .net *"_ivl_6", 31 0, L_000001c11084ba20;  1 drivers
v000001c1107ca210_0 .net *"_ivl_8", 6 0, L_000001c11084bc00;  1 drivers
v000001c1107c9630_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107ca0d0_0 .var/i "i", 31 0;
v000001c1107ca2b0_0 .net "read_addr1", 4 0, L_000001c11084e040;  alias, 1 drivers
v000001c1107ca530_0 .net "read_addr2", 4 0, L_000001c11084ddc0;  alias, 1 drivers
v000001c1107ca350_0 .net "read_data1", 31 0, L_000001c11084ecc0;  alias, 1 drivers
v000001c1107c91d0_0 .net "read_data2", 31 0, L_000001c11084e540;  alias, 1 drivers
v000001c1107c9270 .array "registers", 31 0, 31 0;
v000001c1107c8550_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107c87d0_0 .net "write_addr", 4 0, L_000001c11085c4f0;  alias, 1 drivers
v000001c1107caad0_0 .net "write_data", 31 0, L_000001c11084f760;  alias, 1 drivers
v000001c1107cac10_0 .net "write_enable", 0 0, L_000001c11085cdb0;  alias, 1 drivers
L_000001c11084e180 .cmp/eq 5, L_000001c11084e040, L_000001c1107ece48;
L_000001c11084ba20 .array/port v000001c1107c9270, L_000001c11084bc00;
L_000001c11084bc00 .concat [ 5 2 0 0], L_000001c11084e040, L_000001c1107eced8;
L_000001c11084ecc0 .functor MUXZ 32, L_000001c11084ba20, L_000001c1107ece90, L_000001c11084e180, C4<>;
L_000001c11084f580 .cmp/eq 5, L_000001c11084ddc0, L_000001c1107ecf20;
L_000001c11084eae0 .array/port v000001c1107c9270, L_000001c11084f9e0;
L_000001c11084f9e0 .concat [ 5 2 0 0], L_000001c11084ddc0, L_000001c1107ecfb0;
L_000001c11084e540 .functor MUXZ 32, L_000001c11084eae0, L_000001c1107ecf68, L_000001c11084f580, C4<>;
S_000001c1107cce90 .scope module, "ex_ma" "ex_ma_buffer" 6 257, 12 4 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 12 /OUTPUT 32 "ma_alu_result_out";
    .port_info 13 /OUTPUT 32 "ma_write_data_out";
    .port_info 14 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 15 /OUTPUT 1 "ma_mem_read_out";
    .port_info 16 /OUTPUT 1 "ma_mem_write_out";
    .port_info 17 /OUTPUT 1 "ma_reg_write_out";
    .port_info 18 /OUTPUT 1 "ma_mem_to_reg_out";
v000001c1107c4d10_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c4090_0 .net "ex_alu_result_in", 31 0, v000001c1107c62f0_0;  alias, 1 drivers
L_000001c1107ed358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1107c3190_0 .net "ex_branch_in", 0 0, L_000001c1107ed358;  1 drivers
v000001c1107c4db0_0 .net "ex_mem_read_in", 0 0, v000001c1107c5ad0_0;  alias, 1 drivers
v000001c1107c3c30_0 .net "ex_mem_to_reg_in", 0 0, v000001c1107c69d0_0;  alias, 1 drivers
v000001c1107c41d0_0 .net "ex_mem_write_in", 0 0, v000001c1107c6570_0;  alias, 1 drivers
v000001c1107c3410_0 .net "ex_pc_plus_4_in", 31 0, v000001c1107c7330_0;  alias, 1 drivers
v000001c1107c34b0_0 .net "ex_rd_addr_in", 4 0, v000001c1107c7470_0;  alias, 1 drivers
v000001c1107c3d70_0 .net "ex_read_data2_in", 31 0, v000001c1107c6610_0;  alias, 1 drivers
v000001c1107c3e10_0 .net "ex_reg_write_in", 0 0, v000001c1107c6750_0;  alias, 1 drivers
v000001c1107c3eb0_0 .var "ma_alu_result_out", 31 0;
v000001c1107c4e50_0 .var "ma_mem_read_out", 0 0;
v000001c1107c4ef0_0 .var "ma_mem_to_reg_out", 0 0;
v000001c1107c5030_0 .var "ma_mem_write_out", 0 0;
v000001c1107c3f50_0 .var "ma_pc_plus_4_out", 31 0;
v000001c1107c50d0_0 .var "ma_rd_addr_out", 4 0;
v000001c1107c4130_0 .var "ma_reg_write_out", 0 0;
v000001c1107c5170_0 .var "ma_write_data_out", 31 0;
v000001c1107c5210_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107cbbd0 .scope module, "ex_stage" "ins_ex" 6 210, 13 6 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_alu_result_out";
    .port_info 21 /OUTPUT 32 "ex_read_data2_out";
    .port_info 22 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 23 /OUTPUT 1 "ex_mem_read_out";
    .port_info 24 /OUTPUT 1 "ex_mem_write_out";
    .port_info 25 /OUTPUT 1 "ex_reg_write_out";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 27 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 28 /OUTPUT 32 "ex_branch_target_out";
v000001c1107c5990_0 .net "alu_mux_out_b", 31 0, L_000001c11084f1c0;  1 drivers
v000001c1107c7290_0 .net "alu_result", 31 0, v000001c1107c4450_0;  1 drivers
v000001c1107c6c50_0 .net "branch_taken_comb", 0 0, L_000001c11085cd40;  1 drivers
v000001c1107c5c10_0 .net "branch_target_comb", 31 0, L_000001c11084e680;  1 drivers
v000001c1107c61b0_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107c62f0_0 .var "ex_alu_result_out", 31 0;
v000001c1107c6e30_0 .var "ex_branch_taken_out", 0 0;
v000001c1107c7c90_0 .var "ex_branch_target_out", 31 0;
v000001c1107c5ad0_0 .var "ex_mem_read_out", 0 0;
v000001c1107c69d0_0 .var "ex_mem_to_reg_out", 0 0;
v000001c1107c6570_0 .var "ex_mem_write_out", 0 0;
v000001c1107c7330_0 .var "ex_pc_plus_4_out", 31 0;
v000001c1107c7470_0 .var "ex_rd_addr_out", 4 0;
v000001c1107c6610_0 .var "ex_read_data2_out", 31 0;
v000001c1107c6750_0 .var "ex_reg_write_out", 0 0;
v000001c1107c6f70_0 .net "forward_a_in", 1 0, v000001c1107d6b60_0;  alias, 1 drivers
v000001c1107c6a70_0 .net "forward_b_in", 1 0, v000001c1107d6840_0;  alias, 1 drivers
v000001c1107c7d30_0 .net "fwd_data_a", 31 0, L_000001c110850020;  1 drivers
v000001c1107c7790_0 .net "fwd_data_b", 31 0, L_000001c11084e360;  1 drivers
v000001c1107c6b10_0 .net "id_alu_ctrl_in", 3 0, v000001c1107d7920_0;  alias, 1 drivers
v000001c1107c6bb0_0 .net "id_alu_src_in", 0 0, v000001c1107d7420_0;  alias, 1 drivers
v000001c1107c5b70_0 .net "id_branch_in", 0 0, v000001c1107d63e0_0;  alias, 1 drivers
v000001c1107c73d0_0 .net "id_immediate_in", 31 0, v000001c1107d6520_0;  alias, 1 drivers
v000001c1107c57b0_0 .net "id_mem_read_in", 0 0, v000001c1107d8460_0;  alias, 1 drivers
v000001c1107c7510_0 .net "id_mem_to_reg_in", 0 0, v000001c1107d6a20_0;  alias, 1 drivers
v000001c1107c75b0_0 .net "id_mem_write_in", 0 0, v000001c1107d6ac0_0;  alias, 1 drivers
v000001c1107c7650_0 .net "id_pc_in", 31 0, v000001c1107d6d40_0;  alias, 1 drivers
v000001c1107c76f0_0 .net "id_pc_plus_4_in", 31 0, v000001c1107d6ca0_0;  alias, 1 drivers
v000001c1107c7830_0 .net "id_rd_addr_in", 4 0, v000001c1107d5e40_0;  alias, 1 drivers
v000001c1107c7bf0_0 .net "id_read_data1_in", 31 0, v000001c1107d7380_0;  alias, 1 drivers
v000001c1107c7ab0_0 .net "id_read_data2_in", 31 0, v000001c1107d6660_0;  alias, 1 drivers
v000001c1107c5cb0_0 .net "id_reg_write_in", 0 0, v000001c1107d62a0_0;  alias, 1 drivers
v000001c1107c7b50_0 .net "mem_forward_data_in", 31 0, L_000001c11085c560;  alias, 1 drivers
v000001c1107c55d0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107d68e0_0 .net "wb_forward_data_in", 31 0, L_000001c11085c640;  alias, 1 drivers
S_000001c1107cc080 .scope module, "alu_inst" "ALU" 13 84, 14 1 0, S_000001c1107cbbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c1107d5860 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c1107d5898 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c1107d58d0 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c1107d5908 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c1107d5940 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c1107d5978 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c1107d59b0 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c1107d59e8 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c1107d5a20 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c1107d5a58 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c1107d5a90 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c1107d5ac8 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c1107c4bd0_0 .net "A", 31 0, L_000001c110850020;  alias, 1 drivers
v000001c1107c4270_0 .net "ALU_control", 3 0, v000001c1107d7920_0;  alias, 1 drivers
v000001c1107c52b0_0 .net "B", 31 0, L_000001c11084f1c0;  alias, 1 drivers
v000001c1107c4450_0 .var "result", 31 0;
E_000001c1106dc5b0 .event anyedge, v000001c1107c4270_0, v000001c1107c4bd0_0, v000001c1107c52b0_0;
S_000001c1107cc530 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 76, 15 1 0, S_000001c1107cbbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c1107c5350_0 .net "alu_src", 0 0, v000001c1107d7420_0;  alias, 1 drivers
v000001c1107c4310_0 .net "imm", 31 0, v000001c1107d6520_0;  alias, 1 drivers
v000001c1107c66b0_0 .net "mux_out", 31 0, L_000001c11084f1c0;  alias, 1 drivers
v000001c1107c67f0_0 .net "rs2", 31 0, L_000001c11084e360;  alias, 1 drivers
L_000001c11084f1c0 .functor MUXZ 32, L_000001c11084e360, v000001c1107d6520_0, v000001c1107d7420_0, C4<>;
S_000001c1107cc6c0 .scope module, "branch_unit" "branch_logic" 13 92, 16 3 0, S_000001c1107cbbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c11085cd40 .functor AND 1, v000001c1107d63e0_0, L_000001c11084f440, C4<1>, C4<1>;
v000001c1107c5e90_0 .net "branch_in", 0 0, v000001c1107d63e0_0;  alias, 1 drivers
v000001c1107c5f30_0 .net "branch_taken_out", 0 0, L_000001c11085cd40;  alias, 1 drivers
v000001c1107c6250_0 .net "branch_target_out", 31 0, L_000001c11084e680;  alias, 1 drivers
v000001c1107c5710_0 .net "current_pc", 31 0, v000001c1107d6d40_0;  alias, 1 drivers
v000001c1107c6390_0 .net "immediate", 31 0, v000001c1107d6520_0;  alias, 1 drivers
v000001c1107c6430_0 .net "is_equal", 0 0, L_000001c11084f440;  1 drivers
v000001c1107c6110_0 .net "rs1_data", 31 0, L_000001c110850020;  alias, 1 drivers
v000001c1107c5d50_0 .net "rs2_data", 31 0, L_000001c11084e360;  alias, 1 drivers
L_000001c11084f440 .cmp/eq 32, L_000001c110850020, L_000001c11084e360;
L_000001c11084e680 .arith/sum 32, v000001c1107d6d40_0, v000001c1107d6520_0;
S_000001c1107cd020 .scope module, "fwd_mux_a" "forwarding_mux" 13 59, 17 6 0, S_000001c1107cbbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ed238 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c1107c7970_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ed238;  1 drivers
v000001c1107c5a30_0 .net *"_ivl_2", 0 0, L_000001c11084e9a0;  1 drivers
L_000001c1107ed280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c1107c6cf0_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ed280;  1 drivers
v000001c1107c6ed0_0 .net *"_ivl_6", 0 0, L_000001c11084f620;  1 drivers
v000001c1107c78d0_0 .net *"_ivl_8", 31 0, L_000001c1108500c0;  1 drivers
v000001c1107c6890_0 .net "data_from_mem_stage", 31 0, L_000001c11085c560;  alias, 1 drivers
v000001c1107c71f0_0 .net "data_from_reg_file", 31 0, v000001c1107d7380_0;  alias, 1 drivers
v000001c1107c5df0_0 .net "data_from_wb_stage", 31 0, L_000001c11085c640;  alias, 1 drivers
v000001c1107c6070_0 .net "forward_sel", 1 0, v000001c1107d6b60_0;  alias, 1 drivers
v000001c1107c70b0_0 .net "forwarded_data", 31 0, L_000001c110850020;  alias, 1 drivers
L_000001c11084e9a0 .cmp/eq 2, v000001c1107d6b60_0, L_000001c1107ed238;
L_000001c11084f620 .cmp/eq 2, v000001c1107d6b60_0, L_000001c1107ed280;
L_000001c1108500c0 .functor MUXZ 32, v000001c1107d7380_0, L_000001c11085c560, L_000001c11084f620, C4<>;
L_000001c110850020 .functor MUXZ 32, L_000001c1108500c0, L_000001c11085c640, L_000001c11084e9a0, C4<>;
S_000001c1107cba40 .scope module, "fwd_mux_b" "forwarding_mux" 13 67, 17 6 0, S_000001c1107cbbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c1107ed2c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c1107c5670_0 .net/2u *"_ivl_0", 1 0, L_000001c1107ed2c8;  1 drivers
v000001c1107c5850_0 .net *"_ivl_2", 0 0, L_000001c11084f4e0;  1 drivers
L_000001c1107ed310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c1107c58f0_0 .net/2u *"_ivl_4", 1 0, L_000001c1107ed310;  1 drivers
v000001c1107c64d0_0 .net *"_ivl_6", 0 0, L_000001c11084f6c0;  1 drivers
v000001c1107c5fd0_0 .net *"_ivl_8", 31 0, L_000001c11084fee0;  1 drivers
v000001c1107c7010_0 .net "data_from_mem_stage", 31 0, L_000001c11085c560;  alias, 1 drivers
v000001c1107c6930_0 .net "data_from_reg_file", 31 0, v000001c1107d6660_0;  alias, 1 drivers
v000001c1107c6d90_0 .net "data_from_wb_stage", 31 0, L_000001c11085c640;  alias, 1 drivers
v000001c1107c7a10_0 .net "forward_sel", 1 0, v000001c1107d6840_0;  alias, 1 drivers
v000001c1107c7150_0 .net "forwarded_data", 31 0, L_000001c11084e360;  alias, 1 drivers
L_000001c11084f4e0 .cmp/eq 2, v000001c1107d6840_0, L_000001c1107ed2c8;
L_000001c11084f6c0 .cmp/eq 2, v000001c1107d6840_0, L_000001c1107ed310;
L_000001c11084fee0 .functor MUXZ 32, v000001c1107d6660_0, L_000001c11085c560, L_000001c11084f6c0, C4<>;
L_000001c11084e360 .functor MUXZ 32, L_000001c11084fee0, L_000001c11085c640, L_000001c11084f4e0, C4<>;
S_000001c1107cc3a0 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c11085c2c0 .functor BUFZ 32, L_000001c1106a4890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1107ece00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c1107d76a0_0 .net/2u *"_ivl_0", 31 0, L_000001c1107ece00;  1 drivers
v000001c1107d6c00_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d6fc0_0 .net "instruction_in", 31 0, L_000001c1106a4890;  alias, 1 drivers
v000001c1107d83c0_0 .net "instruction_out", 31 0, L_000001c11085c2c0;  alias, 1 drivers
v000001c1107d6f20_0 .net "pc_in", 31 0, v000001c1107d8dc0_0;  alias, 1 drivers
v000001c1107d7a60_0 .net "pc_plus_4_out", 31 0, L_000001c11084bb60;  alias, 1 drivers
v000001c1107d6340_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
L_000001c11084bb60 .arith/sum 32, v000001c1107d8dc0_0, L_000001c1107ece00;
S_000001c1107cbd60 .scope module, "fwd_unit" "forwarding_unit" 6 377, 19 2 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c1107d7ba0_0 .net "ex_rs1_addr", 4 0, v000001c1107d7060_0;  alias, 1 drivers
v000001c1107d6020_0 .net "ex_rs2_addr", 4 0, v000001c1107d7d80_0;  alias, 1 drivers
v000001c1107d6b60_0 .var "forward_a", 1 0;
v000001c1107d6840_0 .var "forward_b", 1 0;
v000001c1107d60c0_0 .net "mem_rd_addr", 4 0, v000001c1107c50d0_0;  alias, 1 drivers
v000001c1107d7600_0 .net "mem_reg_write", 0 0, v000001c1107c4130_0;  alias, 1 drivers
v000001c1107d8280_0 .net "wb_rd_addr", 4 0, v000001c1107da6c0_0;  alias, 1 drivers
v000001c1107d7e20_0 .net "wb_reg_write", 0 0, v000001c1107d88c0_0;  alias, 1 drivers
E_000001c1106dc0f0/0 .event anyedge, v000001c1107c4130_0, v000001c1107c50d0_0, v000001c1107d7ba0_0, v000001c1107d7e20_0;
E_000001c1106dc0f0/1 .event anyedge, v000001c1107d8280_0, v000001c1107d6020_0;
E_000001c1106dc0f0 .event/or E_000001c1106dc0f0/0, E_000001c1106dc0f0/1;
S_000001c1107cb270 .scope module, "id_ex" "id_ex_buffer" 6 154, 20 4 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "ex_pc_out";
    .port_info 21 /OUTPUT 32 "ex_read_data1_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 32 "ex_immediate_out";
    .port_info 24 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 25 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 27 /OUTPUT 32 "ex_instruction_out";
    .port_info 28 /OUTPUT 1 "ex_mem_read_out";
    .port_info 29 /OUTPUT 1 "ex_mem_write_out";
    .port_info 30 /OUTPUT 1 "ex_reg_write_out";
    .port_info 31 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 32 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 33 /OUTPUT 1 "ex_Branch_out";
    .port_info 34 /OUTPUT 4 "ex_ALUCtrl_out";
v000001c1107d6980_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d7920_0 .var "ex_ALUCtrl_out", 3 0;
v000001c1107d7420_0 .var "ex_ALUSrc_out", 0 0;
v000001c1107d63e0_0 .var "ex_Branch_out", 0 0;
v000001c1107d6a20_0 .var "ex_MemToReg_out", 0 0;
v000001c1107d6520_0 .var "ex_immediate_out", 31 0;
v000001c1107d7560_0 .var "ex_instruction_out", 31 0;
v000001c1107d8460_0 .var "ex_mem_read_out", 0 0;
v000001c1107d6ac0_0 .var "ex_mem_write_out", 0 0;
v000001c1107d6d40_0 .var "ex_pc_out", 31 0;
v000001c1107d6ca0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c1107d5e40_0 .var "ex_rd_addr_out", 4 0;
v000001c1107d7380_0 .var "ex_read_data1_out", 31 0;
v000001c1107d6660_0 .var "ex_read_data2_out", 31 0;
v000001c1107d62a0_0 .var "ex_reg_write_out", 0 0;
v000001c1107d7060_0 .var "ex_rs1_addr_out", 4 0;
v000001c1107d7d80_0 .var "ex_rs2_addr_out", 4 0;
v000001c1107d6160_0 .net "id_ALUCtrl_in", 3 0, L_000001c11084fbc0;  alias, 1 drivers
v000001c1107d80a0_0 .net "id_ALUSrc_in", 0 0, L_000001c1108505c0;  alias, 1 drivers
v000001c1107d7740_0 .net "id_Branch_in", 0 0, L_000001c11084f800;  alias, 1 drivers
v000001c1107d6de0_0 .net "id_MemToReg_in", 0 0, L_000001c11084f120;  alias, 1 drivers
v000001c1107d7ec0_0 .net "id_immediate_in", 31 0, L_000001c11085c020;  alias, 1 drivers
v000001c1107d8500_0 .net "id_instruction_in", 31 0, L_000001c11085c3a0;  alias, 1 drivers
v000001c1107d6200_0 .net "id_mem_read_in", 0 0, L_000001c11084e5e0;  alias, 1 drivers
v000001c1107d65c0_0 .net "id_mem_write_in", 0 0, L_000001c11084efe0;  alias, 1 drivers
v000001c1107d74c0_0 .net "id_pc_in", 31 0, L_000001c11085c5d0;  alias, 1 drivers
v000001c1107d6e80_0 .net "id_pc_plus_4_in", 31 0, L_000001c11085bc30;  alias, 1 drivers
v000001c1107d5da0_0 .net "id_rd_addr_in", 4 0, L_000001c11085d3d0;  alias, 1 drivers
v000001c1107d6700_0 .net "id_read_data1_in", 31 0, L_000001c11085c250;  alias, 1 drivers
v000001c1107d6480_0 .net "id_read_data2_in", 31 0, L_000001c11085bca0;  alias, 1 drivers
v000001c1107d7100_0 .net "id_reg_write_in", 0 0, L_000001c11084e4a0;  alias, 1 drivers
v000001c1107d7b00_0 .net "id_rs1_addr_in", 4 0, L_000001c11085c8e0;  alias, 1 drivers
v000001c1107d5ee0_0 .net "id_rs2_addr_in", 4 0, L_000001c11085d4b0;  alias, 1 drivers
v000001c1107d67a0_0 .net "pipeline_stall", 0 0, L_000001c11085bdf0;  alias, 1 drivers
v000001c1107d71a0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107cc850 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c1107d5f80_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d7240_0 .var "id_instruction_out", 31 0;
v000001c1107d72e0_0 .var "id_pc_out", 31 0;
v000001c1107d77e0_0 .var "id_pc_plus_4_out", 31 0;
v000001c1107d7c40_0 .net "if_instruction_in", 31 0, L_000001c1106a4890;  alias, 1 drivers
v000001c1107d7880_0 .net "if_pc_in", 31 0, v000001c1107d8dc0_0;  alias, 1 drivers
v000001c1107d79c0_0 .net "if_pc_plus_4_in", 31 0, L_000001c11084bb60;  alias, 1 drivers
v000001c1107d7ce0_0 .net "pipeline_stall", 0 0, L_000001c11085bdf0;  alias, 1 drivers
v000001c1107d8000_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107cbef0 .scope module, "mem_stage" "ins_mem" 6 293, 22 8 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 32 "mem_read_data_in";
    .port_info 11 /OUTPUT 32 "mem_address_out";
    .port_info 12 /OUTPUT 32 "mem_write_data_out";
    .port_info 13 /OUTPUT 1 "mem_read_en_out";
    .port_info 14 /OUTPUT 1 "mem_write_en_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 32 "read_data_out";
    .port_info 17 /OUTPUT 5 "rd_addr_out";
    .port_info 18 /OUTPUT 32 "pc_plus_4_out";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
v000001c1107d8140_0 .net "alu_result_in", 31 0, v000001c1107c3eb0_0;  alias, 1 drivers
v000001c1107d81e0_0 .var "alu_result_out", 31 0;
v000001c1107d8320_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d97c0_0 .var "mem_address_out", 31 0;
v000001c1107da260_0 .net "mem_read_data_in", 31 0, L_000001c1107e2be0;  alias, 1 drivers
v000001c1107d9900_0 .var "mem_read_en_out", 0 0;
v000001c1107d9a40_0 .net "mem_read_in", 0 0, v000001c1107c4e50_0;  alias, 1 drivers
v000001c1107d8780_0 .net "mem_to_reg_in", 0 0, v000001c1107c4ef0_0;  alias, 1 drivers
v000001c1107d8e60_0 .var "mem_to_reg_out", 0 0;
v000001c1107d8f00_0 .var "mem_write_data_out", 31 0;
v000001c1107d9220_0 .var "mem_write_en_out", 0 0;
v000001c1107d9180_0 .net "mem_write_in", 0 0, v000001c1107c5030_0;  alias, 1 drivers
v000001c1107d8960_0 .net "pc_plus_4_in", 31 0, v000001c1107c3f50_0;  alias, 1 drivers
v000001c1107dab20_0 .var "pc_plus_4_out", 31 0;
v000001c1107d9b80_0 .net "rd_addr_in", 4 0, v000001c1107c50d0_0;  alias, 1 drivers
v000001c1107d90e0_0 .var "rd_addr_out", 4 0;
v000001c1107d8d20_0 .var "read_data_out", 31 0;
v000001c1107d9f40_0 .net "reg_write_in", 0 0, v000001c1107c4130_0;  alias, 1 drivers
v000001c1107d92c0_0 .var "reg_write_out", 0 0;
v000001c1107d94a0_0 .net "rs2_data_in", 31 0, v000001c1107c5170_0;  alias, 1 drivers
v000001c1107dabc0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107cb400 .scope module, "mem_wb" "mem_wb_buffer" 6 331, 23 3 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_alu_result_out";
    .port_info 9 /OUTPUT 32 "wb_read_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 12 /OUTPUT 1 "wb_reg_write_out";
    .port_info 13 /OUTPUT 1 "wb_mem_to_reg_out";
v000001c1107d9360_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d85a0_0 .net "mem_alu_result_in", 31 0, v000001c1107d81e0_0;  alias, 1 drivers
v000001c1107d8b40_0 .net "mem_mem_to_reg_in", 0 0, v000001c1107d8e60_0;  alias, 1 drivers
v000001c1107dad00_0 .net "mem_pc_plus_4_in", 31 0, v000001c1107dab20_0;  alias, 1 drivers
v000001c1107da300_0 .net "mem_rd_addr_in", 4 0, v000001c1107d90e0_0;  alias, 1 drivers
v000001c1107da3a0_0 .net "mem_read_data_in", 31 0, v000001c1107d8d20_0;  alias, 1 drivers
v000001c1107d8640_0 .net "mem_reg_write_in", 0 0, v000001c1107d92c0_0;  alias, 1 drivers
v000001c1107da440_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107da4e0_0 .var "wb_alu_result_out", 31 0;
v000001c1107d8820_0 .var "wb_mem_to_reg_out", 0 0;
v000001c1107da580_0 .var "wb_pc_plus_4_out", 31 0;
v000001c1107da6c0_0 .var "wb_rd_addr_out", 4 0;
v000001c1107d9040_0 .var "wb_read_data_out", 31 0;
v000001c1107d88c0_0 .var "wb_reg_write_out", 0 0;
S_000001c1107cc210 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c1107d8a00_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107d9400_0 .net "pc_in", 31 0, L_000001c11084d8c0;  alias, 1 drivers
v000001c1107d8dc0_0 .var "pc_out", 31 0;
v000001c1107d8fa0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
S_000001c1107cc9e0 .scope module, "wb_stage" "ins_wb" 6 354, 25 8 0, S_000001c1107b9c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /OUTPUT 32 "wb_write_data_out";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 10 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c11085c4f0 .functor BUFZ 5, v000001c1107da6c0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c11085cdb0 .functor BUFZ 1, v000001c1107d88c0_0, C4<0>, C4<0>, C4<0>;
v000001c1107d9cc0_0 .net "alu_result_in", 31 0, v000001c1107da4e0_0;  alias, 1 drivers
v000001c1107d9540_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107da9e0_0 .net "mem_to_reg_in", 0 0, v000001c1107d8820_0;  alias, 1 drivers
v000001c1107d99a0_0 .net "pc_plus_4_in", 31 0, v000001c1107da580_0;  alias, 1 drivers
v000001c1107da620_0 .net "rd_addr_in", 4 0, v000001c1107da6c0_0;  alias, 1 drivers
v000001c1107d9c20_0 .net "read_data_in", 31 0, v000001c1107d9040_0;  alias, 1 drivers
v000001c1107da760_0 .net "reg_write_in", 0 0, v000001c1107d88c0_0;  alias, 1 drivers
v000001c1107d9ae0_0 .net "rst", 0 0, v000001c1107e12e0_0;  alias, 1 drivers
v000001c1107d95e0_0 .net "wb_rd_addr_out", 4 0, L_000001c11085c4f0;  alias, 1 drivers
v000001c1107d9680_0 .net "wb_reg_write_en_out", 0 0, L_000001c11085cdb0;  alias, 1 drivers
v000001c1107da800_0 .net "wb_write_data_out", 31 0, L_000001c11084f760;  alias, 1 drivers
L_000001c11084f760 .functor MUXZ 32, v000001c1107da4e0_0, v000001c1107d9040_0, v000001c1107d8820_0, C4<>;
S_000001c1107ccb70 .scope module, "dmem" "mem_controller" 5 78, 26 14 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "core0_mem_read_en";
    .port_info 2 /INPUT 1 "core0_mem_write_en";
    .port_info 3 /INPUT 32 "core0_address";
    .port_info 4 /INPUT 32 "core0_write_data";
    .port_info 5 /OUTPUT 32 "core0_read_data";
    .port_info 6 /INPUT 1 "core1_mem_read_en";
    .port_info 7 /INPUT 1 "core1_mem_write_en";
    .port_info 8 /INPUT 32 "core1_address";
    .port_info 9 /INPUT 32 "core1_write_data";
    .port_info 10 /OUTPUT 32 "core1_read_data";
    .port_info 11 /INPUT 1 "core2_mem_read_en";
    .port_info 12 /INPUT 1 "core2_mem_write_en";
    .port_info 13 /INPUT 32 "core2_address";
    .port_info 14 /INPUT 32 "core2_write_data";
    .port_info 15 /OUTPUT 32 "core2_read_data";
    .port_info 16 /INPUT 1 "core3_mem_read_en";
    .port_info 17 /INPUT 1 "core3_mem_write_en";
    .port_info 18 /INPUT 32 "core3_address";
    .port_info 19 /INPUT 32 "core3_write_data";
    .port_info 20 /OUTPUT 32 "core3_read_data";
v000001c1107dd6e0_0 .net *"_ivl_10", 11 0, L_000001c1107e4620;  1 drivers
L_000001c1107ebae0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107dd820_0 .net *"_ivl_13", 1 0, L_000001c1107ebae0;  1 drivers
L_000001c1107ebb28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107dd780_0 .net/2u *"_ivl_14", 31 0, L_000001c1107ebb28;  1 drivers
v000001c1107df6c0_0 .net *"_ivl_18", 31 0, L_000001c1107e2c80;  1 drivers
v000001c1107de040_0 .net *"_ivl_20", 11 0, L_000001c1107e3220;  1 drivers
L_000001c1107ebb70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107df940_0 .net *"_ivl_23", 1 0, L_000001c1107ebb70;  1 drivers
L_000001c1107ebbb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107dee00_0 .net/2u *"_ivl_24", 31 0, L_000001c1107ebbb8;  1 drivers
v000001c1107de7c0_0 .net *"_ivl_28", 31 0, L_000001c1107e3180;  1 drivers
v000001c1107dd960_0 .net *"_ivl_30", 11 0, L_000001c1107e2f00;  1 drivers
L_000001c1107ebc00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107def40_0 .net *"_ivl_33", 1 0, L_000001c1107ebc00;  1 drivers
L_000001c1107ebc48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107dddc0_0 .net/2u *"_ivl_34", 31 0, L_000001c1107ebc48;  1 drivers
v000001c1107dfa80_0 .net *"_ivl_38", 31 0, L_000001c1107e4260;  1 drivers
v000001c1107de0e0_0 .net *"_ivl_40", 11 0, L_000001c1107e2b40;  1 drivers
L_000001c1107ebc90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107ddaa0_0 .net *"_ivl_43", 1 0, L_000001c1107ebc90;  1 drivers
L_000001c1107ebcd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1107dec20_0 .net/2u *"_ivl_44", 31 0, L_000001c1107ebcd8;  1 drivers
v000001c1107ddbe0_0 .net *"_ivl_8", 31 0, L_000001c1107e43a0;  1 drivers
v000001c1107dde60_0 .net "clk", 0 0, v000001c1107e1ce0_0;  alias, 1 drivers
v000001c1107ddd20_0 .net "core0_address", 31 0, v000001c11074c9c0_0;  alias, 1 drivers
v000001c1107ded60_0 .net "core0_mem_read_en", 0 0, v000001c11074cba0_0;  alias, 1 drivers
v000001c1107dfc60_0 .net "core0_mem_write_en", 0 0, v000001c11074d000_0;  alias, 1 drivers
v000001c1107de180_0 .net "core0_read_data", 31 0, L_000001c1107e2640;  alias, 1 drivers
v000001c1107de540_0 .net "core0_word_addr", 9 0, L_000001c1107e30e0;  1 drivers
v000001c1107de220_0 .net "core0_write_data", 31 0, v000001c11074bfc0_0;  alias, 1 drivers
v000001c1107dda00_0 .net "core1_address", 31 0, v000001c110797980_0;  alias, 1 drivers
v000001c1107deb80_0 .net "core1_mem_read_en", 0 0, v000001c110798600_0;  alias, 1 drivers
v000001c1107de5e0_0 .net "core1_mem_write_en", 0 0, v000001c110797fc0_0;  alias, 1 drivers
v000001c1107df440_0 .net "core1_read_data", 31 0, L_000001c1107e4800;  alias, 1 drivers
v000001c1107df300_0 .net "core1_word_addr", 9 0, L_000001c1107e3cc0;  1 drivers
v000001c1107df580_0 .net "core1_write_data", 31 0, v000001c110797b60_0;  alias, 1 drivers
v000001c1107ddc80_0 .net "core2_address", 31 0, v000001c1107c1850_0;  alias, 1 drivers
v000001c1107df760_0 .net "core2_mem_read_en", 0 0, v000001c1107bfd70_0;  alias, 1 drivers
v000001c1107df8a0_0 .net "core2_mem_write_en", 0 0, v000001c1107bfff0_0;  alias, 1 drivers
v000001c1107deea0_0 .net "core2_read_data", 31 0, L_000001c1107e3040;  alias, 1 drivers
v000001c1107df620_0 .net "core2_word_addr", 9 0, L_000001c1107e4c60;  1 drivers
v000001c1107ddf00_0 .net "core2_write_data", 31 0, v000001c1107c01d0_0;  alias, 1 drivers
v000001c1107ddfa0_0 .net "core3_address", 31 0, v000001c1107d97c0_0;  alias, 1 drivers
v000001c1107de2c0_0 .net "core3_mem_read_en", 0 0, v000001c1107d9900_0;  alias, 1 drivers
v000001c1107de4a0_0 .net "core3_mem_write_en", 0 0, v000001c1107d9220_0;  alias, 1 drivers
v000001c1107de680_0 .net "core3_read_data", 31 0, L_000001c1107e2be0;  alias, 1 drivers
v000001c1107de360_0 .net "core3_word_addr", 9 0, L_000001c1107e4300;  1 drivers
v000001c1107de400_0 .net "core3_write_data", 31 0, v000001c1107d8f00_0;  alias, 1 drivers
v000001c1107de720 .array "mem_bank_0", 1023 0, 31 0;
v000001c1107de860 .array "mem_bank_1", 1023 0, 31 0;
v000001c1107de900 .array "mem_bank_2", 1023 0, 31 0;
v000001c1107df260 .array "mem_bank_3", 1023 0, 31 0;
L_000001c1107e30e0 .part v000001c11074c9c0_0, 2, 10;
L_000001c1107e3cc0 .part v000001c110797980_0, 2, 10;
L_000001c1107e4c60 .part v000001c1107c1850_0, 2, 10;
L_000001c1107e4300 .part v000001c1107d97c0_0, 2, 10;
L_000001c1107e43a0 .array/port v000001c1107de720, L_000001c1107e4620;
L_000001c1107e4620 .concat [ 10 2 0 0], L_000001c1107e30e0, L_000001c1107ebae0;
L_000001c1107e2640 .functor MUXZ 32, L_000001c1107ebb28, L_000001c1107e43a0, v000001c11074cba0_0, C4<>;
L_000001c1107e2c80 .array/port v000001c1107de860, L_000001c1107e3220;
L_000001c1107e3220 .concat [ 10 2 0 0], L_000001c1107e3cc0, L_000001c1107ebb70;
L_000001c1107e4800 .functor MUXZ 32, L_000001c1107ebbb8, L_000001c1107e2c80, v000001c110798600_0, C4<>;
L_000001c1107e3180 .array/port v000001c1107de900, L_000001c1107e2f00;
L_000001c1107e2f00 .concat [ 10 2 0 0], L_000001c1107e4c60, L_000001c1107ebc00;
L_000001c1107e3040 .functor MUXZ 32, L_000001c1107ebc48, L_000001c1107e3180, v000001c1107bfd70_0, C4<>;
L_000001c1107e4260 .array/port v000001c1107df260, L_000001c1107e2b40;
L_000001c1107e2b40 .concat [ 10 2 0 0], L_000001c1107e4300, L_000001c1107ebc90;
L_000001c1107e2be0 .functor MUXZ 32, L_000001c1107ebcd8, L_000001c1107e4260, v000001c1107d9900_0, C4<>;
S_000001c1107ccd00 .scope module, "imem0" "ins_memory" 5 53, 27 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c110578180 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c1105781b8 .param/str "PROGRAM_FILE" 0 27 7, "program0.txt";
L_000001c1106a46d0 .functor BUFZ 32, L_000001c1107e1420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107df800_0 .net *"_ivl_0", 31 0, L_000001c1107e1420;  1 drivers
v000001c1107dea40_0 .net *"_ivl_3", 9 0, L_000001c1107e02a0;  1 drivers
v000001c1107df4e0_0 .net *"_ivl_4", 11 0, L_000001c1107e23c0;  1 drivers
L_000001c1107eb9c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107deae0_0 .net *"_ivl_7", 1 0, L_000001c1107eb9c0;  1 drivers
v000001c1107defe0_0 .net "addr", 31 0, L_000001c1106a3240;  alias, 1 drivers
v000001c1107df080_0 .var/i "i", 31 0;
v000001c1107df9e0_0 .net "ins_out", 31 0, L_000001c1106a46d0;  alias, 1 drivers
v000001c1107df120 .array "memory", 1023 0, 31 0;
L_000001c1107e1420 .array/port v000001c1107df120, L_000001c1107e23c0;
L_000001c1107e02a0 .part L_000001c1106a3240, 2, 10;
L_000001c1107e23c0 .concat [ 10 2 0 0], L_000001c1107e02a0, L_000001c1107eb9c0;
S_000001c1107cb590 .scope module, "imem1" "ins_memory" 5 58, 27 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c110578280 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c1105782b8 .param/str "PROGRAM_FILE" 0 27 7, "program1.txt";
L_000001c1106a3da0 .functor BUFZ 32, L_000001c1107e0d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107df1c0_0 .net *"_ivl_0", 31 0, L_000001c1107e0d40;  1 drivers
v000001c1107dfb20_0 .net *"_ivl_3", 9 0, L_000001c1107e0de0;  1 drivers
v000001c1107dfbc0_0 .net *"_ivl_4", 11 0, L_000001c1107e4b20;  1 drivers
L_000001c1107eba08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107e1d80_0 .net *"_ivl_7", 1 0, L_000001c1107eba08;  1 drivers
v000001c1107e0c00_0 .net "addr", 31 0, L_000001c1106a4ba0;  alias, 1 drivers
v000001c1107e1380_0 .var/i "i", 31 0;
v000001c1107e1f60_0 .net "ins_out", 31 0, L_000001c1106a3da0;  alias, 1 drivers
v000001c1107e16a0 .array "memory", 1023 0, 31 0;
L_000001c1107e0d40 .array/port v000001c1107e16a0, L_000001c1107e4b20;
L_000001c1107e0de0 .part L_000001c1106a4ba0, 2, 10;
L_000001c1107e4b20 .concat [ 10 2 0 0], L_000001c1107e0de0, L_000001c1107eba08;
S_000001c1107cb8b0 .scope module, "imem2" "ins_memory" 5 64, 27 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c110577780 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c1105777b8 .param/str "PROGRAM_FILE" 0 27 7, "program2.txt";
L_000001c1106a3710 .functor BUFZ 32, L_000001c1107e2960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107e0160_0 .net *"_ivl_0", 31 0, L_000001c1107e2960;  1 drivers
v000001c1107e1880_0 .net *"_ivl_3", 9 0, L_000001c1107e2fa0;  1 drivers
v000001c1107e2500_0 .net *"_ivl_4", 11 0, L_000001c1107e48a0;  1 drivers
L_000001c1107eba50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107e0340_0 .net *"_ivl_7", 1 0, L_000001c1107eba50;  1 drivers
v000001c1107e0020_0 .net "addr", 31 0, L_000001c11085d130;  alias, 1 drivers
v000001c1107dfda0_0 .var/i "i", 31 0;
v000001c1107e0b60_0 .net "ins_out", 31 0, L_000001c1106a3710;  alias, 1 drivers
v000001c1107e0700 .array "memory", 1023 0, 31 0;
L_000001c1107e2960 .array/port v000001c1107e0700, L_000001c1107e48a0;
L_000001c1107e2fa0 .part L_000001c11085d130, 2, 10;
L_000001c1107e48a0 .concat [ 10 2 0 0], L_000001c1107e2fa0, L_000001c1107eba50;
S_000001c1107ea630 .scope module, "imem3" "ins_memory" 5 69, 27 5 0, S_000001c11072af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c110577980 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c1105779b8 .param/str "PROGRAM_FILE" 0 27 7, "program3.txt";
L_000001c1106a4890 .functor BUFZ 32, L_000001c1107e3b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1107e1920_0 .net *"_ivl_0", 31 0, L_000001c1107e3b80;  1 drivers
v000001c1107e07a0_0 .net *"_ivl_3", 9 0, L_000001c1107e4580;  1 drivers
v000001c1107e2280_0 .net *"_ivl_4", 11 0, L_000001c1107e4940;  1 drivers
L_000001c1107eba98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1107e03e0_0 .net *"_ivl_7", 1 0, L_000001c1107eba98;  1 drivers
v000001c1107e05c0_0 .net "addr", 31 0, L_000001c11085c480;  alias, 1 drivers
v000001c1107e0520_0 .var/i "i", 31 0;
v000001c1107e08e0_0 .net "ins_out", 31 0, L_000001c1106a4890;  alias, 1 drivers
v000001c1107e1740 .array "memory", 1023 0, 31 0;
L_000001c1107e3b80 .array/port v000001c1107e1740, L_000001c1107e4940;
L_000001c1107e4580 .part L_000001c11085c480, 2, 10;
L_000001c1107e4940 .concat [ 10 2 0 0], L_000001c1107e4580, L_000001c1107eba98;
    .scope S_000001c110729540;
T_0 ;
    %wait E_000001c1106da570;
    %load/vec4 v000001c1107252f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c110725110_0;
    %load/vec4 v000001c1107247b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107254d0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c110729540;
T_1 ;
    %fork t_1, S_000001c11072a420;
    %jmp t_0;
    .scope S_000001c11072a420;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c110724a30_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c110724a30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c110724a30_0;
    %store/vec4a v000001c1107254d0, 4, 0;
    %load/vec4 v000001c110724a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c110724a30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000001c110729540;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_000001c1107ccd00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107df080_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c1107df080_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c1107df080_0;
    %store/vec4a v000001c1107df120, 4, 0;
    %load/vec4 v000001c1107df080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107df080_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c1105781b8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c1105781b8, v000001c1107df120, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c1107cb590;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107e1380_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001c1107e1380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c1107e1380_0;
    %store/vec4a v000001c1107e16a0, 4, 0;
    %load/vec4 v000001c1107e1380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107e1380_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c1105782b8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c1105782b8, v000001c1107e16a0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001c1107cb8b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107dfda0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001c1107dfda0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c1107dfda0_0;
    %store/vec4a v000001c1107e0700, 4, 0;
    %load/vec4 v000001c1107dfda0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107dfda0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c1105777b8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c1105777b8, v000001c1107e0700, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c1107ea630;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107e0520_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c1107e0520_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c1107e0520_0;
    %store/vec4a v000001c1107e1740, 4, 0;
    %load/vec4 v000001c1107e0520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107e0520_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c1105779b8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c1105779b8, v000001c1107e1740, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c1107ccb70;
T_6 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107dfc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c1107de220_0;
    %load/vec4 v000001c1107de540_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107de720, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c1107ccb70;
T_7 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107de5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c1107df580_0;
    %load/vec4 v000001c1107df300_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107de860, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c1107ccb70;
T_8 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107df8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c1107ddf00_0;
    %load/vec4 v000001c1107df620_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107de900, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c1107ccb70;
T_9 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107de4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c1107de400_0;
    %load/vec4 v000001c1107de360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107df260, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c110744280;
T_10 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c11074a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110749a40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c110749f40_0;
    %assign/vec4 v000001c110749a40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c110743dd0;
T_11 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c11074c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c11074d320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074cec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074c380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c11074bd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c11074c4c0_0;
    %assign/vec4 v000001c11074d320_0, 0;
    %load/vec4 v000001c11074d140_0;
    %assign/vec4 v000001c11074cec0_0, 0;
    %load/vec4 v000001c11074bca0_0;
    %assign/vec4 v000001c11074c380_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c11072aa60;
T_12 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1106e3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c110667550_0, 0, 32;
T_12.2 ;
    %load/vec4 v000001c110667550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c110667550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1106e1f80, 0, 4;
    %load/vec4 v000001c110667550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c110667550_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c1106e23e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000001c1106e3240_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001c1106e2480_0;
    %load/vec4 v000001c1106e3240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1106e1f80, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c11072a8d0;
T_13 ;
    %wait E_000001c1106da0b0;
    %load/vec4 v000001c110723ef0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107238b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c110725390_0, 0, 32;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c11072a5b0;
T_14 ;
    %wait E_000001c1106daa30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723e50_0, 0, 1;
    %load/vec4 v000001c110724c10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.10;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %load/vec4 v000001c110724350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.11 ;
    %load/vec4 v000001c110724b70_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_14.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_14.22, 8;
T_14.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_14.22, 8;
 ; End of false expr.
    %blend;
T_14.22;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.16 ;
    %load/vec4 v000001c110724b70_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_14.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_14.24, 8;
T_14.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_14.24, 8;
 ; End of false expr.
    %blend;
T_14.24;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.20;
T_14.20 ;
    %pop/vec4 1;
    %jmp T_14.10;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %load/vec4 v000001c110724350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.32 ;
    %load/vec4 v000001c110724b70_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_14.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_14.36, 8;
T_14.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_14.36, 8;
 ; End of false expr.
    %blend;
T_14.36;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.34;
T_14.34 ;
    %pop/vec4 1;
    %jmp T_14.10;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.10;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723e50_0, 0, 1;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723e50_0, 0, 1;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c110723d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c110723db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c110725570_0, 0, 4;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c110743790;
T_15 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110746610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110745990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110747b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110747510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107455d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107458f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110747a10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110746b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110746bb0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c110747970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110747ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110747010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107461b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107464d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110745530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110746930_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c110746a70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c110746390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110745990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110747b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110747510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107455d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107458f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110747a10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110746b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110746bb0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c110747970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110747ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110747010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107461b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107464d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110745530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110746930_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c110746a70_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001c110746110_0;
    %assign/vec4 v000001c110745990_0, 0;
    %load/vec4 v000001c110745e90_0;
    %assign/vec4 v000001c110747b50_0, 0;
    %load/vec4 v000001c110746570_0;
    %assign/vec4 v000001c110747510_0, 0;
    %load/vec4 v000001c110747650_0;
    %assign/vec4 v000001c1107455d0_0, 0;
    %load/vec4 v000001c110745df0_0;
    %assign/vec4 v000001c1107458f0_0, 0;
    %load/vec4 v000001c1107476f0_0;
    %assign/vec4 v000001c110747a10_0, 0;
    %load/vec4 v000001c110746750_0;
    %assign/vec4 v000001c110746b10_0, 0;
    %load/vec4 v000001c110746250_0;
    %assign/vec4 v000001c110746bb0_0, 0;
    %load/vec4 v000001c1107473d0_0;
    %assign/vec4 v000001c110747970_0, 0;
    %load/vec4 v000001c1107475b0_0;
    %assign/vec4 v000001c110747ab0_0, 0;
    %load/vec4 v000001c110746890_0;
    %assign/vec4 v000001c110747010_0, 0;
    %load/vec4 v000001c1107462f0_0;
    %assign/vec4 v000001c1107461b0_0, 0;
    %load/vec4 v000001c110745c10_0;
    %assign/vec4 v000001c1107464d0_0, 0;
    %load/vec4 v000001c110747150_0;
    %assign/vec4 v000001c110745530_0, 0;
    %load/vec4 v000001c110747290_0;
    %assign/vec4 v000001c110746930_0, 0;
    %load/vec4 v000001c110745ad0_0;
    %assign/vec4 v000001c110746a70_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c110744d70;
T_16 ;
    %wait E_000001c1106da270;
    %load/vec4 v000001c110789450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.0 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %add;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.1 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %sub;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.2 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %and;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %or;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %xor;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.14, 8;
T_16.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.14, 8;
 ; End of false expr.
    %blend;
T_16.14;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000001c110789b30_0;
    %load/vec4 v000001c110789590_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.16, 8;
T_16.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.16, 8;
 ; End of false expr.
    %blend;
T_16.16;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001c110789590_0;
    %store/vec4 v000001c1107898b0_0, 0, 32;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c11072ad80;
T_17 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107470b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110749090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107484b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110747fb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110749130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110747dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110748690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110748910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110748ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110749270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110748870_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c1107469d0_0;
    %assign/vec4 v000001c110749090_0, 0;
    %load/vec4 v000001c1107485f0_0;
    %assign/vec4 v000001c1107484b0_0, 0;
    %load/vec4 v000001c1107480f0_0;
    %assign/vec4 v000001c110747fb0_0, 0;
    %load/vec4 v000001c110747330_0;
    %assign/vec4 v000001c110749130_0, 0;
    %load/vec4 v000001c110745f30_0;
    %assign/vec4 v000001c110747dd0_0, 0;
    %load/vec4 v000001c110745670_0;
    %assign/vec4 v000001c110748690_0, 0;
    %load/vec4 v000001c110746e30_0;
    %assign/vec4 v000001c110748910_0, 0;
    %load/vec4 v000001c1107471f0_0;
    %assign/vec4 v000001c110748ff0_0, 0;
    %load/vec4 v000001c110748af0_0;
    %assign/vec4 v000001c110749270_0, 0;
    %load/vec4 v000001c110748730_0;
    %assign/vec4 v000001c110748870_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c11072abf0;
T_18 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110788c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110788910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110788550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110789a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110789310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110788b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110788d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107896d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110789810_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c1107891d0_0;
    %assign/vec4 v000001c110788910_0, 0;
    %load/vec4 v000001c1107893b0_0;
    %assign/vec4 v000001c110788550_0, 0;
    %load/vec4 v000001c110789130_0;
    %assign/vec4 v000001c110789a90_0, 0;
    %load/vec4 v000001c1107899f0_0;
    %assign/vec4 v000001c110789310_0, 0;
    %load/vec4 v000001c1107884b0_0;
    %assign/vec4 v000001c110788b90_0, 0;
    %load/vec4 v000001c110788730_0;
    %assign/vec4 v000001c110788d70_0, 0;
    %load/vec4 v000001c110789d10_0;
    %assign/vec4 v000001c1107896d0_0, 0;
    %load/vec4 v000001c110789f90_0;
    %assign/vec4 v000001c110789810_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c110744f00;
T_19 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c11074c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074c9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074bfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074d000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074c600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074c560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c11074d1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074d0a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c11074bde0_0;
    %assign/vec4 v000001c11074c9c0_0, 0;
    %load/vec4 v000001c11074c880_0;
    %assign/vec4 v000001c11074bfc0_0, 0;
    %load/vec4 v000001c11074c1a0_0;
    %assign/vec4 v000001c11074cba0_0, 0;
    %load/vec4 v000001c11074c060_0;
    %assign/vec4 v000001c11074d000_0, 0;
    %load/vec4 v000001c11074bde0_0;
    %assign/vec4 v000001c11074c600_0, 0;
    %load/vec4 v000001c11074c100_0;
    %assign/vec4 v000001c11074c560_0, 0;
    %load/vec4 v000001c11074c240_0;
    %assign/vec4 v000001c11074d1e0_0, 0;
    %load/vec4 v000001c11074bf20_0;
    %assign/vec4 v000001c11074ce20_0, 0;
    %load/vec4 v000001c11074c6a0_0;
    %assign/vec4 v000001c11074c740_0, 0;
    %load/vec4 v000001c11074be80_0;
    %assign/vec4 v000001c11074d0a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c1107445a0;
T_20 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110749720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074a440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074bb60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c11074b480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11074b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11074a260_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c11074cb00_0;
    %assign/vec4 v000001c11074a440_0, 0;
    %load/vec4 v000001c11074d280_0;
    %assign/vec4 v000001c11074bb60_0, 0;
    %load/vec4 v000001c11074cf60_0;
    %assign/vec4 v000001c11074b480_0, 0;
    %load/vec4 v000001c11074cd80_0;
    %assign/vec4 v000001c11074b200_0, 0;
    %load/vec4 v000001c1107495e0_0;
    %assign/vec4 v000001c11074ab20_0, 0;
    %load/vec4 v000001c11074cc40_0;
    %assign/vec4 v000001c11074a260_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c110743f60;
T_21 ;
    %wait E_000001c1106da6f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c110745fd0_0, 0, 2;
    %load/vec4 v000001c110746ed0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.3, 10;
    %load/vec4 v000001c1107466b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000001c1107466b0_0;
    %load/vec4 v000001c110746c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c110745fd0_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c110745d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.7, 10;
    %load/vec4 v000001c110747830_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v000001c110747830_0;
    %load/vec4 v000001c110746c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c110745fd0_0, 0, 2;
T_21.4 ;
T_21.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c110746d90_0, 0, 2;
    %load/vec4 v000001c110746ed0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.11, 10;
    %load/vec4 v000001c1107466b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.10, 9;
    %load/vec4 v000001c1107466b0_0;
    %load/vec4 v000001c110745710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c110746d90_0, 0, 2;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v000001c110745d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.15, 10;
    %load/vec4 v000001c110747830_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.14, 9;
    %load/vec4 v000001c110747830_0;
    %load/vec4 v000001c110745710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c110746d90_0, 0, 2;
T_21.12 ;
T_21.9 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001c110793570;
T_22 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c11079aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110799e60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001c11079b8a0_0;
    %assign/vec4 v000001c110799e60_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001c1107922b0;
T_23 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110797700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c110797200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110797480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110797ca0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c1107982e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001c1107972a0_0;
    %assign/vec4 v000001c110797200_0, 0;
    %load/vec4 v000001c110797520_0;
    %assign/vec4 v000001c110797480_0, 0;
    %load/vec4 v000001c110797660_0;
    %assign/vec4 v000001c110797ca0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c110745220;
T_24 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c11078d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c11078d4f0_0, 0, 32;
T_24.2 ;
    %load/vec4 v000001c11078d4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c11078d4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c11078d1d0, 0, 4;
    %load/vec4 v000001c11078d4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c11078d4f0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001c11078dc70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v000001c11078d6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001c11078da90_0;
    %load/vec4 v000001c11078d6d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c11078d1d0, 0, 4;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c1107448c0;
T_25 ;
    %wait E_000001c1106db0b0;
    %load/vec4 v000001c11078caf0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c11078d3b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c11078d310_0, 0, 32;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c110743ab0;
T_26 ;
    %wait E_000001c1106db3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a6b0_0, 0, 1;
    %load/vec4 v000001c11078b470_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %jmp T_26.10;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %load/vec4 v000001c11078a750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.11 ;
    %load/vec4 v000001c11078b010_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_26.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_26.22, 8;
T_26.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_26.22, 8;
 ; End of false expr.
    %blend;
T_26.22;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.16 ;
    %load/vec4 v000001c11078b010_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_26.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_26.24, 8;
T_26.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_26.24, 8;
 ; End of false expr.
    %blend;
T_26.24;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.20;
T_26.20 ;
    %pop/vec4 1;
    %jmp T_26.10;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %load/vec4 v000001c11078a750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.32 ;
    %load/vec4 v000001c11078b010_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_26.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_26.36, 8;
T_26.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_26.36, 8;
 ; End of false expr.
    %blend;
T_26.36;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.34;
T_26.34 ;
    %pop/vec4 1;
    %jmp T_26.10;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.10;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.10;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.10;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078a6b0_0, 0, 1;
    %jmp T_26.10;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078a6b0_0, 0, 1;
    %jmp T_26.10;
T_26.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.10;
T_26.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11078ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11078a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11078b510_0, 0, 4;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001c1107933e0;
T_27 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110797e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107989c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110796e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110796c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107966c0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c110795680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110796260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107963a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107986a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107954a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794a00_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c110794fa0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001c110797020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107989c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110796e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110796c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107966c0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c110795680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110796260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107963a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107986a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107954a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794a00_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c110794fa0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001c110797840_0;
    %assign/vec4 v000001c110796620_0, 0;
    %load/vec4 v000001c1107978e0_0;
    %assign/vec4 v000001c110796580_0, 0;
    %load/vec4 v000001c110797ac0_0;
    %assign/vec4 v000001c110796ee0_0, 0;
    %load/vec4 v000001c110797de0_0;
    %assign/vec4 v000001c1107989c0_0, 0;
    %load/vec4 v000001c110797160_0;
    %assign/vec4 v000001c110796120_0, 0;
    %load/vec4 v000001c110796b20_0;
    %assign/vec4 v000001c110796e40_0, 0;
    %load/vec4 v000001c110798b00_0;
    %assign/vec4 v000001c110796c60_0, 0;
    %load/vec4 v000001c1107975c0_0;
    %assign/vec4 v000001c1107966c0_0, 0;
    %load/vec4 v000001c110796f80_0;
    %assign/vec4 v000001c110795680_0, 0;
    %load/vec4 v000001c1107977a0_0;
    %assign/vec4 v000001c110796260_0, 0;
    %load/vec4 v000001c110798740_0;
    %assign/vec4 v000001c1107963a0_0, 0;
    %load/vec4 v000001c110798ba0_0;
    %assign/vec4 v000001c1107986a0_0, 0;
    %load/vec4 v000001c1107984c0_0;
    %assign/vec4 v000001c110794b40_0, 0;
    %load/vec4 v000001c110797a20_0;
    %assign/vec4 v000001c1107954a0_0, 0;
    %load/vec4 v000001c110798920_0;
    %assign/vec4 v000001c110794a00_0, 0;
    %load/vec4 v000001c110797f20_0;
    %assign/vec4 v000001c110794fa0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c110792da0;
T_28 ;
    %wait E_000001c1106dbd70;
    %load/vec4 v000001c110790560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.0 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %add;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.1 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %sub;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.2 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %and;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.3 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %or;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.4 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %xor;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.5 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.6 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.7 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.8 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_28.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_28.14, 8;
T_28.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_28.14, 8;
 ; End of false expr.
    %blend;
T_28.14;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.9 ;
    %load/vec4 v000001c11078ea80_0;
    %load/vec4 v000001c11078eda0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_28.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_28.16, 8;
T_28.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_28.16, 8;
 ; End of false expr.
    %blend;
T_28.16;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.10 ;
    %load/vec4 v000001c11078eda0_0;
    %store/vec4 v000001c11078e260_0, 0, 32;
    %jmp T_28.12;
T_28.12 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001c110793250;
T_29 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107964e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107961c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110794d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110794dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110795220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107950e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110794960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107957c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001c110794280_0;
    %assign/vec4 v000001c1107961c0_0, 0;
    %load/vec4 v000001c110795040_0;
    %assign/vec4 v000001c110796760_0, 0;
    %load/vec4 v000001c110795860_0;
    %assign/vec4 v000001c110794d20_0, 0;
    %load/vec4 v000001c1107959a0_0;
    %assign/vec4 v000001c110794dc0_0, 0;
    %load/vec4 v000001c1107946e0_0;
    %assign/vec4 v000001c110795220_0, 0;
    %load/vec4 v000001c1107943c0_0;
    %assign/vec4 v000001c110794be0_0, 0;
    %load/vec4 v000001c110795360_0;
    %assign/vec4 v000001c1107950e0_0, 0;
    %load/vec4 v000001c1107955e0_0;
    %assign/vec4 v000001c110794140_0, 0;
    %load/vec4 v000001c1107968a0_0;
    %assign/vec4 v000001c110794960_0, 0;
    %load/vec4 v000001c110795e00_0;
    %assign/vec4 v000001c1107957c0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001c110743470;
T_30 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c11078ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11078e440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107907e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107902e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c11078f340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11078fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110790240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11078f660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11078f520_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c11078e1c0_0;
    %assign/vec4 v000001c11078e440_0, 0;
    %load/vec4 v000001c11078e120_0;
    %assign/vec4 v000001c1107907e0_0, 0;
    %load/vec4 v000001c11078fa20_0;
    %assign/vec4 v000001c1107902e0_0, 0;
    %load/vec4 v000001c11078ee40_0;
    %assign/vec4 v000001c11078f340_0, 0;
    %load/vec4 v000001c110790100_0;
    %assign/vec4 v000001c11078fde0_0, 0;
    %load/vec4 v000001c11078fe80_0;
    %assign/vec4 v000001c110790240_0, 0;
    %load/vec4 v000001c11078e6c0_0;
    %assign/vec4 v000001c11078f660_0, 0;
    %load/vec4 v000001c11078ef80_0;
    %assign/vec4 v000001c11078f520_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c110793890;
T_31 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110798f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110797980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110797b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110798600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110797fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110798a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110798880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c110798060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107973e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110798380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c110796d00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001c1107987e0_0;
    %assign/vec4 v000001c110797980_0, 0;
    %load/vec4 v000001c110798ce0_0;
    %assign/vec4 v000001c110797b60_0, 0;
    %load/vec4 v000001c110797d40_0;
    %assign/vec4 v000001c110798600_0, 0;
    %load/vec4 v000001c110797340_0;
    %assign/vec4 v000001c110797fc0_0, 0;
    %load/vec4 v000001c1107987e0_0;
    %assign/vec4 v000001c110798a60_0, 0;
    %load/vec4 v000001c110798100_0;
    %assign/vec4 v000001c110798880_0, 0;
    %load/vec4 v000001c110797c00_0;
    %assign/vec4 v000001c110798060_0, 0;
    %load/vec4 v000001c110799000_0;
    %assign/vec4 v000001c1107973e0_0, 0;
    %load/vec4 v000001c1107981a0_0;
    %assign/vec4 v000001c110798380_0, 0;
    %load/vec4 v000001c110798c40_0;
    %assign/vec4 v000001c110796d00_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c110793a20;
T_32 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c110796a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110796940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079a5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107991e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c110799f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107969e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c110796da0_0;
    %assign/vec4 v000001c110796940_0, 0;
    %load/vec4 v000001c110798ec0_0;
    %assign/vec4 v000001c11079a5e0_0, 0;
    %load/vec4 v000001c110798e20_0;
    %assign/vec4 v000001c1107991e0_0, 0;
    %load/vec4 v000001c110798d80_0;
    %assign/vec4 v000001c110799f00_0, 0;
    %load/vec4 v000001c1107990a0_0;
    %assign/vec4 v000001c11079b4e0_0, 0;
    %load/vec4 v000001c110798420_0;
    %assign/vec4 v000001c1107969e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001c110792a80;
T_33 ;
    %wait E_000001c1106dbe30;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c110795d60_0, 0, 2;
    %load/vec4 v000001c110794f00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.3, 10;
    %load/vec4 v000001c110795540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v000001c110795540_0;
    %load/vec4 v000001c110795cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c110795d60_0, 0, 2;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001c1107945a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.7, 10;
    %load/vec4 v000001c110796080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.6, 9;
    %load/vec4 v000001c110796080_0;
    %load/vec4 v000001c110795cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c110795d60_0, 0, 2;
T_33.4 ;
T_33.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c110794aa0_0, 0, 2;
    %load/vec4 v000001c110794f00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.11, 10;
    %load/vec4 v000001c110795540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.10, 9;
    %load/vec4 v000001c110795540_0;
    %load/vec4 v000001c110796440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c110794aa0_0, 0, 2;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v000001c1107945a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.15, 10;
    %load/vec4 v000001c110796080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.14, 9;
    %load/vec4 v000001c110796080_0;
    %load/vec4 v000001c110796440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c110794aa0_0, 0, 2;
T_33.12 ;
T_33.9 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001c1107b98e0;
T_34 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107c0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bf910_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001c1107c0270_0;
    %assign/vec4 v000001c1107bf910_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001c1107b8300;
T_35 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107bf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107c15d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c0db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c0bd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001c1107bfaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001c1107c1670_0;
    %assign/vec4 v000001c1107c15d0_0, 0;
    %load/vec4 v000001c1107c03b0_0;
    %assign/vec4 v000001c1107c0db0_0, 0;
    %load/vec4 v000001c1107bf4b0_0;
    %assign/vec4 v000001c1107c0bd0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001c110792120;
T_36 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107a3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107a2730_0, 0, 32;
T_36.2 ;
    %load/vec4 v000001c1107a2730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1107a2730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107a3310, 0, 4;
    %load/vec4 v000001c1107a2730_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107a2730_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001c1107a2eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.6, 9;
    %load/vec4 v000001c1107a1510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v000001c1107a31d0_0;
    %load/vec4 v000001c1107a1510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107a3310, 0, 4;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001c110793ed0;
T_37 ;
    %wait E_000001c1106db470;
    %load/vec4 v000001c1107a0110_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.0 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.1 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.2 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.3 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.4 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.5 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.6 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107a0f70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c11079f850_0, 0, 32;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001c110793bb0;
T_38 ;
    %wait E_000001c1106db2b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0ed0_0, 0, 1;
    %load/vec4 v000001c11079f670_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %jmp T_38.10;
T_38.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %load/vec4 v000001c11079f350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.11 ;
    %load/vec4 v000001c11079f490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_38.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.22, 8;
T_38.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_38.22, 8;
 ; End of false expr.
    %blend;
T_38.22;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.16 ;
    %load/vec4 v000001c11079f490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_38.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_38.24, 8;
T_38.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_38.24, 8;
 ; End of false expr.
    %blend;
T_38.24;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.20;
T_38.20 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %load/vec4 v000001c11079f350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.32 ;
    %load/vec4 v000001c11079f490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_38.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_38.36, 8;
T_38.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_38.36, 8;
 ; End of false expr.
    %blend;
T_38.36;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.34;
T_38.34 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.10;
T_38.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.10;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.10;
T_38.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0ed0_0, 0, 1;
    %jmp T_38.10;
T_38.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0ed0_0, 0, 1;
    %jmp T_38.10;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.10;
T_38.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107a0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107a0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c11079edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c11079ea90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c11079f030_0, 0, 4;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001c1107b9a70;
T_39 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107c0950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bd6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bca30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bedd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bc990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bea10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107bded0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107befb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107bcd50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107be6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107beab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107be650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bd570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107be510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bd070_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c1107be290_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001c1107bfcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bd6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bca30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bedd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bc990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bea10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107bded0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107befb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107bcd50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107be6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107beab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107be650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bd570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107be510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bd070_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c1107be290_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001c1107bebf0_0;
    %assign/vec4 v000001c1107bd6b0_0, 0;
    %load/vec4 v000001c1107beb50_0;
    %assign/vec4 v000001c1107bca30_0, 0;
    %load/vec4 v000001c1107bef10_0;
    %assign/vec4 v000001c1107bedd0_0, 0;
    %load/vec4 v000001c1107bcdf0_0;
    %assign/vec4 v000001c1107bc990_0, 0;
    %load/vec4 v000001c1107bd7f0_0;
    %assign/vec4 v000001c1107bea10_0, 0;
    %load/vec4 v000001c1107c0090_0;
    %assign/vec4 v000001c1107bded0_0, 0;
    %load/vec4 v000001c1107c09f0_0;
    %assign/vec4 v000001c1107befb0_0, 0;
    %load/vec4 v000001c1107bee70_0;
    %assign/vec4 v000001c1107bcd50_0, 0;
    %load/vec4 v000001c1107be010_0;
    %assign/vec4 v000001c1107be6f0_0, 0;
    %load/vec4 v000001c1107bccb0_0;
    %assign/vec4 v000001c1107beab0_0, 0;
    %load/vec4 v000001c1107bda70_0;
    %assign/vec4 v000001c1107bce90_0, 0;
    %load/vec4 v000001c1107c0310_0;
    %assign/vec4 v000001c1107be650_0, 0;
    %load/vec4 v000001c1107bcad0_0;
    %assign/vec4 v000001c1107bd570_0, 0;
    %load/vec4 v000001c1107bdf70_0;
    %assign/vec4 v000001c1107be510_0, 0;
    %load/vec4 v000001c1107bd750_0;
    %assign/vec4 v000001c1107bd070_0, 0;
    %load/vec4 v000001c1107bdc50_0;
    %assign/vec4 v000001c1107be290_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001c1107b9d90;
T_40 ;
    %wait E_000001c1106dc070;
    %load/vec4 v000001c11079e8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.0 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %add;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.1 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %sub;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.2 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %and;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.3 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %or;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.4 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %xor;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.5 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.6 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.7 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.8 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_40.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.14, 8;
T_40.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.14, 8;
 ; End of false expr.
    %blend;
T_40.14;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.9 ;
    %load/vec4 v000001c1107a3e50_0;
    %load/vec4 v000001c11079c330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.16, 8;
T_40.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.16, 8;
 ; End of false expr.
    %blend;
T_40.16;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.10 ;
    %load/vec4 v000001c11079c330_0;
    %store/vec4 v000001c11079d550_0, 0, 32;
    %jmp T_40.12;
T_40.12 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001c1107b8170;
T_41 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107bd390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079c8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079d7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079d870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c11079e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079e770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079dff0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001c1107be0b0_0;
    %assign/vec4 v000001c11079c8d0_0, 0;
    %load/vec4 v000001c11079c290_0;
    %assign/vec4 v000001c11079d7d0_0, 0;
    %load/vec4 v000001c1107bec90_0;
    %assign/vec4 v000001c11079d870_0, 0;
    %load/vec4 v000001c1107bd110_0;
    %assign/vec4 v000001c11079e4f0_0, 0;
    %load/vec4 v000001c1107bd2f0_0;
    %assign/vec4 v000001c11079e090_0, 0;
    %load/vec4 v000001c1107be8d0_0;
    %assign/vec4 v000001c11079e310_0, 0;
    %load/vec4 v000001c1107bcc10_0;
    %assign/vec4 v000001c11079cb50_0, 0;
    %load/vec4 v000001c1107bcf30_0;
    %assign/vec4 v000001c11079e270_0, 0;
    %load/vec4 v000001c11079df50_0;
    %assign/vec4 v000001c11079e770_0, 0;
    %load/vec4 v000001c11079c650_0;
    %assign/vec4 v000001c11079dff0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001c1107b87b0;
T_42 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c11079cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079c970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c11079daf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c11079d910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079d4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c11079c790_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001c1107a3d10_0;
    %assign/vec4 v000001c11079da50_0, 0;
    %load/vec4 v000001c1107a3f90_0;
    %assign/vec4 v000001c11079c970_0, 0;
    %load/vec4 v000001c11079c470_0;
    %assign/vec4 v000001c11079daf0_0, 0;
    %load/vec4 v000001c11079d190_0;
    %assign/vec4 v000001c11079d910_0, 0;
    %load/vec4 v000001c1107a3a90_0;
    %assign/vec4 v000001c11079d4b0_0, 0;
    %load/vec4 v000001c1107a3b30_0;
    %assign/vec4 v000001c11079cc90_0, 0;
    %load/vec4 v000001c11079dcd0_0;
    %assign/vec4 v000001c11079e810_0, 0;
    %load/vec4 v000001c1107a3bd0_0;
    %assign/vec4 v000001c11079c790_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001c1107b95c0;
T_43 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107bfa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c1850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c01d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bfd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bfff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c0a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bf190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107c1490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bfeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bf690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c1030_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001c1107bf7d0_0;
    %assign/vec4 v000001c1107c1850_0, 0;
    %load/vec4 v000001c1107c17b0_0;
    %assign/vec4 v000001c1107c01d0_0, 0;
    %load/vec4 v000001c1107c18f0_0;
    %assign/vec4 v000001c1107bfd70_0, 0;
    %load/vec4 v000001c1107c0ef0_0;
    %assign/vec4 v000001c1107bfff0_0, 0;
    %load/vec4 v000001c1107bf7d0_0;
    %assign/vec4 v000001c1107c0a90_0, 0;
    %load/vec4 v000001c1107c0b30_0;
    %assign/vec4 v000001c1107bf190_0, 0;
    %load/vec4 v000001c1107bf550_0;
    %assign/vec4 v000001c1107c1490_0, 0;
    %load/vec4 v000001c1107bf2d0_0;
    %assign/vec4 v000001c1107bfeb0_0, 0;
    %load/vec4 v000001c1107c0f90_0;
    %assign/vec4 v000001c1107bf690_0, 0;
    %load/vec4 v000001c1107bf230_0;
    %assign/vec4 v000001c1107c1030_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001c1107b8df0;
T_44 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107bf410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bf5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bfb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107bf870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107bfc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107bf730_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001c1107c0c70_0;
    %assign/vec4 v000001c1107bf5f0_0, 0;
    %load/vec4 v000001c1107c0130_0;
    %assign/vec4 v000001c1107bfb90_0, 0;
    %load/vec4 v000001c1107bf370_0;
    %assign/vec4 v000001c1107bf870_0, 0;
    %load/vec4 v000001c1107c13f0_0;
    %assign/vec4 v000001c1107bfc30_0, 0;
    %load/vec4 v000001c1107c06d0_0;
    %assign/vec4 v000001c1107c0d10_0, 0;
    %load/vec4 v000001c1107c0630_0;
    %assign/vec4 v000001c1107bf730_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001c1107b8ad0;
T_45 ;
    %wait E_000001c1106dc1b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c1107bf0f0_0, 0, 2;
    %load/vec4 v000001c1107bed30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.3, 10;
    %load/vec4 v000001c1107bd9d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v000001c1107bd9d0_0;
    %load/vec4 v000001c1107be5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c1107bf0f0_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001c1107bd4d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.7, 10;
    %load/vec4 v000001c1107bcfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.6, 9;
    %load/vec4 v000001c1107bcfd0_0;
    %load/vec4 v000001c1107be5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c1107bf0f0_0, 0, 2;
T_45.4 ;
T_45.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c1107be470_0, 0, 2;
    %load/vec4 v000001c1107bed30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.11, 10;
    %load/vec4 v000001c1107bd9d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.10, 9;
    %load/vec4 v000001c1107bd9d0_0;
    %load/vec4 v000001c1107bdbb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c1107be470_0, 0, 2;
    %jmp T_45.9;
T_45.8 ;
    %load/vec4 v000001c1107bd4d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.15, 10;
    %load/vec4 v000001c1107bcfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.14, 9;
    %load/vec4 v000001c1107bcfd0_0;
    %load/vec4 v000001c1107bdbb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c1107be470_0, 0, 2;
T_45.12 ;
T_45.9 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001c1107cc210;
T_46 ;
    %wait E_000001c1106db7f0;
    %load/vec4 v000001c1107d8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d8dc0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001c1107d9400_0;
    %assign/vec4 v000001c1107d8dc0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001c1107cc850;
T_47 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107d8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107d7240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d77e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d72e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001c1107d7ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001c1107d7c40_0;
    %assign/vec4 v000001c1107d7240_0, 0;
    %load/vec4 v000001c1107d79c0_0;
    %assign/vec4 v000001c1107d77e0_0, 0;
    %load/vec4 v000001c1107d7880_0;
    %assign/vec4 v000001c1107d72e0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001c1107cb720;
T_48 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107c8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107ca0d0_0, 0, 32;
T_48.2 ;
    %load/vec4 v000001c1107ca0d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1107ca0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107c9270, 0, 4;
    %load/vec4 v000001c1107ca0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1107ca0d0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001c1107cac10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.6, 9;
    %load/vec4 v000001c1107c87d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_48.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v000001c1107caad0_0;
    %load/vec4 v000001c1107c87d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1107c9270, 0, 4;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001c1107b9430;
T_49 ;
    %wait E_000001c1106dc1f0;
    %load/vec4 v000001c1107c8eb0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.0 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.1 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.2 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.3 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.4 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.5 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.6 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1107c9810_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c1107c94f0_0, 0, 32;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001c1107b8490;
T_50 ;
    %wait E_000001c1106dc970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c8690_0, 0, 1;
    %load/vec4 v000001c1107c84b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %jmp T_50.10;
T_50.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %load/vec4 v000001c1107c8ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_50.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_50.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_50.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.11 ;
    %load/vec4 v000001c1107c8e10_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_50.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_50.22, 8;
T_50.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_50.22, 8;
 ; End of false expr.
    %blend;
T_50.22;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.16 ;
    %load/vec4 v000001c1107c8e10_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_50.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_50.24, 8;
T_50.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_50.24, 8;
 ; End of false expr.
    %blend;
T_50.24;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.20;
T_50.20 ;
    %pop/vec4 1;
    %jmp T_50.10;
T_50.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %load/vec4 v000001c1107c8ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_50.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_50.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_50.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.32 ;
    %load/vec4 v000001c1107c8e10_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_50.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_50.36, 8;
T_50.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_50.36, 8;
 ; End of false expr.
    %blend;
T_50.36;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.34;
T_50.34 ;
    %pop/vec4 1;
    %jmp T_50.10;
T_50.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.10;
T_50.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.10;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.10;
T_50.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c8690_0, 0, 1;
    %jmp T_50.10;
T_50.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c8690_0, 0, 1;
    %jmp T_50.10;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.10;
T_50.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c99f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107c9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107c9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107ca170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1107c9db0_0, 0, 4;
    %jmp T_50.10;
T_50.10 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001c1107cb270;
T_51 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107d71a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d7380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d7060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d7d80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d5e40_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107d7560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d8460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d6a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d7420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d63e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c1107d7920_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001c1107d67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d7380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d6520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d7060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d7d80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d5e40_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c1107d7560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d8460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d6a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d7420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d63e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c1107d7920_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v000001c1107d6e80_0;
    %assign/vec4 v000001c1107d6ca0_0, 0;
    %load/vec4 v000001c1107d74c0_0;
    %assign/vec4 v000001c1107d6d40_0, 0;
    %load/vec4 v000001c1107d6700_0;
    %assign/vec4 v000001c1107d7380_0, 0;
    %load/vec4 v000001c1107d6480_0;
    %assign/vec4 v000001c1107d6660_0, 0;
    %load/vec4 v000001c1107d7ec0_0;
    %assign/vec4 v000001c1107d6520_0, 0;
    %load/vec4 v000001c1107d7b00_0;
    %assign/vec4 v000001c1107d7060_0, 0;
    %load/vec4 v000001c1107d5ee0_0;
    %assign/vec4 v000001c1107d7d80_0, 0;
    %load/vec4 v000001c1107d5da0_0;
    %assign/vec4 v000001c1107d5e40_0, 0;
    %load/vec4 v000001c1107d8500_0;
    %assign/vec4 v000001c1107d7560_0, 0;
    %load/vec4 v000001c1107d6200_0;
    %assign/vec4 v000001c1107d8460_0, 0;
    %load/vec4 v000001c1107d65c0_0;
    %assign/vec4 v000001c1107d6ac0_0, 0;
    %load/vec4 v000001c1107d7100_0;
    %assign/vec4 v000001c1107d62a0_0, 0;
    %load/vec4 v000001c1107d6de0_0;
    %assign/vec4 v000001c1107d6a20_0, 0;
    %load/vec4 v000001c1107d80a0_0;
    %assign/vec4 v000001c1107d7420_0, 0;
    %load/vec4 v000001c1107d7740_0;
    %assign/vec4 v000001c1107d63e0_0, 0;
    %load/vec4 v000001c1107d6160_0;
    %assign/vec4 v000001c1107d7920_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001c1107cc080;
T_52 ;
    %wait E_000001c1106dc5b0;
    %load/vec4 v000001c1107c4270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_52.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.0 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %add;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.1 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %sub;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.2 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %and;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.3 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %or;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.4 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %xor;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.5 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.6 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.7 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.8 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_52.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_52.14, 8;
T_52.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_52.14, 8;
 ; End of false expr.
    %blend;
T_52.14;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.9 ;
    %load/vec4 v000001c1107c4bd0_0;
    %load/vec4 v000001c1107c52b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_52.16, 8;
T_52.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_52.16, 8;
 ; End of false expr.
    %blend;
T_52.16;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.10 ;
    %load/vec4 v000001c1107c52b0_0;
    %store/vec4 v000001c1107c4450_0, 0, 32;
    %jmp T_52.12;
T_52.12 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000001c1107cbbd0;
T_53 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107c55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c7330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c62f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c6610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107c7470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c5ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c6570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c6750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c69d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c6e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c7c90_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001c1107c76f0_0;
    %assign/vec4 v000001c1107c7330_0, 0;
    %load/vec4 v000001c1107c7290_0;
    %assign/vec4 v000001c1107c62f0_0, 0;
    %load/vec4 v000001c1107c7790_0;
    %assign/vec4 v000001c1107c6610_0, 0;
    %load/vec4 v000001c1107c7830_0;
    %assign/vec4 v000001c1107c7470_0, 0;
    %load/vec4 v000001c1107c57b0_0;
    %assign/vec4 v000001c1107c5ad0_0, 0;
    %load/vec4 v000001c1107c75b0_0;
    %assign/vec4 v000001c1107c6570_0, 0;
    %load/vec4 v000001c1107c5cb0_0;
    %assign/vec4 v000001c1107c6750_0, 0;
    %load/vec4 v000001c1107c7510_0;
    %assign/vec4 v000001c1107c69d0_0, 0;
    %load/vec4 v000001c1107c6c50_0;
    %assign/vec4 v000001c1107c6e30_0, 0;
    %load/vec4 v000001c1107c5c10_0;
    %assign/vec4 v000001c1107c7c90_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001c1107cce90;
T_54 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107c5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c3f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c3eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107c5170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107c50d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c5030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c4130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107c4ef0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001c1107c3410_0;
    %assign/vec4 v000001c1107c3f50_0, 0;
    %load/vec4 v000001c1107c4090_0;
    %assign/vec4 v000001c1107c3eb0_0, 0;
    %load/vec4 v000001c1107c3d70_0;
    %assign/vec4 v000001c1107c5170_0, 0;
    %load/vec4 v000001c1107c34b0_0;
    %assign/vec4 v000001c1107c50d0_0, 0;
    %load/vec4 v000001c1107c4db0_0;
    %assign/vec4 v000001c1107c4e50_0, 0;
    %load/vec4 v000001c1107c41d0_0;
    %assign/vec4 v000001c1107c5030_0, 0;
    %load/vec4 v000001c1107c3e10_0;
    %assign/vec4 v000001c1107c4130_0, 0;
    %load/vec4 v000001c1107c3c30_0;
    %assign/vec4 v000001c1107c4ef0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001c1107cbef0;
T_55 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107dabc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d97c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d8f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d9900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d9220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d81e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d8d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107d90e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107dab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d92c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d8e60_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001c1107d8140_0;
    %assign/vec4 v000001c1107d97c0_0, 0;
    %load/vec4 v000001c1107d94a0_0;
    %assign/vec4 v000001c1107d8f00_0, 0;
    %load/vec4 v000001c1107d9a40_0;
    %assign/vec4 v000001c1107d9900_0, 0;
    %load/vec4 v000001c1107d9180_0;
    %assign/vec4 v000001c1107d9220_0, 0;
    %load/vec4 v000001c1107d8140_0;
    %assign/vec4 v000001c1107d81e0_0, 0;
    %load/vec4 v000001c1107da260_0;
    %assign/vec4 v000001c1107d8d20_0, 0;
    %load/vec4 v000001c1107d9b80_0;
    %assign/vec4 v000001c1107d90e0_0, 0;
    %load/vec4 v000001c1107d8960_0;
    %assign/vec4 v000001c1107dab20_0, 0;
    %load/vec4 v000001c1107d9f40_0;
    %assign/vec4 v000001c1107d92c0_0, 0;
    %load/vec4 v000001c1107d8780_0;
    %assign/vec4 v000001c1107d8e60_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001c1107cb400;
T_56 ;
    %wait E_000001c1106da5b0;
    %load/vec4 v000001c1107da440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107da4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107d9040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c1107da6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1107da580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1107d8820_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001c1107d85a0_0;
    %assign/vec4 v000001c1107da4e0_0, 0;
    %load/vec4 v000001c1107da3a0_0;
    %assign/vec4 v000001c1107d9040_0, 0;
    %load/vec4 v000001c1107da300_0;
    %assign/vec4 v000001c1107da6c0_0, 0;
    %load/vec4 v000001c1107dad00_0;
    %assign/vec4 v000001c1107da580_0, 0;
    %load/vec4 v000001c1107d8640_0;
    %assign/vec4 v000001c1107d88c0_0, 0;
    %load/vec4 v000001c1107d8b40_0;
    %assign/vec4 v000001c1107d8820_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001c1107cbd60;
T_57 ;
    %wait E_000001c1106dc0f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c1107d6b60_0, 0, 2;
    %load/vec4 v000001c1107d7600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.3, 10;
    %load/vec4 v000001c1107d60c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_57.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v000001c1107d60c0_0;
    %load/vec4 v000001c1107d7ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c1107d6b60_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001c1107d7e20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.7, 10;
    %load/vec4 v000001c1107d8280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_57.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.6, 9;
    %load/vec4 v000001c1107d8280_0;
    %load/vec4 v000001c1107d7ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c1107d6b60_0, 0, 2;
T_57.4 ;
T_57.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c1107d6840_0, 0, 2;
    %load/vec4 v000001c1107d7600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.11, 10;
    %load/vec4 v000001c1107d60c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_57.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.10, 9;
    %load/vec4 v000001c1107d60c0_0;
    %load/vec4 v000001c1107d6020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c1107d6840_0, 0, 2;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v000001c1107d7e20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.15, 10;
    %load/vec4 v000001c1107d8280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_57.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.14, 9;
    %load/vec4 v000001c1107d8280_0;
    %load/vec4 v000001c1107d6020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c1107d6840_0, 0, 2;
T_57.12 ;
T_57.9 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001c110728020;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107e1ce0_0, 0, 1;
T_58.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c1107e1ce0_0;
    %inv;
    %store/vec4 v000001c1107e1ce0_0, 0, 1;
    %jmp T_58.0;
    %end;
    .thread T_58;
    .scope S_000001c110728020;
T_59 ;
    %vpi_call/w 4 30 "$dumpfile", P_000001c1106dabf0 {0 0 0};
    %vpi_call/w 4 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c11072af10 {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001c110728020;
T_60 ;
    %vpi_call/w 4 37 "$display", "T=0: Multi-Core Testbench Started." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1107e12e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1107e12e0_0, 0, 1;
    %vpi_call/w 4 41 "$display", "T=20: Reset released." {0 0 0};
    %delay 250000, 0;
    %vpi_call/w 4 48 "$display", "T=270: Checking results..." {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c1106e1f80, 4;
    %store/vec4 v000001c1107dff80_0, 0, 32;
    %vpi_call/w 4 54 "$display", "Checking Fetch..." {0 0 0};
    %load/vec4 v000001c11074d320_0;
    %store/vec4 v000001c1107e0fc0_0, 0, 32;
    %load/vec4 v000001c1107dff80_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_60.0, 4;
    %vpi_call/w 4 58 "$display", "Core 0 PASSED! (x3 = %d)", v000001c1107dff80_0 {0 0 0};
    %jmp T_60.1;
T_60.0 ;
    %vpi_call/w 4 60 "$display", "Core 0 FAILED! (x3 = %d, expected 15)", v000001c1107dff80_0 {0 0 0};
T_60.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c11078d1d0, 4;
    %store/vec4 v000001c1107e1600_0, 0, 32;
    %load/vec4 v000001c1107e1600_0;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_60.2, 4;
    %vpi_call/w 4 65 "$display", "Core 1 PASSED! (x3 = %d)", v000001c1107e1600_0 {0 0 0};
    %jmp T_60.3;
T_60.2 ;
    %vpi_call/w 4 67 "$display", "Core 1 FAILED! (x3 = %d, expected 27)", v000001c1107e1600_0 {0 0 0};
T_60.3 ;
    %vpi_call/w 4 69 "$display", "Simulation finished." {0 0 0};
    %vpi_call/w 4 70 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "./data_mem.v";
    "./multicore_tb.v";
    "./multicore_processor.v";
    "./riscv_core.v";
    "decode_stage/ins_decode.v";
    "decode_stage/control_unit.v";
    "decode_stage/hazard_unit.v";
    "decode_stage/imm_gen.v";
    "decode_stage/reg_file.v";
    "exec_stage/ex_ma.v";
    "exec_stage/ins_ex.v";
    "exec_stage/ex_alu.v";
    "exec_stage/ex_alu_src_mux.v";
    "exec_stage/branch_unit.v";
    "decode_stage/forward_mux.v";
    "fetch_stage/ins_fetch.v";
    "decode_stage/forwarding_unit.v";
    "exec_stage/id_ex_buffer.v";
    "decode_stage/if_id_buffer.v";
    "mem_stage/ins_mem.v";
    "write_stage/mem_wb_buffer.v";
    "fetch_stage/prog_counter.v";
    "write_stage/ins_wb.v";
    "memory/mem_controller.v";
    "fetch_stage/ins_memory.v";
