<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dcv1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="algebra.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="algebra.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="algebra.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="algebra.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="algebra.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="algebra.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="algebra.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="algebra.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="algebra.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="algebra.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="algebra.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="algebra.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="algebra.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="algebra.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="algebra.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="algebra.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="algebra.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="algebra.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="algebra.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="algebra.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="algebra.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="algebra.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="algebra.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="algebra_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="algebra_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="algebra_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="algebra_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="algebra_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="algebra_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="algebra_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="algebra_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="algebra_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="algebra_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="algebra_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="algebra_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="algebra_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="algebra_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="algebra_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="l2_agebra_4_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="l2_agebra_4_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="l2_agebra_4_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1393753515" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1393753514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393753515" xil_pn:in_ck="-6692864120293235685" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="l2_algebra_4.vhd"/>
      <outfile xil_pn:name="l2_algebra_4_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393753515" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-654002536315570265" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393753515" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1632466071429555863" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393753515" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3629360030041196288" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393753515" xil_pn:in_ck="-6692864120293235685" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="l2_algebra_4.vhd"/>
      <outfile xil_pn:name="l2_algebra_4_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393753526" xil_pn:in_ck="-6692864120293235685" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7171468800786719984" xil_pn:start_ts="1393753515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="l2_agebra_4_test_beh.prj"/>
      <outfile xil_pn:name="l2_agebra_4_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1393753526" xil_pn:in_ck="8425953529163249408" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1547790017611974723" xil_pn:start_ts="1393753526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="l2_agebra_4_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5955070909976162797" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3629360030041196288" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1096603833977453457" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297161306315" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755512" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-585104191296977846" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755528" xil_pn:in_ck="-4496401421725181394" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8585775859053041405" xil_pn:start_ts="1393755512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="algebra.lso"/>
      <outfile xil_pn:name="algebra.ngc"/>
      <outfile xil_pn:name="algebra.ngr"/>
      <outfile xil_pn:name="algebra.prj"/>
      <outfile xil_pn:name="algebra.stx"/>
      <outfile xil_pn:name="algebra.syr"/>
      <outfile xil_pn:name="algebra.xst"/>
      <outfile xil_pn:name="algebra_vhdl.prj"/>
      <outfile xil_pn:name="algebra_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1393755528" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6216523762271492774" xil_pn:start_ts="1393755528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393755538" xil_pn:in_ck="153724897578588468" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3946057793375352013" xil_pn:start_ts="1393755528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="algebra.bld"/>
      <outfile xil_pn:name="algebra.ngd"/>
      <outfile xil_pn:name="algebra_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1393755549" xil_pn:in_ck="153724897578588469" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="2412315102526463314" xil_pn:start_ts="1393755538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="algebra.pcf"/>
      <outfile xil_pn:name="algebra_map.map"/>
      <outfile xil_pn:name="algebra_map.mrp"/>
      <outfile xil_pn:name="algebra_map.ncd"/>
      <outfile xil_pn:name="algebra_map.ngm"/>
      <outfile xil_pn:name="algebra_map.xrpt"/>
      <outfile xil_pn:name="algebra_summary.xml"/>
      <outfile xil_pn:name="algebra_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393755568" xil_pn:in_ck="-3587417087489443122" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1393755549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="algebra.ncd"/>
      <outfile xil_pn:name="algebra.pad"/>
      <outfile xil_pn:name="algebra.par"/>
      <outfile xil_pn:name="algebra.ptwx"/>
      <outfile xil_pn:name="algebra.unroutes"/>
      <outfile xil_pn:name="algebra.xpi"/>
      <outfile xil_pn:name="algebra_pad.csv"/>
      <outfile xil_pn:name="algebra_pad.txt"/>
      <outfile xil_pn:name="algebra_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1393755582" xil_pn:in_ck="153724897578588337" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1393755568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="algebra.bgn"/>
      <outfile xil_pn:name="algebra.bit"/>
      <outfile xil_pn:name="algebra.drc"/>
      <outfile xil_pn:name="algebra.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393755568" xil_pn:in_ck="153724897578588337" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1393755564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="algebra.twr"/>
      <outfile xil_pn:name="algebra.twx"/>
    </transform>
  </transforms>

</generated_project>
