
STMF103C8_Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006994  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08006aa4  08006aa4  00016aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c44  08006c44  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08006c44  08006c44  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c44  08006c44  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c44  08006c44  00016c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c48  08006c48  00016c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08006c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019fc  2000009c  08006ce8  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a98  08006ce8  00021a98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c8e  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036b3  00000000  00000000  00035d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00039408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  0003a728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0ed  00000000  00000000  0003b8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001539f  00000000  00000000  000559cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096941  00000000  00000000  0006ad6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001016ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005724  00000000  00000000  00101700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000009c 	.word	0x2000009c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006a8c 	.word	0x08006a8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a0 	.word	0x200000a0
 800014c:	08006a8c 	.word	0x08006a8c

08000150 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000156:	4b1a      	ldr	r3, [pc, #104]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000158:	699b      	ldr	r3, [r3, #24]
 800015a:	4a19      	ldr	r2, [pc, #100]	; (80001c0 <MX_GPIO_Init+0x70>)
 800015c:	f043 0310 	orr.w	r3, r3, #16
 8000160:	6193      	str	r3, [r2, #24]
 8000162:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	f003 0310 	and.w	r3, r3, #16
 800016a:	60fb      	str	r3, [r7, #12]
 800016c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800016e:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000170:	699b      	ldr	r3, [r3, #24]
 8000172:	4a13      	ldr	r2, [pc, #76]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000174:	f043 0320 	orr.w	r3, r3, #32
 8000178:	6193      	str	r3, [r2, #24]
 800017a:	4b11      	ldr	r3, [pc, #68]	; (80001c0 <MX_GPIO_Init+0x70>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	f003 0320 	and.w	r3, r3, #32
 8000182:	60bb      	str	r3, [r7, #8]
 8000184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000186:	4b0e      	ldr	r3, [pc, #56]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000188:	699b      	ldr	r3, [r3, #24]
 800018a:	4a0d      	ldr	r2, [pc, #52]	; (80001c0 <MX_GPIO_Init+0x70>)
 800018c:	f043 0304 	orr.w	r3, r3, #4
 8000190:	6193      	str	r3, [r2, #24]
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000194:	699b      	ldr	r3, [r3, #24]
 8000196:	f003 0304 	and.w	r3, r3, #4
 800019a:	607b      	str	r3, [r7, #4]
 800019c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800019e:	4b08      	ldr	r3, [pc, #32]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	4a07      	ldr	r2, [pc, #28]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a4:	f043 0308 	orr.w	r3, r3, #8
 80001a8:	6193      	str	r3, [r2, #24]
 80001aa:	4b05      	ldr	r3, [pc, #20]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001ac:	699b      	ldr	r3, [r3, #24]
 80001ae:	f003 0308 	and.w	r3, r3, #8
 80001b2:	603b      	str	r3, [r7, #0]
 80001b4:	683b      	ldr	r3, [r7, #0]

}
 80001b6:	bf00      	nop
 80001b8:	3714      	adds	r7, #20
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr
 80001c0:	40021000 	.word	0x40021000

080001c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80001d4:	f003 0301 	and.w	r3, r3, #1
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d013      	beq.n	8000204 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80001dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80001e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d00b      	beq.n	8000204 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80001ec:	e000      	b.n	80001f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80001ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80001f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d0f9      	beq.n	80001ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80001fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001fe:	687a      	ldr	r2, [r7, #4]
 8000200:	b2d2      	uxtb	r2, r2
 8000202:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000204:	687b      	ldr	r3, [r7, #4]
}
 8000206:	4618      	mov	r0, r3
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000216:	f000 fca7 	bl	8000b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021a:	f000 f859 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021e:	f7ff ff97 	bl	8000150 <MX_GPIO_Init>
  MX_RTC_Init();
 8000222:	f000 fa89 	bl	8000738 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000226:	f000 fbfb 	bl	8000a20 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  Time_Queue_Handler = xQueueCreate(2,sizeof(TxUART));
 800022a:	2200      	movs	r2, #0
 800022c:	2118      	movs	r1, #24
 800022e:	2002      	movs	r0, #2
 8000230:	f003 fc45 	bl	8003abe <xQueueGenericCreate>
 8000234:	4603      	mov	r3, r0
 8000236:	4a1a      	ldr	r2, [pc, #104]	; (80002a0 <main+0x90>)
 8000238:	6013      	str	r3, [r2, #0]
  User_Input_Time_Date_Queue_Handler = xQueueCreate(1,sizeof(TxUART));
 800023a:	2200      	movs	r2, #0
 800023c:	2118      	movs	r1, #24
 800023e:	2001      	movs	r0, #1
 8000240:	f003 fc3d 	bl	8003abe <xQueueGenericCreate>
 8000244:	4603      	mov	r3, r0
 8000246:	4a17      	ldr	r2, [pc, #92]	; (80002a4 <main+0x94>)
 8000248:	6013      	str	r3, [r2, #0]

  Status = xTaskCreate(Get_RTC_Runnable, "Get Time ", 100, NULL, 2, &Get_Time_Handler);
 800024a:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <main+0x98>)
 800024c:	9301      	str	r3, [sp, #4]
 800024e:	2302      	movs	r3, #2
 8000250:	9300      	str	r3, [sp, #0]
 8000252:	2300      	movs	r3, #0
 8000254:	2264      	movs	r2, #100	; 0x64
 8000256:	4915      	ldr	r1, [pc, #84]	; (80002ac <main+0x9c>)
 8000258:	4815      	ldr	r0, [pc, #84]	; (80002b0 <main+0xa0>)
 800025a:	f003 ff3b 	bl	80040d4 <xTaskCreate>
 800025e:	4603      	mov	r3, r0
 8000260:	4a14      	ldr	r2, [pc, #80]	; (80002b4 <main+0xa4>)
 8000262:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Print_Time_Runnable, "Print Time", 100, NULL, 2, &Print_Time_Handler);
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <main+0xa8>)
 8000266:	9301      	str	r3, [sp, #4]
 8000268:	2302      	movs	r3, #2
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2300      	movs	r3, #0
 800026e:	2264      	movs	r2, #100	; 0x64
 8000270:	4912      	ldr	r1, [pc, #72]	; (80002bc <main+0xac>)
 8000272:	4813      	ldr	r0, [pc, #76]	; (80002c0 <main+0xb0>)
 8000274:	f003 ff2e 	bl	80040d4 <xTaskCreate>
 8000278:	4603      	mov	r3, r0
 800027a:	4a0e      	ldr	r2, [pc, #56]	; (80002b4 <main+0xa4>)
 800027c:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Process_UART_Data_Runnable, "UART Rx", 100, NULL, 2, &Process_Rx_Data_Handler);
 800027e:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <main+0xb4>)
 8000280:	9301      	str	r3, [sp, #4]
 8000282:	2302      	movs	r3, #2
 8000284:	9300      	str	r3, [sp, #0]
 8000286:	2300      	movs	r3, #0
 8000288:	2264      	movs	r2, #100	; 0x64
 800028a:	490f      	ldr	r1, [pc, #60]	; (80002c8 <main+0xb8>)
 800028c:	480f      	ldr	r0, [pc, #60]	; (80002cc <main+0xbc>)
 800028e:	f003 ff21 	bl	80040d4 <xTaskCreate>
 8000292:	4603      	mov	r3, r0
 8000294:	4a07      	ldr	r2, [pc, #28]	; (80002b4 <main+0xa4>)
 8000296:	6013      	str	r3, [r2, #0]


  vTaskStartScheduler();
 8000298:	f004 f9d0 	bl	800463c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800029c:	e7fe      	b.n	800029c <main+0x8c>
 800029e:	bf00      	nop
 80002a0:	200000c4 	.word	0x200000c4
 80002a4:	200000c8 	.word	0x200000c8
 80002a8:	200000b8 	.word	0x200000b8
 80002ac:	08006acc 	.word	0x08006acc
 80002b0:	08000561 	.word	0x08000561
 80002b4:	200019e0 	.word	0x200019e0
 80002b8:	200000bc 	.word	0x200000bc
 80002bc:	08006ad8 	.word	0x08006ad8
 80002c0:	08000611 	.word	0x08000611
 80002c4:	200000c0 	.word	0x200000c0
 80002c8:	08006ae4 	.word	0x08006ae4
 80002cc:	08000459 	.word	0x08000459

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b094      	sub	sp, #80	; 0x50
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002da:	2228      	movs	r2, #40	; 0x28
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f005 fb74 	bl	80059cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	605a      	str	r2, [r3, #4]
 80002ee:	609a      	str	r2, [r3, #8]
 80002f0:	60da      	str	r2, [r3, #12]
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000300:	2305      	movs	r3, #5
 8000302:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000304:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000308:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800030a:	2301      	movs	r3, #1
 800030c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030e:	2300      	movs	r3, #0
 8000310:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000312:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000316:	4618      	mov	r0, r3
 8000318:	f000 ff78 	bl	800120c <HAL_RCC_OscConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000322:	f000 fa03 	bl	800072c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	230f      	movs	r3, #15
 8000328:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800032a:	2301      	movs	r3, #1
 800032c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000332:	2300      	movs	r3, #0
 8000334:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800033a:	f107 0314 	add.w	r3, r7, #20
 800033e:	2100      	movs	r1, #0
 8000340:	4618      	mov	r0, r3
 8000342:	f001 f9e3 	bl	800170c <HAL_RCC_ClockConfig>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800034c:	f000 f9ee 	bl	800072c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000350:	2301      	movs	r3, #1
 8000352:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000354:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000358:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fb9f 	bl	8001aa0 <HAL_RCCEx_PeriphCLKConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000368:	f000 f9e0 	bl	800072c <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3750      	adds	r7, #80	; 0x50
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <Format_to_12>:

/* USER CODE BEGIN 4 */

static uint8_t Format_to_12(RTC_TimeTypeDef const *RTC_Struct_Info)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	uint8_t hours_local_var = RTC_Struct_Info->Hours;
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	73fb      	strb	r3, [r7, #15]
	strcpy((char*)time_format,(char*)time_format_am);
 8000382:	4912      	ldr	r1, [pc, #72]	; (80003cc <Format_to_12+0x58>)
 8000384:	4812      	ldr	r0, [pc, #72]	; (80003d0 <Format_to_12+0x5c>)
 8000386:	f005 fbbf 	bl	8005b08 <strcpy>
	if(RTC_Struct_Info->Hours == 0x00u)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d102      	bne.n	8000398 <Format_to_12+0x24>
	{
		hours_local_var = 12;
 8000392:	230c      	movs	r3, #12
 8000394:	73fb      	strb	r3, [r7, #15]
 8000396:	e014      	b.n	80003c2 <Format_to_12+0x4e>
	}
	else if(RTC_Struct_Info->Hours > 12u)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	2b0c      	cmp	r3, #12
 800039e:	d908      	bls.n	80003b2 <Format_to_12+0x3e>
	{
		hours_local_var = RTC_Struct_Info->Hours - 12u;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	3b0c      	subs	r3, #12
 80003a6:	73fb      	strb	r3, [r7, #15]
		strcpy((char*)time_format,(char*)time_format_pm);
 80003a8:	490a      	ldr	r1, [pc, #40]	; (80003d4 <Format_to_12+0x60>)
 80003aa:	4809      	ldr	r0, [pc, #36]	; (80003d0 <Format_to_12+0x5c>)
 80003ac:	f005 fbac 	bl	8005b08 <strcpy>
 80003b0:	e007      	b.n	80003c2 <Format_to_12+0x4e>
	}
	else if(RTC_Struct_Info->Hours == 12u)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	2b0c      	cmp	r3, #12
 80003b8:	d103      	bne.n	80003c2 <Format_to_12+0x4e>
	{
		strcpy((char*)time_format,(char*)time_format_am);
 80003ba:	4904      	ldr	r1, [pc, #16]	; (80003cc <Format_to_12+0x58>)
 80003bc:	4804      	ldr	r0, [pc, #16]	; (80003d0 <Format_to_12+0x5c>)
 80003be:	f005 fba3 	bl	8005b08 <strcpy>
	}
	return hours_local_var;
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	3710      	adds	r7, #16
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	20000004 	.word	0x20000004
 80003d0:	200000cc 	.word	0x200000cc
 80003d4:	20000008 	.word	0x20000008

080003d8 <wrapper_tx_data>:

	return local_RTC;
}

void wrapper_tx_data(Local_RTC_T const *data, TxUART * buffer_data, data_type_T conversion_type)
{
 80003d8:	b590      	push	{r4, r7, lr}
 80003da:	b087      	sub	sp, #28
 80003dc:	af02      	add	r7, sp, #8
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	4613      	mov	r3, r2
 80003e4:	71fb      	strb	r3, [r7, #7]
	if(time == conversion_type)
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d117      	bne.n	800041c <wrapper_tx_data+0x44>
	{
		buffer_data->Message_Length = sprintf((char*)buffer_data->Message_Data, "t0.txt=\"%02d:%02d:%02d %s\"",data->Local_RTC_Time.Hours, data->Local_RTC_Time.Minutes, data->Local_RTC_Time.Seconds, time_format);
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	1c98      	adds	r0, r3, #2
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4619      	mov	r1, r3
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	785b      	ldrb	r3, [r3, #1]
 80003fa:	461c      	mov	r4, r3
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	789b      	ldrb	r3, [r3, #2]
 8000400:	461a      	mov	r2, r3
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <wrapper_tx_data+0x74>)
 8000404:	9301      	str	r3, [sp, #4]
 8000406:	9200      	str	r2, [sp, #0]
 8000408:	4623      	mov	r3, r4
 800040a:	460a      	mov	r2, r1
 800040c:	4910      	ldr	r1, [pc, #64]	; (8000450 <wrapper_tx_data+0x78>)
 800040e:	f005 fb5b 	bl	8005ac8 <siprintf>
 8000412:	4603      	mov	r3, r0
 8000414:	b29a      	uxth	r2, r3
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		buffer_data->Message_Length = sprintf((char*)buffer_data->Message_Data, "t1.txt=\"%d/%d/%d\"",data->Local_RTC_Date.Date, data->Local_RTC_Date.Month, data->Local_RTC_Date.Year);
	}
}
 800041a:	e012      	b.n	8000442 <wrapper_tx_data+0x6a>
		buffer_data->Message_Length = sprintf((char*)buffer_data->Message_Data, "t1.txt=\"%d/%d/%d\"",data->Local_RTC_Date.Date, data->Local_RTC_Date.Month, data->Local_RTC_Date.Year);
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	1c98      	adds	r0, r3, #2
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	795b      	ldrb	r3, [r3, #5]
 8000424:	461a      	mov	r2, r3
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	791b      	ldrb	r3, [r3, #4]
 800042a:	4619      	mov	r1, r3
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	799b      	ldrb	r3, [r3, #6]
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	460b      	mov	r3, r1
 8000434:	4907      	ldr	r1, [pc, #28]	; (8000454 <wrapper_tx_data+0x7c>)
 8000436:	f005 fb47 	bl	8005ac8 <siprintf>
 800043a:	4603      	mov	r3, r0
 800043c:	b29a      	uxth	r2, r3
 800043e:	68bb      	ldr	r3, [r7, #8]
 8000440:	801a      	strh	r2, [r3, #0]
}
 8000442:	bf00      	nop
 8000444:	3714      	adds	r7, #20
 8000446:	46bd      	mov	sp, r7
 8000448:	bd90      	pop	{r4, r7, pc}
 800044a:	bf00      	nop
 800044c:	200000cc 	.word	0x200000cc
 8000450:	08006aec 	.word	0x08006aec
 8000454:	08006b08 	.word	0x08006b08

08000458 <Process_UART_Data_Runnable>:
static void Process_UART_Data_Runnable(void * parameters)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	RxUART rx_buffer = {0};
 8000460:	f107 030c 	add.w	r3, r7, #12
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	811a      	strh	r2, [r3, #8]
	char * found_str = NULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
	static uint8_t f_status = 0x01;
	//BaseType_t L_Status_UART_Rx;
	for(;;)
	{
		uint8_t str_iter = 0;
 8000470:	2300      	movs	r3, #0
 8000472:	77fb      	strb	r3, [r7, #31]
		str_nextion_T menu = max_nextion_str;
 8000474:	2305      	movs	r3, #5
 8000476:	77bb      	strb	r3, [r7, #30]
		printf("UART Rx alive\n");
 8000478:	4832      	ldr	r0, [pc, #200]	; (8000544 <Process_UART_Data_Runnable+0xec>)
 800047a:	f005 fb1d 	bl	8005ab8 <puts>
		HAL_UART_Receive(&huart1, rx_buffer.Message_Data, SIZE_RX, 900);
 800047e:	f107 030c 	add.w	r3, r7, #12
 8000482:	1c99      	adds	r1, r3, #2
 8000484:	f44f 7361 	mov.w	r3, #900	; 0x384
 8000488:	2208      	movs	r2, #8
 800048a:	482f      	ldr	r0, [pc, #188]	; (8000548 <Process_UART_Data_Runnable+0xf0>)
 800048c:	f002 fd5d 	bl	8002f4a <HAL_UART_Receive>

		for(str_iter = settings; str_iter < max_nextion_str; str_iter++)
 8000490:	2300      	movs	r3, #0
 8000492:	77fb      	strb	r3, [r7, #31]
 8000494:	e014      	b.n	80004c0 <Process_UART_Data_Runnable+0x68>
		{
			found_str = strstr((char *)rx_buffer.Message_Data, Str_Nextion[str_iter]);
 8000496:	7ffb      	ldrb	r3, [r7, #31]
 8000498:	4a2c      	ldr	r2, [pc, #176]	; (800054c <Process_UART_Data_Runnable+0xf4>)
 800049a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800049e:	f107 030c 	add.w	r3, r7, #12
 80004a2:	3302      	adds	r3, #2
 80004a4:	4611      	mov	r1, r2
 80004a6:	4618      	mov	r0, r3
 80004a8:	f005 fb36 	bl	8005b18 <strstr>
 80004ac:	61b8      	str	r0, [r7, #24]
			if(found_str)
 80004ae:	69bb      	ldr	r3, [r7, #24]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d002      	beq.n	80004ba <Process_UART_Data_Runnable+0x62>
			{
				menu = str_iter;
 80004b4:	7ffb      	ldrb	r3, [r7, #31]
 80004b6:	77bb      	strb	r3, [r7, #30]
				break;
 80004b8:	e005      	b.n	80004c6 <Process_UART_Data_Runnable+0x6e>
		for(str_iter = settings; str_iter < max_nextion_str; str_iter++)
 80004ba:	7ffb      	ldrb	r3, [r7, #31]
 80004bc:	3301      	adds	r3, #1
 80004be:	77fb      	strb	r3, [r7, #31]
 80004c0:	7ffb      	ldrb	r3, [r7, #31]
 80004c2:	2b04      	cmp	r3, #4
 80004c4:	d9e7      	bls.n	8000496 <Process_UART_Data_Runnable+0x3e>
			}
		}

		switch(menu)
 80004c6:	7fbb      	ldrb	r3, [r7, #30]
 80004c8:	2b04      	cmp	r3, #4
 80004ca:	d828      	bhi.n	800051e <Process_UART_Data_Runnable+0xc6>
 80004cc:	a201      	add	r2, pc, #4	; (adr r2, 80004d4 <Process_UART_Data_Runnable+0x7c>)
 80004ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d2:	bf00      	nop
 80004d4:	080004e9 	.word	0x080004e9
 80004d8:	08000507 	.word	0x08000507
 80004dc:	0800050f 	.word	0x0800050f
 80004e0:	080004fb 	.word	0x080004fb
 80004e4:	08000517 	.word	0x08000517
		{
		case settings:
			vTaskSuspend(Print_Time_Handler);
 80004e8:	4b19      	ldr	r3, [pc, #100]	; (8000550 <Process_UART_Data_Runnable+0xf8>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4618      	mov	r0, r3
 80004ee:	f003 ff5f 	bl	80043b0 <vTaskSuspend>
			printf("Suspending Print_Time\n");
 80004f2:	4818      	ldr	r0, [pc, #96]	; (8000554 <Process_UART_Data_Runnable+0xfc>)
 80004f4:	f005 fae0 	bl	8005ab8 <puts>
			break;
 80004f8:	e012      	b.n	8000520 <Process_UART_Data_Runnable+0xc8>
		case home:
			vTaskResume(Print_Time_Handler);
 80004fa:	4b15      	ldr	r3, [pc, #84]	; (8000550 <Process_UART_Data_Runnable+0xf8>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4618      	mov	r0, r3
 8000500:	f004 f826 	bl	8004550 <vTaskResume>
			break;
 8000504:	e00c      	b.n	8000520 <Process_UART_Data_Runnable+0xc8>
		case Time:
			f_status = 0;
 8000506:	4b14      	ldr	r3, [pc, #80]	; (8000558 <Process_UART_Data_Runnable+0x100>)
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]
			break;
 800050c:	e008      	b.n	8000520 <Process_UART_Data_Runnable+0xc8>
		case Date:
			f_status = 0x01;
 800050e:	4b12      	ldr	r3, [pc, #72]	; (8000558 <Process_UART_Data_Runnable+0x100>)
 8000510:	2201      	movs	r2, #1
 8000512:	701a      	strb	r2, [r3, #0]
			break;
 8000514:	e004      	b.n	8000520 <Process_UART_Data_Runnable+0xc8>
		case cfg:
			f_status = 0x01;
 8000516:	4b10      	ldr	r3, [pc, #64]	; (8000558 <Process_UART_Data_Runnable+0x100>)
 8000518:	2201      	movs	r2, #1
 800051a:	701a      	strb	r2, [r3, #0]
			break;
 800051c:	e000      	b.n	8000520 <Process_UART_Data_Runnable+0xc8>
		default:
			break;
 800051e:	bf00      	nop
		}


		memset(rx_buffer.Message_Data, 0x00, sizeof(rx_buffer.Message_Data)); //Cleaning buffer
 8000520:	f107 030c 	add.w	r3, r7, #12
 8000524:	3302      	adds	r3, #2
 8000526:	2208      	movs	r2, #8
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f005 fa4e 	bl	80059cc <memset>
		taskYIELD();
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <Process_UART_Data_Runnable+0x104>)
 8000532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	f3bf 8f4f 	dsb	sy
 800053c:	f3bf 8f6f 	isb	sy
	{
 8000540:	e796      	b.n	8000470 <Process_UART_Data_Runnable+0x18>
 8000542:	bf00      	nop
 8000544:	08006b1c 	.word	0x08006b1c
 8000548:	20001a40 	.word	0x20001a40
 800054c:	2000000c 	.word	0x2000000c
 8000550:	200000bc 	.word	0x200000bc
 8000554:	08006b2c 	.word	0x08006b2c
 8000558:	20000020 	.word	0x20000020
 800055c:	e000ed04 	.word	0xe000ed04

08000560 <Get_RTC_Runnable>:
  * @retval None
  */


static void Get_RTC_Runnable(void * parameters)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b092      	sub	sp, #72	; 0x48
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	Local_RTC_T RTC_container;
	TxUART tx_buffer[max_buffer_tx];
	BaseType_t Queue_status = pdFALSE;
 8000568:	2300      	movs	r3, #0
 800056a:	647b      	str	r3, [r7, #68]	; 0x44
	for(;;)
	{
#if Debug_ITM
		printf("Getting Time Alive\n");
#endif
		printf("Getting Time Alive\n");
 800056c:	4824      	ldr	r0, [pc, #144]	; (8000600 <Get_RTC_Runnable+0xa0>)
 800056e:	f005 faa3 	bl	8005ab8 <puts>
		HAL_RTC_GetTime(&hrtc, &RTC_container.Local_RTC_Time, RTC_FORMAT_BIN);
 8000572:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000576:	2200      	movs	r2, #0
 8000578:	4619      	mov	r1, r3
 800057a:	4822      	ldr	r0, [pc, #136]	; (8000604 <Get_RTC_Runnable+0xa4>)
 800057c:	f001 fd38 	bl	8001ff0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &RTC_container.Local_RTC_Date, RTC_FORMAT_BIN);
 8000580:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000584:	3303      	adds	r3, #3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	481e      	ldr	r0, [pc, #120]	; (8000604 <Get_RTC_Runnable+0xa4>)
 800058c:	f001 febe 	bl	800230c <HAL_RTC_GetDate>
		//Updating Hours
		RTC_container.Local_RTC_Time.Hours = Format_to_12(&RTC_container.Local_RTC_Time);
 8000590:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff feed 	bl	8000374 <Format_to_12>
 800059a:	4603      	mov	r3, r0
 800059c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		wrapper_tx_data((Local_RTC_T const *)&RTC_container, &tx_buffer[time], time);
 80005a0:	f107 010c 	add.w	r1, r7, #12
 80005a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005a8:	2200      	movs	r2, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff ff14 	bl	80003d8 <wrapper_tx_data>
		//tx_buffer[date].Message_Length = sprintf((char*)tx_buffer[date].Message_Data, "t1.txt=\"%d/%d/%d\"",RTC_container.Local_RTC_Date.WeekDay, RTC_container.Local_RTC_Date.Month, RTC_container.Local_RTC_Date.Year);
		wrapper_tx_data((Local_RTC_T const *)&RTC_container, &tx_buffer[date], date);
 80005b0:	f107 030c 	add.w	r3, r7, #12
 80005b4:	f103 0118 	add.w	r1, r3, #24
 80005b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005bc:	2201      	movs	r2, #1
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff0a 	bl	80003d8 <wrapper_tx_data>

#if Debug_ITM
		printf("%s\n", tx_buffer[time].Message_Data);
#endif

		Queue_status = xQueueSend(Time_Queue_Handler, &tx_buffer[time], ( TickType_t )0);
 80005c4:	4b10      	ldr	r3, [pc, #64]	; (8000608 <Get_RTC_Runnable+0xa8>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	f107 010c 	add.w	r1, r7, #12
 80005cc:	2300      	movs	r3, #0
 80005ce:	2200      	movs	r2, #0
 80005d0:	f003 fae6 	bl	8003ba0 <xQueueGenericSend>
 80005d4:	6478      	str	r0, [r7, #68]	; 0x44
		Queue_status = xQueueSend(Time_Queue_Handler, &tx_buffer[date], ( TickType_t )0);
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <Get_RTC_Runnable+0xa8>)
 80005d8:	6818      	ldr	r0, [r3, #0]
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	f103 0118 	add.w	r1, r3, #24
 80005e2:	2300      	movs	r3, #0
 80005e4:	2200      	movs	r2, #0
 80005e6:	f003 fadb 	bl	8003ba0 <xQueueGenericSend>
 80005ea:	6478      	str	r0, [r7, #68]	; 0x44
		taskYIELD();
 80005ec:	4b07      	ldr	r3, [pc, #28]	; (800060c <Get_RTC_Runnable+0xac>)
 80005ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	f3bf 8f4f 	dsb	sy
 80005f8:	f3bf 8f6f 	isb	sy
		printf("Getting Time Alive\n");
 80005fc:	e7b6      	b.n	800056c <Get_RTC_Runnable+0xc>
 80005fe:	bf00      	nop
 8000600:	08006b44 	.word	0x08006b44
 8000604:	200019e4 	.word	0x200019e4
 8000608:	200000c4 	.word	0x200000c4
 800060c:	e000ed04 	.word	0xe000ed04

08000610 <Print_Time_Runnable>:
  * @param  None
  * @retval None
  */

static void Print_Time_Runnable(void * parameters)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08e      	sub	sp, #56	; 0x38
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	TxUART tx_buffer[max_buffer_tx];
	for(;;)
	{
		printf("Print Time Alive\n");
 8000618:	481e      	ldr	r0, [pc, #120]	; (8000694 <Print_Time_Runnable+0x84>)
 800061a:	f005 fa4d 	bl	8005ab8 <puts>
		xQueueReceive(Time_Queue_Handler, &tx_buffer[time], ( TickType_t )0);
 800061e:	4b1e      	ldr	r3, [pc, #120]	; (8000698 <Print_Time_Runnable+0x88>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	f107 0108 	add.w	r1, r7, #8
 8000626:	2200      	movs	r2, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f003 fb87 	bl	8003d3c <xQueueReceive>
		xQueueReceive(Time_Queue_Handler, &tx_buffer[date], ( TickType_t )0);
 800062e:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <Print_Time_Runnable+0x88>)
 8000630:	6818      	ldr	r0, [r3, #0]
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	3318      	adds	r3, #24
 8000638:	2200      	movs	r2, #0
 800063a:	4619      	mov	r1, r3
 800063c:	f003 fb7e 	bl	8003d3c <xQueueReceive>
#if 0
		HAL_UART_Transmit_IT(&huart1, &Buffer_time, 16);
		HAL_UART_Transmit_IT(&huart1, &fixed_end_nextion, 3);

#endif
		HAL_UART_Transmit(&huart1, tx_buffer[time].Message_Data, tx_buffer[time].Message_Length, 800);
 8000640:	893a      	ldrh	r2, [r7, #8]
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	1c99      	adds	r1, r3, #2
 8000648:	f44f 7348 	mov.w	r3, #800	; 0x320
 800064c:	4813      	ldr	r0, [pc, #76]	; (800069c <Print_Time_Runnable+0x8c>)
 800064e:	f002 fbea 	bl	8002e26 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, fixed_end_nextion, 3, 300);
 8000652:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000656:	2203      	movs	r2, #3
 8000658:	4911      	ldr	r1, [pc, #68]	; (80006a0 <Print_Time_Runnable+0x90>)
 800065a:	4810      	ldr	r0, [pc, #64]	; (800069c <Print_Time_Runnable+0x8c>)
 800065c:	f002 fbe3 	bl	8002e26 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, tx_buffer[date].Message_Data, tx_buffer[date].Message_Length, 800);
 8000660:	8c3a      	ldrh	r2, [r7, #32]
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	f103 011a 	add.w	r1, r3, #26
 800066a:	f44f 7348 	mov.w	r3, #800	; 0x320
 800066e:	480b      	ldr	r0, [pc, #44]	; (800069c <Print_Time_Runnable+0x8c>)
 8000670:	f002 fbd9 	bl	8002e26 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, fixed_end_nextion, 3, 300);
 8000674:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000678:	2203      	movs	r2, #3
 800067a:	4909      	ldr	r1, [pc, #36]	; (80006a0 <Print_Time_Runnable+0x90>)
 800067c:	4807      	ldr	r0, [pc, #28]	; (800069c <Print_Time_Runnable+0x8c>)
 800067e:	f002 fbd2 	bl	8002e26 <HAL_UART_Transmit>

		taskYIELD();
 8000682:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <Print_Time_Runnable+0x94>)
 8000684:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	f3bf 8f4f 	dsb	sy
 800068e:	f3bf 8f6f 	isb	sy
		printf("Print Time Alive\n");
 8000692:	e7c1      	b.n	8000618 <Print_Time_Runnable+0x8>
 8000694:	08006b58 	.word	0x08006b58
 8000698:	200000c4 	.word	0x200000c4
 800069c:	20001a40 	.word	0x20001a40
 80006a0:	20000000 	.word	0x20000000
 80006a4:	e000ed04 	.word	0xe000ed04

080006a8 <_write>:
	}
}


int _write(int file, char *ptr, int len)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
 80006b8:	e009      	b.n	80006ce <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	1c5a      	adds	r2, r3, #1
 80006be:	60ba      	str	r2, [r7, #8]
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff fd7e 	bl	80001c4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	3301      	adds	r3, #1
 80006cc:	617b      	str	r3, [r7, #20]
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	dbf1      	blt.n	80006ba <_write+0x12>
	}
	return len;
 80006d6:	687b      	ldr	r3, [r7, #4]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3718      	adds	r7, #24
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
   __NOP();// do nothing here
 80006e8:	bf00      	nop
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr

080006f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	__NOP();// do nothing here
 80006fc:	bf00      	nop
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d101      	bne.n	800071e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800071a:	f000 fa3b 	bl	8000b94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40000800 	.word	0x40000800

0800072c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000730:	b672      	cpsid	i
}
 8000732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000734:	e7fe      	b.n	8000734 <Error_Handler+0x8>
	...

08000738 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2100      	movs	r1, #0
 8000742:	460a      	mov	r2, r1
 8000744:	801a      	strh	r2, [r3, #0]
 8000746:	460a      	mov	r2, r1
 8000748:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800074a:	2300      	movs	r3, #0
 800074c:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800074e:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <MX_RTC_Init+0x8c>)
 8000750:	4a1d      	ldr	r2, [pc, #116]	; (80007c8 <MX_RTC_Init+0x90>)
 8000752:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000754:	4b1b      	ldr	r3, [pc, #108]	; (80007c4 <MX_RTC_Init+0x8c>)
 8000756:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800075a:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800075c:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <MX_RTC_Init+0x8c>)
 800075e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000762:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000764:	4817      	ldr	r0, [pc, #92]	; (80007c4 <MX_RTC_Init+0x8c>)
 8000766:	f001 fb15 	bl	8001d94 <HAL_RTC_Init>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000770:	f7ff ffdc 	bl	800072c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 11;
 8000774:	230b      	movs	r3, #11
 8000776:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8000778:	233b      	movs	r3, #59	; 0x3b
 800077a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800077c:	2300      	movs	r3, #0
 800077e:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	480f      	ldr	r0, [pc, #60]	; (80007c4 <MX_RTC_Init+0x8c>)
 8000788:	f001 fb9a 	bl	8001ec0 <HAL_RTC_SetTime>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8000792:	f7ff ffcb 	bl	800072c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000796:	2301      	movs	r3, #1
 8000798:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 800079a:	2301      	movs	r3, #1
 800079c:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 800079e:	2301      	movs	r3, #1
 80007a0:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 22;
 80007a2:	2316      	movs	r3, #22
 80007a4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80007a6:	463b      	mov	r3, r7
 80007a8:	2200      	movs	r2, #0
 80007aa:	4619      	mov	r1, r3
 80007ac:	4805      	ldr	r0, [pc, #20]	; (80007c4 <MX_RTC_Init+0x8c>)
 80007ae:	f001 fcf7 	bl	80021a0 <HAL_RTC_SetDate>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_RTC_Init+0x84>
  {
    Error_Handler();
 80007b8:	f7ff ffb8 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200019e4 	.word	0x200019e4
 80007c8:	40002800 	.word	0x40002800

080007cc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a0b      	ldr	r2, [pc, #44]	; (8000808 <HAL_RTC_MspInit+0x3c>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d110      	bne.n	8000800 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80007de:	f000 fd09 	bl	80011f4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80007e2:	4b0a      	ldr	r3, [pc, #40]	; (800080c <HAL_RTC_MspInit+0x40>)
 80007e4:	69db      	ldr	r3, [r3, #28]
 80007e6:	4a09      	ldr	r2, [pc, #36]	; (800080c <HAL_RTC_MspInit+0x40>)
 80007e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80007ec:	61d3      	str	r3, [r2, #28]
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <HAL_RTC_MspInit+0x40>)
 80007f0:	69db      	ldr	r3, [r3, #28]
 80007f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80007fa:	4b05      	ldr	r3, [pc, #20]	; (8000810 <HAL_RTC_MspInit+0x44>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000800:	bf00      	nop
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40002800 	.word	0x40002800
 800080c:	40021000 	.word	0x40021000
 8000810:	4242043c 	.word	0x4242043c

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <HAL_MspInit+0x5c>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	4a14      	ldr	r2, [pc, #80]	; (8000870 <HAL_MspInit+0x5c>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6193      	str	r3, [r2, #24]
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <HAL_MspInit+0x5c>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <HAL_MspInit+0x5c>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <HAL_MspInit+0x5c>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	61d3      	str	r3, [r2, #28]
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <HAL_MspInit+0x5c>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800084a:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <HAL_MspInit+0x60>)
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	4a04      	ldr	r2, [pc, #16]	; (8000874 <HAL_MspInit+0x60>)
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000866:	bf00      	nop
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr
 8000870:	40021000 	.word	0x40021000
 8000874:	40010000 	.word	0x40010000

08000878 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08c      	sub	sp, #48	; 0x30
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000880:	2300      	movs	r3, #0
 8000882:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000888:	2200      	movs	r2, #0
 800088a:	6879      	ldr	r1, [r7, #4]
 800088c:	201e      	movs	r0, #30
 800088e:	f000 fa52 	bl	8000d36 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000892:	201e      	movs	r0, #30
 8000894:	f000 fa6b 	bl	8000d6e <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000898:	4b1e      	ldr	r3, [pc, #120]	; (8000914 <HAL_InitTick+0x9c>)
 800089a:	69db      	ldr	r3, [r3, #28]
 800089c:	4a1d      	ldr	r2, [pc, #116]	; (8000914 <HAL_InitTick+0x9c>)
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	61d3      	str	r3, [r2, #28]
 80008a4:	4b1b      	ldr	r3, [pc, #108]	; (8000914 <HAL_InitTick+0x9c>)
 80008a6:	69db      	ldr	r3, [r3, #28]
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008b0:	f107 0210 	add.w	r2, r7, #16
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4611      	mov	r1, r2
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 f8a2 	bl	8001a04 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008c0:	f001 f878 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 80008c4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008c8:	4a13      	ldr	r2, [pc, #76]	; (8000918 <HAL_InitTick+0xa0>)
 80008ca:	fba2 2303 	umull	r2, r3, r2, r3
 80008ce:	0c9b      	lsrs	r3, r3, #18
 80008d0:	3b01      	subs	r3, #1
 80008d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_InitTick+0xa4>)
 80008d6:	4a12      	ldr	r2, [pc, #72]	; (8000920 <HAL_InitTick+0xa8>)
 80008d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80008da:	4b10      	ldr	r3, [pc, #64]	; (800091c <HAL_InitTick+0xa4>)
 80008dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008e0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80008e2:	4a0e      	ldr	r2, [pc, #56]	; (800091c <HAL_InitTick+0xa4>)
 80008e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <HAL_InitTick+0xa4>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <HAL_InitTick+0xa4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80008f4:	4809      	ldr	r0, [pc, #36]	; (800091c <HAL_InitTick+0xa4>)
 80008f6:	f001 ffff 	bl	80028f8 <HAL_TIM_Base_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d104      	bne.n	800090a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000900:	4806      	ldr	r0, [pc, #24]	; (800091c <HAL_InitTick+0xa4>)
 8000902:	f002 f851 	bl	80029a8 <HAL_TIM_Base_Start_IT>
 8000906:	4603      	mov	r3, r0
 8000908:	e000      	b.n	800090c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	3730      	adds	r7, #48	; 0x30
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40021000 	.word	0x40021000
 8000918:	431bde83 	.word	0x431bde83
 800091c:	200019f8 	.word	0x200019f8
 8000920:	40000800 	.word	0x40000800

08000924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000928:	e7fe      	b.n	8000928 <NMI_Handler+0x4>

0800092a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	e7fe      	b.n	8000934 <MemManage_Handler+0x4>

08000936 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000936:	b480      	push	{r7}
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093a:	e7fe      	b.n	800093a <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <UsageFault_Handler+0x4>

08000942 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr
	...

08000950 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000954:	4802      	ldr	r0, [pc, #8]	; (8000960 <TIM4_IRQHandler+0x10>)
 8000956:	f002 f879 	bl	8002a4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	200019f8 	.word	0x200019f8

08000964 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000968:	4802      	ldr	r0, [pc, #8]	; (8000974 <USART1_IRQHandler+0x10>)
 800096a:	f002 fb91 	bl	8003090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20001a40 	.word	0x20001a40

08000978 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]
 8000988:	e00a      	b.n	80009a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800098a:	f3af 8000 	nop.w
 800098e:	4601      	mov	r1, r0
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	60ba      	str	r2, [r7, #8]
 8000996:	b2ca      	uxtb	r2, r1
 8000998:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	3301      	adds	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697a      	ldr	r2, [r7, #20]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	dbf0      	blt.n	800098a <_read+0x12>
	}

return len;
 80009a8:	687b      	ldr	r3, [r7, #4]
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3718      	adds	r7, #24
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80009b2:	b480      	push	{r7}
 80009b4:	b083      	sub	sp, #12
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
	return -1;
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009be:	4618      	mov	r0, r3
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr

080009c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009d8:	605a      	str	r2, [r3, #4]
	return 0;
 80009da:	2300      	movs	r3, #0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr

080009e6 <_isatty>:

int _isatty(int file)
{
 80009e6:	b480      	push	{r7}
 80009e8:	b083      	sub	sp, #12
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
	return 1;
 80009ee:	2301      	movs	r3, #1
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bc80      	pop	{r7}
 80009f8:	4770      	bx	lr

080009fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009fa:	b480      	push	{r7}
 80009fc:	b085      	sub	sp, #20
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	60f8      	str	r0, [r7, #12]
 8000a02:	60b9      	str	r1, [r7, #8]
 8000a04:	607a      	str	r2, [r7, #4]
	return 0;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc80      	pop	{r7}
 8000a10:	4770      	bx	lr

08000a12 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a16:	bf00      	nop
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
	...

08000a20 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a26:	4a12      	ldr	r2, [pc, #72]	; (8000a70 <MX_USART1_UART_Init+0x50>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a2c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_USART1_UART_Init+0x4c>)
 8000a58:	f002 f998 	bl	8002d8c <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a62:	f7ff fe63 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20001a40 	.word	0x20001a40
 8000a70:	40013800 	.word	0x40013800

08000a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0310 	add.w	r3, r7, #16
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a20      	ldr	r2, [pc, #128]	; (8000b10 <HAL_UART_MspInit+0x9c>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d139      	bne.n	8000b08 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	4a1e      	ldr	r2, [pc, #120]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000a9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a9e:	6193      	str	r3, [r2, #24]
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000aa2:	699b      	ldr	r3, [r3, #24]
 8000aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000aae:	699b      	ldr	r3, [r3, #24]
 8000ab0:	4a18      	ldr	r2, [pc, #96]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000ab2:	f043 0304 	orr.w	r3, r3, #4
 8000ab6:	6193      	str	r3, [r2, #24]
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <HAL_UART_MspInit+0xa0>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ac8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aca:	2302      	movs	r3, #2
 8000acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0310 	add.w	r3, r7, #16
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480f      	ldr	r0, [pc, #60]	; (8000b18 <HAL_UART_MspInit+0xa4>)
 8000ada:	f000 fa07 	bl	8000eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4619      	mov	r1, r3
 8000af2:	4809      	ldr	r0, [pc, #36]	; (8000b18 <HAL_UART_MspInit+0xa4>)
 8000af4:	f000 f9fa 	bl	8000eec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2106      	movs	r1, #6
 8000afc:	2025      	movs	r0, #37	; 0x25
 8000afe:	f000 f91a 	bl	8000d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b02:	2025      	movs	r0, #37	; 0x25
 8000b04:	f000 f933 	bl	8000d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b08:	bf00      	nop
 8000b0a:	3720      	adds	r7, #32
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40013800 	.word	0x40013800
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40010800 	.word	0x40010800

08000b1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b1c:	480c      	ldr	r0, [pc, #48]	; (8000b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b1e:	490d      	ldr	r1, [pc, #52]	; (8000b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b20:	4a0d      	ldr	r2, [pc, #52]	; (8000b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0a      	ldr	r2, [pc, #40]	; (8000b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b34:	4c0a      	ldr	r4, [pc, #40]	; (8000b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b42:	f7ff ff66 	bl	8000a12 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b46:	f004 ff0f 	bl	8005968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b4a:	f7ff fb61 	bl	8000210 <main>
  bx lr
 8000b4e:	4770      	bx	lr
  ldr r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b54:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000b58:	08006c4c 	.word	0x08006c4c
  ldr r2, =_sbss
 8000b5c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000b60:	20001a98 	.word	0x20001a98

08000b64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC1_2_IRQHandler>
	...

08000b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <HAL_Init+0x28>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a07      	ldr	r2, [pc, #28]	; (8000b90 <HAL_Init+0x28>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f000 f8d1 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7e:	200f      	movs	r0, #15
 8000b80:	f7ff fe7a 	bl	8000878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b84:	f7ff fe46 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40022000 	.word	0x40022000

08000b94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <HAL_IncTick+0x1c>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <HAL_IncTick+0x20>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	4a03      	ldr	r2, [pc, #12]	; (8000bb4 <HAL_IncTick+0x20>)
 8000ba6:	6013      	str	r3, [r2, #0]
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	2000002c 	.word	0x2000002c
 8000bb4:	20001a84 	.word	0x20001a84

08000bb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;
 8000bbc:	4b02      	ldr	r3, [pc, #8]	; (8000bc8 <HAL_GetTick+0x10>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr
 8000bc8:	20001a84 	.word	0x20001a84

08000bcc <__NVIC_SetPriorityGrouping>:
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f003 0307 	and.w	r3, r3, #7
 8000bda:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <__NVIC_SetPriorityGrouping+0x44>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000be8:	4013      	ands	r3, r2
 8000bea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bfe:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <__NVIC_SetPriorityGrouping+0x44>)
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	60d3      	str	r3, [r2, #12]
}
 8000c04:	bf00      	nop
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_GetPriorityGrouping>:
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c18:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <__NVIC_GetPriorityGrouping+0x18>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	0a1b      	lsrs	r3, r3, #8
 8000c1e:	f003 0307 	and.w	r3, r3, #7
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_EnableIRQ>:
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	db0b      	blt.n	8000c5a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	f003 021f 	and.w	r2, r3, #31
 8000c48:	4906      	ldr	r1, [pc, #24]	; (8000c64 <__NVIC_EnableIRQ+0x34>)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	095b      	lsrs	r3, r3, #5
 8000c50:	2001      	movs	r0, #1
 8000c52:	fa00 f202 	lsl.w	r2, r0, r2
 8000c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc80      	pop	{r7}
 8000c62:	4770      	bx	lr
 8000c64:	e000e100 	.word	0xe000e100

08000c68 <__NVIC_SetPriority>:
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	6039      	str	r1, [r7, #0]
 8000c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	db0a      	blt.n	8000c92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	b2da      	uxtb	r2, r3
 8000c80:	490c      	ldr	r1, [pc, #48]	; (8000cb4 <__NVIC_SetPriority+0x4c>)
 8000c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c86:	0112      	lsls	r2, r2, #4
 8000c88:	b2d2      	uxtb	r2, r2
 8000c8a:	440b      	add	r3, r1
 8000c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c90:	e00a      	b.n	8000ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4908      	ldr	r1, [pc, #32]	; (8000cb8 <__NVIC_SetPriority+0x50>)
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	f003 030f 	and.w	r3, r3, #15
 8000c9e:	3b04      	subs	r3, #4
 8000ca0:	0112      	lsls	r2, r2, #4
 8000ca2:	b2d2      	uxtb	r2, r2
 8000ca4:	440b      	add	r3, r1
 8000ca6:	761a      	strb	r2, [r3, #24]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e100 	.word	0xe000e100
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <NVIC_EncodePriority>:
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	f1c3 0307 	rsb	r3, r3, #7
 8000cd6:	2b04      	cmp	r3, #4
 8000cd8:	bf28      	it	cs
 8000cda:	2304      	movcs	r3, #4
 8000cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3304      	adds	r3, #4
 8000ce2:	2b06      	cmp	r3, #6
 8000ce4:	d902      	bls.n	8000cec <NVIC_EncodePriority+0x30>
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3b03      	subs	r3, #3
 8000cea:	e000      	b.n	8000cee <NVIC_EncodePriority+0x32>
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	401a      	ands	r2, r3
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0e:	43d9      	mvns	r1, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d14:	4313      	orrs	r3, r2
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3724      	adds	r7, #36	; 0x24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff4f 	bl	8000bcc <__NVIC_SetPriorityGrouping>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d48:	f7ff ff64 	bl	8000c14 <__NVIC_GetPriorityGrouping>
 8000d4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	68b9      	ldr	r1, [r7, #8]
 8000d52:	6978      	ldr	r0, [r7, #20]
 8000d54:	f7ff ffb2 	bl	8000cbc <NVIC_EncodePriority>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff81 	bl	8000c68 <__NVIC_SetPriority>
}
 8000d66:	bf00      	nop
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	4603      	mov	r3, r0
 8000d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff ff57 	bl	8000c30 <__NVIC_EnableIRQ>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b085      	sub	sp, #20
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d008      	beq.n	8000db2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2204      	movs	r2, #4
 8000da4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2200      	movs	r2, #0
 8000daa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	e020      	b.n	8000df4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f022 020e 	bic.w	r2, r2, #14
 8000dc0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f022 0201 	bic.w	r2, r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dda:	2101      	movs	r1, #1
 8000ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8000de0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2201      	movs	r2, #1
 8000de6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2200      	movs	r2, #0
 8000dee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
	...

08000e00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d005      	beq.n	8000e22 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2204      	movs	r2, #4
 8000e1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e051      	b.n	8000ec6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 020e 	bic.w	r2, r2, #14
 8000e30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f022 0201 	bic.w	r2, r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <HAL_DMA_Abort_IT+0xd0>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d029      	beq.n	8000ea0 <HAL_DMA_Abort_IT+0xa0>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a20      	ldr	r2, [pc, #128]	; (8000ed4 <HAL_DMA_Abort_IT+0xd4>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d022      	beq.n	8000e9c <HAL_DMA_Abort_IT+0x9c>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	; (8000ed8 <HAL_DMA_Abort_IT+0xd8>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d01a      	beq.n	8000e96 <HAL_DMA_Abort_IT+0x96>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a1d      	ldr	r2, [pc, #116]	; (8000edc <HAL_DMA_Abort_IT+0xdc>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d012      	beq.n	8000e90 <HAL_DMA_Abort_IT+0x90>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a1c      	ldr	r2, [pc, #112]	; (8000ee0 <HAL_DMA_Abort_IT+0xe0>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d00a      	beq.n	8000e8a <HAL_DMA_Abort_IT+0x8a>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a1a      	ldr	r2, [pc, #104]	; (8000ee4 <HAL_DMA_Abort_IT+0xe4>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d102      	bne.n	8000e84 <HAL_DMA_Abort_IT+0x84>
 8000e7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e82:	e00e      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e88:	e00b      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8e:	e008      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e94:	e005      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e9a:	e002      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e9c:	2310      	movs	r3, #16
 8000e9e:	e000      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	4a11      	ldr	r2, [pc, #68]	; (8000ee8 <HAL_DMA_Abort_IT+0xe8>)
 8000ea4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	4798      	blx	r3
    } 
  }
  return status;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40020008 	.word	0x40020008
 8000ed4:	4002001c 	.word	0x4002001c
 8000ed8:	40020030 	.word	0x40020030
 8000edc:	40020044 	.word	0x40020044
 8000ee0:	40020058 	.word	0x40020058
 8000ee4:	4002006c 	.word	0x4002006c
 8000ee8:	40020000 	.word	0x40020000

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b08b      	sub	sp, #44	; 0x2c
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000efe:	e169      	b.n	80011d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f00:	2201      	movs	r2, #1
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	69fa      	ldr	r2, [r7, #28]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	f040 8158 	bne.w	80011ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	4a9a      	ldr	r2, [pc, #616]	; (800118c <HAL_GPIO_Init+0x2a0>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d05e      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f28:	4a98      	ldr	r2, [pc, #608]	; (800118c <HAL_GPIO_Init+0x2a0>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d875      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f2e:	4a98      	ldr	r2, [pc, #608]	; (8001190 <HAL_GPIO_Init+0x2a4>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d058      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f34:	4a96      	ldr	r2, [pc, #600]	; (8001190 <HAL_GPIO_Init+0x2a4>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d86f      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f3a:	4a96      	ldr	r2, [pc, #600]	; (8001194 <HAL_GPIO_Init+0x2a8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d052      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f40:	4a94      	ldr	r2, [pc, #592]	; (8001194 <HAL_GPIO_Init+0x2a8>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d869      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f46:	4a94      	ldr	r2, [pc, #592]	; (8001198 <HAL_GPIO_Init+0x2ac>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d04c      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f4c:	4a92      	ldr	r2, [pc, #584]	; (8001198 <HAL_GPIO_Init+0x2ac>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d863      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f52:	4a92      	ldr	r2, [pc, #584]	; (800119c <HAL_GPIO_Init+0x2b0>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d046      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f58:	4a90      	ldr	r2, [pc, #576]	; (800119c <HAL_GPIO_Init+0x2b0>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d85d      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f5e:	2b12      	cmp	r3, #18
 8000f60:	d82a      	bhi.n	8000fb8 <HAL_GPIO_Init+0xcc>
 8000f62:	2b12      	cmp	r3, #18
 8000f64:	d859      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f66:	a201      	add	r2, pc, #4	; (adr r2, 8000f6c <HAL_GPIO_Init+0x80>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000fe7 	.word	0x08000fe7
 8000f70:	08000fc1 	.word	0x08000fc1
 8000f74:	08000fd3 	.word	0x08000fd3
 8000f78:	08001015 	.word	0x08001015
 8000f7c:	0800101b 	.word	0x0800101b
 8000f80:	0800101b 	.word	0x0800101b
 8000f84:	0800101b 	.word	0x0800101b
 8000f88:	0800101b 	.word	0x0800101b
 8000f8c:	0800101b 	.word	0x0800101b
 8000f90:	0800101b 	.word	0x0800101b
 8000f94:	0800101b 	.word	0x0800101b
 8000f98:	0800101b 	.word	0x0800101b
 8000f9c:	0800101b 	.word	0x0800101b
 8000fa0:	0800101b 	.word	0x0800101b
 8000fa4:	0800101b 	.word	0x0800101b
 8000fa8:	0800101b 	.word	0x0800101b
 8000fac:	0800101b 	.word	0x0800101b
 8000fb0:	08000fc9 	.word	0x08000fc9
 8000fb4:	08000fdd 	.word	0x08000fdd
 8000fb8:	4a79      	ldr	r2, [pc, #484]	; (80011a0 <HAL_GPIO_Init+0x2b4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fbe:	e02c      	b.n	800101a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	623b      	str	r3, [r7, #32]
          break;
 8000fc6:	e029      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	623b      	str	r3, [r7, #32]
          break;
 8000fd0:	e024      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	3308      	adds	r3, #8
 8000fd8:	623b      	str	r3, [r7, #32]
          break;
 8000fda:	e01f      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	330c      	adds	r3, #12
 8000fe2:	623b      	str	r3, [r7, #32]
          break;
 8000fe4:	e01a      	b.n	800101c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d102      	bne.n	8000ff4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	623b      	str	r3, [r7, #32]
          break;
 8000ff2:	e013      	b.n	800101c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d105      	bne.n	8001008 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ffc:	2308      	movs	r3, #8
 8000ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69fa      	ldr	r2, [r7, #28]
 8001004:	611a      	str	r2, [r3, #16]
          break;
 8001006:	e009      	b.n	800101c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001008:	2308      	movs	r3, #8
 800100a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69fa      	ldr	r2, [r7, #28]
 8001010:	615a      	str	r2, [r3, #20]
          break;
 8001012:	e003      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
          break;
 8001018:	e000      	b.n	800101c <HAL_GPIO_Init+0x130>
          break;
 800101a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2bff      	cmp	r3, #255	; 0xff
 8001020:	d801      	bhi.n	8001026 <HAL_GPIO_Init+0x13a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	e001      	b.n	800102a <HAL_GPIO_Init+0x13e>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3304      	adds	r3, #4
 800102a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	2bff      	cmp	r3, #255	; 0xff
 8001030:	d802      	bhi.n	8001038 <HAL_GPIO_Init+0x14c>
 8001032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	e002      	b.n	800103e <HAL_GPIO_Init+0x152>
 8001038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103a:	3b08      	subs	r3, #8
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	210f      	movs	r1, #15
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	fa01 f303 	lsl.w	r3, r1, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	401a      	ands	r2, r3
 8001050:	6a39      	ldr	r1, [r7, #32]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	431a      	orrs	r2, r3
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 80b1 	beq.w	80011ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800106c:	4b4d      	ldr	r3, [pc, #308]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a4c      	ldr	r2, [pc, #304]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b4a      	ldr	r3, [pc, #296]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001084:	4a48      	ldr	r2, [pc, #288]	; (80011a8 <HAL_GPIO_Init+0x2bc>)
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001090:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	220f      	movs	r2, #15
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a40      	ldr	r2, [pc, #256]	; (80011ac <HAL_GPIO_Init+0x2c0>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d013      	beq.n	80010d8 <HAL_GPIO_Init+0x1ec>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a3f      	ldr	r2, [pc, #252]	; (80011b0 <HAL_GPIO_Init+0x2c4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d00d      	beq.n	80010d4 <HAL_GPIO_Init+0x1e8>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a3e      	ldr	r2, [pc, #248]	; (80011b4 <HAL_GPIO_Init+0x2c8>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a3d      	ldr	r2, [pc, #244]	; (80011b8 <HAL_GPIO_Init+0x2cc>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d101      	bne.n	80010cc <HAL_GPIO_Init+0x1e0>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e006      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010cc:	2304      	movs	r3, #4
 80010ce:	e004      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d0:	2302      	movs	r3, #2
 80010d2:	e002      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d4:	2301      	movs	r3, #1
 80010d6:	e000      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d8:	2300      	movs	r3, #0
 80010da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010dc:	f002 0203 	and.w	r2, r2, #3
 80010e0:	0092      	lsls	r2, r2, #2
 80010e2:	4093      	lsls	r3, r2
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010ea:	492f      	ldr	r1, [pc, #188]	; (80011a8 <HAL_GPIO_Init+0x2bc>)
 80010ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ee:	089b      	lsrs	r3, r3, #2
 80010f0:	3302      	adds	r3, #2
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d006      	beq.n	8001112 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001104:	4b2d      	ldr	r3, [pc, #180]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	492c      	ldr	r1, [pc, #176]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	4313      	orrs	r3, r2
 800110e:	600b      	str	r3, [r1, #0]
 8001110:	e006      	b.n	8001120 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001112:	4b2a      	ldr	r3, [pc, #168]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	43db      	mvns	r3, r3
 800111a:	4928      	ldr	r1, [pc, #160]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800111c:	4013      	ands	r3, r2
 800111e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800112c:	4b23      	ldr	r3, [pc, #140]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	4922      	ldr	r1, [pc, #136]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	604b      	str	r3, [r1, #4]
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800113a:	4b20      	ldr	r3, [pc, #128]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	43db      	mvns	r3, r3
 8001142:	491e      	ldr	r1, [pc, #120]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001144:	4013      	ands	r3, r2
 8001146:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	4918      	ldr	r1, [pc, #96]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	608b      	str	r3, [r1, #8]
 8001160:	e006      	b.n	8001170 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	43db      	mvns	r3, r3
 800116a:	4914      	ldr	r1, [pc, #80]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800116c:	4013      	ands	r3, r2
 800116e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d021      	beq.n	80011c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800117e:	68da      	ldr	r2, [r3, #12]
 8001180:	490e      	ldr	r1, [pc, #56]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	60cb      	str	r3, [r1, #12]
 8001188:	e021      	b.n	80011ce <HAL_GPIO_Init+0x2e2>
 800118a:	bf00      	nop
 800118c:	10320000 	.word	0x10320000
 8001190:	10310000 	.word	0x10310000
 8001194:	10220000 	.word	0x10220000
 8001198:	10210000 	.word	0x10210000
 800119c:	10120000 	.word	0x10120000
 80011a0:	10110000 	.word	0x10110000
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40010000 	.word	0x40010000
 80011ac:	40010800 	.word	0x40010800
 80011b0:	40010c00 	.word	0x40010c00
 80011b4:	40011000 	.word	0x40011000
 80011b8:	40011400 	.word	0x40011400
 80011bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <HAL_GPIO_Init+0x304>)
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	43db      	mvns	r3, r3
 80011c8:	4909      	ldr	r1, [pc, #36]	; (80011f0 <HAL_GPIO_Init+0x304>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d0:	3301      	adds	r3, #1
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011da:	fa22 f303 	lsr.w	r3, r2, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f47f ae8e 	bne.w	8000f00 <HAL_GPIO_Init+0x14>
  }
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	372c      	adds	r7, #44	; 0x2c
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	40010400 	.word	0x40010400

080011f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <HAL_PWR_EnableBkUpAccess+0x14>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	420e0020 	.word	0x420e0020

0800120c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e26c      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8087 	beq.w	800133a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800122c:	4b92      	ldr	r3, [pc, #584]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 030c 	and.w	r3, r3, #12
 8001234:	2b04      	cmp	r3, #4
 8001236:	d00c      	beq.n	8001252 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001238:	4b8f      	ldr	r3, [pc, #572]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 030c 	and.w	r3, r3, #12
 8001240:	2b08      	cmp	r3, #8
 8001242:	d112      	bne.n	800126a <HAL_RCC_OscConfig+0x5e>
 8001244:	4b8c      	ldr	r3, [pc, #560]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800124c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001250:	d10b      	bne.n	800126a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001252:	4b89      	ldr	r3, [pc, #548]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d06c      	beq.n	8001338 <HAL_RCC_OscConfig+0x12c>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d168      	bne.n	8001338 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e246      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001272:	d106      	bne.n	8001282 <HAL_RCC_OscConfig+0x76>
 8001274:	4b80      	ldr	r3, [pc, #512]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a7f      	ldr	r2, [pc, #508]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800127a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	e02e      	b.n	80012e0 <HAL_RCC_OscConfig+0xd4>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10c      	bne.n	80012a4 <HAL_RCC_OscConfig+0x98>
 800128a:	4b7b      	ldr	r3, [pc, #492]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a7a      	ldr	r2, [pc, #488]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	4b78      	ldr	r3, [pc, #480]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a77      	ldr	r2, [pc, #476]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800129c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	e01d      	b.n	80012e0 <HAL_RCC_OscConfig+0xd4>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012ac:	d10c      	bne.n	80012c8 <HAL_RCC_OscConfig+0xbc>
 80012ae:	4b72      	ldr	r3, [pc, #456]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a71      	ldr	r2, [pc, #452]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	4b6f      	ldr	r3, [pc, #444]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a6e      	ldr	r2, [pc, #440]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	e00b      	b.n	80012e0 <HAL_RCC_OscConfig+0xd4>
 80012c8:	4b6b      	ldr	r3, [pc, #428]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a6a      	ldr	r2, [pc, #424]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b68      	ldr	r3, [pc, #416]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a67      	ldr	r2, [pc, #412]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80012da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d013      	beq.n	8001310 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fc66 	bl	8000bb8 <HAL_GetTick>
 80012ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f0:	f7ff fc62 	bl	8000bb8 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b64      	cmp	r3, #100	; 0x64
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e1fa      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	4b5d      	ldr	r3, [pc, #372]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0f0      	beq.n	80012f0 <HAL_RCC_OscConfig+0xe4>
 800130e:	e014      	b.n	800133a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fc52 	bl	8000bb8 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001318:	f7ff fc4e 	bl	8000bb8 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	; 0x64
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e1e6      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	4b53      	ldr	r3, [pc, #332]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f0      	bne.n	8001318 <HAL_RCC_OscConfig+0x10c>
 8001336:	e000      	b.n	800133a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d063      	beq.n	800140e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001346:	4b4c      	ldr	r3, [pc, #304]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f003 030c 	and.w	r3, r3, #12
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00b      	beq.n	800136a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001352:	4b49      	ldr	r3, [pc, #292]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f003 030c 	and.w	r3, r3, #12
 800135a:	2b08      	cmp	r3, #8
 800135c:	d11c      	bne.n	8001398 <HAL_RCC_OscConfig+0x18c>
 800135e:	4b46      	ldr	r3, [pc, #280]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d116      	bne.n	8001398 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800136a:	4b43      	ldr	r3, [pc, #268]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d005      	beq.n	8001382 <HAL_RCC_OscConfig+0x176>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d001      	beq.n	8001382 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e1ba      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001382:	4b3d      	ldr	r3, [pc, #244]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4939      	ldr	r1, [pc, #228]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001396:	e03a      	b.n	800140e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d020      	beq.n	80013e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013a0:	4b36      	ldr	r3, [pc, #216]	; (800147c <HAL_RCC_OscConfig+0x270>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a6:	f7ff fc07 	bl	8000bb8 <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ae:	f7ff fc03 	bl	8000bb8 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e19b      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c0:	4b2d      	ldr	r3, [pc, #180]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013cc:	4b2a      	ldr	r3, [pc, #168]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	695b      	ldr	r3, [r3, #20]
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	4927      	ldr	r1, [pc, #156]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
 80013e0:	e015      	b.n	800140e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013e2:	4b26      	ldr	r3, [pc, #152]	; (800147c <HAL_RCC_OscConfig+0x270>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e8:	f7ff fbe6 	bl	8000bb8 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ee:	e008      	b.n	8001402 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f0:	f7ff fbe2 	bl	8000bb8 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e17a      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001402:	4b1d      	ldr	r3, [pc, #116]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f0      	bne.n	80013f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	2b00      	cmp	r3, #0
 8001418:	d03a      	beq.n	8001490 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d019      	beq.n	8001456 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001422:	4b17      	ldr	r3, [pc, #92]	; (8001480 <HAL_RCC_OscConfig+0x274>)
 8001424:	2201      	movs	r2, #1
 8001426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001428:	f7ff fbc6 	bl	8000bb8 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001430:	f7ff fbc2 	bl	8000bb8 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e15a      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001442:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <HAL_RCC_OscConfig+0x26c>)
 8001444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0f0      	beq.n	8001430 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f000 fb08 	bl	8001a64 <RCC_Delay>
 8001454:	e01c      	b.n	8001490 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001456:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <HAL_RCC_OscConfig+0x274>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145c:	f7ff fbac 	bl	8000bb8 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001462:	e00f      	b.n	8001484 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001464:	f7ff fba8 	bl	8000bb8 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d908      	bls.n	8001484 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e140      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000
 800147c:	42420000 	.word	0x42420000
 8001480:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001484:	4b9e      	ldr	r3, [pc, #632]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1e9      	bne.n	8001464 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0304 	and.w	r3, r3, #4
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 80a6 	beq.w	80015ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800149e:	2300      	movs	r3, #0
 80014a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014a2:	4b97      	ldr	r3, [pc, #604]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10d      	bne.n	80014ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4b94      	ldr	r3, [pc, #592]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80014b0:	69db      	ldr	r3, [r3, #28]
 80014b2:	4a93      	ldr	r2, [pc, #588]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	61d3      	str	r3, [r2, #28]
 80014ba:	4b91      	ldr	r3, [pc, #580]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80014bc:	69db      	ldr	r3, [r3, #28]
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014c6:	2301      	movs	r3, #1
 80014c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ca:	4b8e      	ldr	r3, [pc, #568]	; (8001704 <HAL_RCC_OscConfig+0x4f8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d118      	bne.n	8001508 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014d6:	4b8b      	ldr	r3, [pc, #556]	; (8001704 <HAL_RCC_OscConfig+0x4f8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a8a      	ldr	r2, [pc, #552]	; (8001704 <HAL_RCC_OscConfig+0x4f8>)
 80014dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014e2:	f7ff fb69 	bl	8000bb8 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e8:	e008      	b.n	80014fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ea:	f7ff fb65 	bl	8000bb8 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b64      	cmp	r3, #100	; 0x64
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e0fd      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014fc:	4b81      	ldr	r3, [pc, #516]	; (8001704 <HAL_RCC_OscConfig+0x4f8>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d106      	bne.n	800151e <HAL_RCC_OscConfig+0x312>
 8001510:	4b7b      	ldr	r3, [pc, #492]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001512:	6a1b      	ldr	r3, [r3, #32]
 8001514:	4a7a      	ldr	r2, [pc, #488]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e02d      	b.n	800157a <HAL_RCC_OscConfig+0x36e>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10c      	bne.n	8001540 <HAL_RCC_OscConfig+0x334>
 8001526:	4b76      	ldr	r3, [pc, #472]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	4a75      	ldr	r2, [pc, #468]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800152c:	f023 0301 	bic.w	r3, r3, #1
 8001530:	6213      	str	r3, [r2, #32]
 8001532:	4b73      	ldr	r3, [pc, #460]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	4a72      	ldr	r2, [pc, #456]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001538:	f023 0304 	bic.w	r3, r3, #4
 800153c:	6213      	str	r3, [r2, #32]
 800153e:	e01c      	b.n	800157a <HAL_RCC_OscConfig+0x36e>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	2b05      	cmp	r3, #5
 8001546:	d10c      	bne.n	8001562 <HAL_RCC_OscConfig+0x356>
 8001548:	4b6d      	ldr	r3, [pc, #436]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4a6c      	ldr	r2, [pc, #432]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	6213      	str	r3, [r2, #32]
 8001554:	4b6a      	ldr	r3, [pc, #424]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	4a69      	ldr	r2, [pc, #420]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800155a:	f043 0301 	orr.w	r3, r3, #1
 800155e:	6213      	str	r3, [r2, #32]
 8001560:	e00b      	b.n	800157a <HAL_RCC_OscConfig+0x36e>
 8001562:	4b67      	ldr	r3, [pc, #412]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001564:	6a1b      	ldr	r3, [r3, #32]
 8001566:	4a66      	ldr	r2, [pc, #408]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001568:	f023 0301 	bic.w	r3, r3, #1
 800156c:	6213      	str	r3, [r2, #32]
 800156e:	4b64      	ldr	r3, [pc, #400]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	4a63      	ldr	r2, [pc, #396]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001574:	f023 0304 	bic.w	r3, r3, #4
 8001578:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d015      	beq.n	80015ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001582:	f7ff fb19 	bl	8000bb8 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	e00a      	b.n	80015a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff fb15 	bl	8000bb8 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	f241 3288 	movw	r2, #5000	; 0x1388
 8001598:	4293      	cmp	r3, r2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e0ab      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a0:	4b57      	ldr	r3, [pc, #348]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0ee      	beq.n	800158a <HAL_RCC_OscConfig+0x37e>
 80015ac:	e014      	b.n	80015d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ae:	f7ff fb03 	bl	8000bb8 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	e00a      	b.n	80015cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b6:	f7ff faff 	bl	8000bb8 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e095      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015cc:	4b4c      	ldr	r3, [pc, #304]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1ee      	bne.n	80015b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015d8:	7dfb      	ldrb	r3, [r7, #23]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d105      	bne.n	80015ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015de:	4b48      	ldr	r3, [pc, #288]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a47      	ldr	r2, [pc, #284]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80015e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f000 8081 	beq.w	80016f6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015f4:	4b42      	ldr	r3, [pc, #264]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	2b08      	cmp	r3, #8
 80015fe:	d061      	beq.n	80016c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d146      	bne.n	8001696 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001608:	4b3f      	ldr	r3, [pc, #252]	; (8001708 <HAL_RCC_OscConfig+0x4fc>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fad3 	bl	8000bb8 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001616:	f7ff facf 	bl	8000bb8 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e067      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001628:	4b35      	ldr	r3, [pc, #212]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f0      	bne.n	8001616 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a1b      	ldr	r3, [r3, #32]
 8001638:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800163c:	d108      	bne.n	8001650 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800163e:	4b30      	ldr	r3, [pc, #192]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	492d      	ldr	r1, [pc, #180]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a19      	ldr	r1, [r3, #32]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001660:	430b      	orrs	r3, r1
 8001662:	4927      	ldr	r1, [pc, #156]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 8001664:	4313      	orrs	r3, r2
 8001666:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001668:	4b27      	ldr	r3, [pc, #156]	; (8001708 <HAL_RCC_OscConfig+0x4fc>)
 800166a:	2201      	movs	r2, #1
 800166c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166e:	f7ff faa3 	bl	8000bb8 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001676:	f7ff fa9f 	bl	8000bb8 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e037      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001688:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x46a>
 8001694:	e02f      	b.n	80016f6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_RCC_OscConfig+0x4fc>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fa8c 	bl	8000bb8 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a4:	f7ff fa88 	bl	8000bb8 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e020      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0x498>
 80016c2:	e018      	b.n	80016f6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e013      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016d0:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <HAL_RCC_OscConfig+0x4f4>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d106      	bne.n	80016f2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d001      	beq.n	80016f6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e000      	b.n	80016f8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40021000 	.word	0x40021000
 8001704:	40007000 	.word	0x40007000
 8001708:	42420060 	.word	0x42420060

0800170c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e0d0      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001720:	4b6a      	ldr	r3, [pc, #424]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	683a      	ldr	r2, [r7, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d910      	bls.n	8001750 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800172e:	4b67      	ldr	r3, [pc, #412]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f023 0207 	bic.w	r2, r3, #7
 8001736:	4965      	ldr	r1, [pc, #404]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	4313      	orrs	r3, r2
 800173c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800173e:	4b63      	ldr	r3, [pc, #396]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0b8      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d020      	beq.n	800179e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001768:	4b59      	ldr	r3, [pc, #356]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	4a58      	ldr	r2, [pc, #352]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800176e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001772:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001780:	4b53      	ldr	r3, [pc, #332]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	4a52      	ldr	r2, [pc, #328]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001786:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800178a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178c:	4b50      	ldr	r3, [pc, #320]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	494d      	ldr	r1, [pc, #308]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800179a:	4313      	orrs	r3, r2
 800179c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d040      	beq.n	800182c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b2:	4b47      	ldr	r3, [pc, #284]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d115      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e07f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ca:	4b41      	ldr	r3, [pc, #260]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d109      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e073      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017da:	4b3d      	ldr	r3, [pc, #244]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e06b      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ea:	4b39      	ldr	r3, [pc, #228]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f023 0203 	bic.w	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	4936      	ldr	r1, [pc, #216]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017fc:	f7ff f9dc 	bl	8000bb8 <HAL_GetTick>
 8001800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	e00a      	b.n	800181a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001804:	f7ff f9d8 	bl	8000bb8 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001812:	4293      	cmp	r3, r2
 8001814:	d901      	bls.n	800181a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e053      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181a:	4b2d      	ldr	r3, [pc, #180]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 020c 	and.w	r2, r3, #12
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	429a      	cmp	r2, r3
 800182a:	d1eb      	bne.n	8001804 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800182c:	4b27      	ldr	r3, [pc, #156]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d210      	bcs.n	800185c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183a:	4b24      	ldr	r3, [pc, #144]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 0207 	bic.w	r2, r3, #7
 8001842:	4922      	ldr	r1, [pc, #136]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800184a:	4b20      	ldr	r3, [pc, #128]	; (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e032      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d008      	beq.n	800187a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	4916      	ldr	r1, [pc, #88]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001876:	4313      	orrs	r3, r2
 8001878:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	2b00      	cmp	r3, #0
 8001884:	d009      	beq.n	800189a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	490e      	ldr	r1, [pc, #56]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001896:	4313      	orrs	r3, r2
 8001898:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800189a:	f000 f821 	bl	80018e0 <HAL_RCC_GetSysClockFreq>
 800189e:	4602      	mov	r2, r0
 80018a0:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	091b      	lsrs	r3, r3, #4
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	490a      	ldr	r1, [pc, #40]	; (80018d4 <HAL_RCC_ClockConfig+0x1c8>)
 80018ac:	5ccb      	ldrb	r3, [r1, r3]
 80018ae:	fa22 f303 	lsr.w	r3, r2, r3
 80018b2:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <HAL_RCC_ClockConfig+0x1cc>)
 80018b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_RCC_ClockConfig+0x1d0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe ffdc 	bl	8000878 <HAL_InitTick>

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40022000 	.word	0x40022000
 80018d0:	40021000 	.word	0x40021000
 80018d4:	08006b94 	.word	0x08006b94
 80018d8:	20000024 	.word	0x20000024
 80018dc:	20000028 	.word	0x20000028

080018e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018e0:	b490      	push	{r4, r7}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80018e6:	4b2a      	ldr	r3, [pc, #168]	; (8001990 <HAL_RCC_GetSysClockFreq+0xb0>)
 80018e8:	1d3c      	adds	r4, r7, #4
 80018ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80018f0:	f240 2301 	movw	r3, #513	; 0x201
 80018f4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	2300      	movs	r3, #0
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800190a:	4b22      	ldr	r3, [pc, #136]	; (8001994 <HAL_RCC_GetSysClockFreq+0xb4>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	2b04      	cmp	r3, #4
 8001918:	d002      	beq.n	8001920 <HAL_RCC_GetSysClockFreq+0x40>
 800191a:	2b08      	cmp	r3, #8
 800191c:	d003      	beq.n	8001926 <HAL_RCC_GetSysClockFreq+0x46>
 800191e:	e02d      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001922:	623b      	str	r3, [r7, #32]
      break;
 8001924:	e02d      	b.n	8001982 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	0c9b      	lsrs	r3, r3, #18
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001932:	4413      	add	r3, r2
 8001934:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001938:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d013      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	0c5b      	lsrs	r3, r3, #17
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001952:	4413      	add	r3, r2
 8001954:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001958:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	4a0e      	ldr	r2, [pc, #56]	; (8001998 <HAL_RCC_GetSysClockFreq+0xb8>)
 800195e:	fb02 f203 	mul.w	r2, r2, r3
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	fbb2 f3f3 	udiv	r3, r2, r3
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
 800196a:	e004      	b.n	8001976 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	4a0b      	ldr	r2, [pc, #44]	; (800199c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001970:	fb02 f303 	mul.w	r3, r2, r3
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	623b      	str	r3, [r7, #32]
      break;
 800197a:	e002      	b.n	8001982 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_RCC_GetSysClockFreq+0xb8>)
 800197e:	623b      	str	r3, [r7, #32]
      break;
 8001980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001982:	6a3b      	ldr	r3, [r7, #32]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3728      	adds	r7, #40	; 0x28
 8001988:	46bd      	mov	sp, r7
 800198a:	bc90      	pop	{r4, r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	08006b6c 	.word	0x08006b6c
 8001994:	40021000 	.word	0x40021000
 8001998:	007a1200 	.word	0x007a1200
 800199c:	003d0900 	.word	0x003d0900

080019a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a4:	4b02      	ldr	r3, [pc, #8]	; (80019b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	20000024 	.word	0x20000024

080019b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019b8:	f7ff fff2 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019bc:	4602      	mov	r2, r0
 80019be:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	0a1b      	lsrs	r3, r3, #8
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	4903      	ldr	r1, [pc, #12]	; (80019d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ca:	5ccb      	ldrb	r3, [r1, r3]
 80019cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	08006ba4 	.word	0x08006ba4

080019dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e0:	f7ff ffde 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019e4:	4602      	mov	r2, r0
 80019e6:	4b05      	ldr	r3, [pc, #20]	; (80019fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	0adb      	lsrs	r3, r3, #11
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	4903      	ldr	r1, [pc, #12]	; (8001a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019f2:	5ccb      	ldrb	r3, [r1, r3]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40021000 	.word	0x40021000
 8001a00:	08006ba4 	.word	0x08006ba4

08001a04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	220f      	movs	r2, #15
 8001a12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <HAL_RCC_GetClockConfig+0x58>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0203 	and.w	r2, r3, #3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a20:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_RCC_GetClockConfig+0x58>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_RCC_GetClockConfig+0x58>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <HAL_RCC_GetClockConfig+0x58>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	08db      	lsrs	r3, r3, #3
 8001a3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a46:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <HAL_RCC_GetClockConfig+0x5c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0207 	and.w	r2, r3, #7
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40022000 	.word	0x40022000

08001a64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <RCC_Delay+0x34>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <RCC_Delay+0x38>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	0a5b      	lsrs	r3, r3, #9
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	fb02 f303 	mul.w	r3, r2, r3
 8001a7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a80:	bf00      	nop
  }
  while (Delay --);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	1e5a      	subs	r2, r3, #1
 8001a86:	60fa      	str	r2, [r7, #12]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1f9      	bne.n	8001a80 <RCC_Delay+0x1c>
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	20000024 	.word	0x20000024
 8001a9c:	10624dd3 	.word	0x10624dd3

08001aa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	2300      	movs	r3, #0
 8001aae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d07d      	beq.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001abc:	2300      	movs	r3, #0
 8001abe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ac0:	4b4f      	ldr	r3, [pc, #316]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d10d      	bne.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001acc:	4b4c      	ldr	r3, [pc, #304]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	4a4b      	ldr	r2, [pc, #300]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	61d3      	str	r3, [r2, #28]
 8001ad8:	4b49      	ldr	r3, [pc, #292]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ada:	69db      	ldr	r3, [r3, #28]
 8001adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae8:	4b46      	ldr	r3, [pc, #280]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d118      	bne.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af4:	4b43      	ldr	r3, [pc, #268]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a42      	ldr	r2, [pc, #264]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001afe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b00:	f7ff f85a 	bl	8000bb8 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b06:	e008      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b08:	f7ff f856 	bl	8000bb8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b64      	cmp	r3, #100	; 0x64
 8001b14:	d901      	bls.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e06d      	b.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b1a:	4b3a      	ldr	r3, [pc, #232]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f0      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b26:	4b36      	ldr	r3, [pc, #216]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b2e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d02e      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d027      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b44:	4b2e      	ldr	r3, [pc, #184]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b54:	4b2c      	ldr	r3, [pc, #176]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b5a:	4a29      	ldr	r2, [pc, #164]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d014      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6a:	f7ff f825 	bl	8000bb8 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b70:	e00a      	b.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b72:	f7ff f821 	bl	8000bb8 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e036      	b.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b88:	4b1d      	ldr	r3, [pc, #116]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0ee      	beq.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b94:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	4917      	ldr	r1, [pc, #92]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ba6:	7dfb      	ldrb	r3, [r7, #23]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d105      	bne.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	4a13      	ldr	r2, [pc, #76]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d008      	beq.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001bc4:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	490b      	ldr	r1, [pc, #44]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0310 	and.w	r3, r3, #16
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001be2:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	4904      	ldr	r1, [pc, #16]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40007000 	.word	0x40007000
 8001c08:	42420440 	.word	0x42420440

08001c0c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001c0c:	b590      	push	{r4, r7, lr}
 8001c0e:	b08d      	sub	sp, #52	; 0x34
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c14:	4b5a      	ldr	r3, [pc, #360]	; (8001d80 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001c16:	f107 040c 	add.w	r4, r7, #12
 8001c1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c20:	f240 2301 	movw	r3, #513	; 0x201
 8001c24:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
 8001c36:	2300      	movs	r3, #0
 8001c38:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2b10      	cmp	r3, #16
 8001c3e:	d00a      	beq.n	8001c56 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	f200 8091 	bhi.w	8001d6a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d04c      	beq.n	8001ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d07c      	beq.n	8001d4e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001c54:	e089      	b.n	8001d6a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8001c56:	4b4b      	ldr	r3, [pc, #300]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001c5c:	4b49      	ldr	r3, [pc, #292]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 8082 	beq.w	8001d6e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	0c9b      	lsrs	r3, r3, #18
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001c76:	4413      	add	r3, r2
 8001c78:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c7c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d018      	beq.n	8001cba <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c88:	4b3e      	ldr	r3, [pc, #248]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	0c5b      	lsrs	r3, r3, #17
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001c96:	4413      	add	r3, r2
 8001c98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d00d      	beq.n	8001cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001ca8:	4a37      	ldr	r2, [pc, #220]	; (8001d88 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	fb02 f303 	mul.w	r3, r2, r3
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cb8:	e004      	b.n	8001cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001cba:	6a3b      	ldr	r3, [r7, #32]
 8001cbc:	4a33      	ldr	r2, [pc, #204]	; (8001d8c <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001cc4:	4b2f      	ldr	r3, [pc, #188]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cd0:	d102      	bne.n	8001cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8001cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001cd6:	e04a      	b.n	8001d6e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8001cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4a2c      	ldr	r2, [pc, #176]	; (8001d90 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	085b      	lsrs	r3, r3, #1
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001ce6:	e042      	b.n	8001d6e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cf8:	d108      	bne.n	8001d0c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8001d04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d08:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d0a:	e01f      	b.n	8001d4c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d16:	d109      	bne.n	8001d2c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8001d18:	4b1a      	ldr	r3, [pc, #104]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001d24:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d2a:	e00f      	b.n	8001d4c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d36:	d11c      	bne.n	8001d72 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d016      	beq.n	8001d72 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001d44:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001d48:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001d4a:	e012      	b.n	8001d72 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001d4c:	e011      	b.n	8001d72 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001d4e:	f7ff fe45 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 8001d52:	4602      	mov	r2, r0
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	0b9b      	lsrs	r3, r3, #14
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	3301      	adds	r3, #1
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001d68:	e004      	b.n	8001d74 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001d6a:	bf00      	nop
 8001d6c:	e002      	b.n	8001d74 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001d6e:	bf00      	nop
 8001d70:	e000      	b.n	8001d74 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001d72:	bf00      	nop
    }
  }
  return (frequency);
 8001d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3734      	adds	r7, #52	; 0x34
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd90      	pop	{r4, r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	08006b7c 	.word	0x08006b7c
 8001d84:	40021000 	.word	0x40021000
 8001d88:	007a1200 	.word	0x007a1200
 8001d8c:	003d0900 	.word	0x003d0900
 8001d90:	aaaaaaab 	.word	0xaaaaaaab

08001d94 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e084      	b.n	8001eb4 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7c5b      	ldrb	r3, [r3, #17]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d105      	bne.n	8001dc0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7fe fd06 	bl	80007cc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 faf4 	bl	80023b4 <HAL_RTC_WaitForSynchro>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e06b      	b.n	8001eb4 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 fbad 	bl	800253c <RTC_EnterInitMode>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d004      	beq.n	8001df2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2204      	movs	r2, #4
 8001dec:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e060      	b.n	8001eb4 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 0207 	bic.w	r2, r2, #7
 8001e00:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d005      	beq.n	8001e16 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001e0a:	4b2c      	ldr	r3, [pc, #176]	; (8001ebc <HAL_RTC_Init+0x128>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a2b      	ldr	r2, [pc, #172]	; (8001ebc <HAL_RTC_Init+0x128>)
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001e16:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <HAL_RTC_Init+0x128>)
 8001e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	4926      	ldr	r1, [pc, #152]	; (8001ebc <HAL_RTC_Init+0x128>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e30:	d003      	beq.n	8001e3a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	e00e      	b.n	8001e58 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	f7ff fee6 	bl	8001c0c <HAL_RCCEx_GetPeriphCLKFreq>
 8001e40:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d104      	bne.n	8001e52 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e030      	b.n	8001eb4 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f023 010f 	bic.w	r1, r3, #15
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	0c1a      	lsrs	r2, r3, #16
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0c1b      	lsrs	r3, r3, #16
 8001e76:	041b      	lsls	r3, r3, #16
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	b291      	uxth	r1, r2
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	430b      	orrs	r3, r1
 8001e82:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 fb81 	bl	800258c <RTC_ExitInitMode>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d004      	beq.n	8001e9a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2204      	movs	r2, #4
 8001e94:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00c      	b.n	8001eb4 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
  }
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40006c00 	.word	0x40006c00

08001ec0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b087      	sub	sp, #28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <HAL_RTC_SetTime+0x20>
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d101      	bne.n	8001ee4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e080      	b.n	8001fe6 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	7c1b      	ldrb	r3, [r3, #16]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d101      	bne.n	8001ef0 <HAL_RTC_SetTime+0x30>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e07a      	b.n	8001fe6 <HAL_RTC_SetTime+0x126>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d113      	bne.n	8001f2a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001f0c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	785b      	ldrb	r3, [r3, #1]
 8001f14:	4619      	mov	r1, r3
 8001f16:	460b      	mov	r3, r1
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	1a5b      	subs	r3, r3, r1
 8001f1c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001f1e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001f24:	4413      	add	r3, r2
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	e01e      	b.n	8001f68 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 fb71 	bl	8002616 <RTC_Bcd2ToByte>
 8001f34:	4603      	mov	r3, r0
 8001f36:	461a      	mov	r2, r3
 8001f38:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001f3c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	785b      	ldrb	r3, [r3, #1]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f000 fb66 	bl	8002616 <RTC_Bcd2ToByte>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4613      	mov	r3, r2
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	1a9b      	subs	r3, r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001f56:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	789b      	ldrb	r3, [r3, #2]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fb5a 	bl	8002616 <RTC_Bcd2ToByte>
 8001f62:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001f64:	4423      	add	r3, r4
 8001f66:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001f68:	6979      	ldr	r1, [r7, #20]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f000 fa7f 	bl	800246e <RTC_WriteTimeCounter>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d007      	beq.n	8001f86 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2204      	movs	r2, #4
 8001f7a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e02f      	b.n	8001fe6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0205 	bic.w	r2, r2, #5
 8001f94:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f000 fa90 	bl	80024bc <RTC_ReadAlarmCounter>
 8001f9c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fa4:	d018      	beq.n	8001fd8 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d214      	bcs.n	8001fd8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001fb4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001fb8:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001fba:	6939      	ldr	r1, [r7, #16]
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 fa96 	bl	80024ee <RTC_WriteAlarmCounter>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2204      	movs	r2, #4
 8001fcc:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e006      	b.n	8001fe6 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
  }
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	371c      	adds	r7, #28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd90      	pop	{r4, r7, pc}
	...

08001ff0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	2300      	movs	r3, #0
 8002002:	61fb      	str	r3, [r7, #28]
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	2300      	movs	r3, #0
 800200a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d002      	beq.n	8002018 <HAL_RTC_GetTime+0x28>
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0b5      	b.n	8002188 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e0ac      	b.n	8002188 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f000 f9ed 	bl	800240e <RTC_ReadTimeCounter>
 8002034:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	4a55      	ldr	r2, [pc, #340]	; (8002190 <HAL_RTC_GetTime+0x1a0>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	0adb      	lsrs	r3, r3, #11
 8002040:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4b52      	ldr	r3, [pc, #328]	; (8002190 <HAL_RTC_GetTime+0x1a0>)
 8002046:	fba3 1302 	umull	r1, r3, r3, r2
 800204a:	0adb      	lsrs	r3, r3, #11
 800204c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002050:	fb01 f303 	mul.w	r3, r1, r3
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	4a4f      	ldr	r2, [pc, #316]	; (8002194 <HAL_RTC_GetTime+0x1a4>)
 8002058:	fba2 2303 	umull	r2, r3, r2, r3
 800205c:	095b      	lsrs	r3, r3, #5
 800205e:	b2da      	uxtb	r2, r3
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	4a4a      	ldr	r2, [pc, #296]	; (8002190 <HAL_RTC_GetTime+0x1a0>)
 8002068:	fba2 1203 	umull	r1, r2, r2, r3
 800206c:	0ad2      	lsrs	r2, r2, #11
 800206e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002072:	fb01 f202 	mul.w	r2, r1, r2
 8002076:	1a9a      	subs	r2, r3, r2
 8002078:	4b46      	ldr	r3, [pc, #280]	; (8002194 <HAL_RTC_GetTime+0x1a4>)
 800207a:	fba3 1302 	umull	r1, r3, r3, r2
 800207e:	0959      	lsrs	r1, r3, #5
 8002080:	460b      	mov	r3, r1
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a5b      	subs	r3, r3, r1
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	1ad1      	subs	r1, r2, r3
 800208a:	b2ca      	uxtb	r2, r1
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	2b17      	cmp	r3, #23
 8002094:	d955      	bls.n	8002142 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	4a3f      	ldr	r2, [pc, #252]	; (8002198 <HAL_RTC_GetTime+0x1a8>)
 800209a:	fba2 2303 	umull	r2, r3, r2, r3
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80020a2:	6939      	ldr	r1, [r7, #16]
 80020a4:	4b3c      	ldr	r3, [pc, #240]	; (8002198 <HAL_RTC_GetTime+0x1a8>)
 80020a6:	fba3 2301 	umull	r2, r3, r3, r1
 80020aa:	091a      	lsrs	r2, r3, #4
 80020ac:	4613      	mov	r3, r2
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	1aca      	subs	r2, r1, r3
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 f9fd 	bl	80024bc <RTC_ReadAlarmCounter>
 80020c2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020ca:	d008      	beq.n	80020de <HAL_RTC_GetTime+0xee>
 80020cc:	69fa      	ldr	r2, [r7, #28]
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d904      	bls.n	80020de <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	61fb      	str	r3, [r7, #28]
 80020dc:	e002      	b.n	80020e4 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020e2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	4a2d      	ldr	r2, [pc, #180]	; (800219c <HAL_RTC_GetTime+0x1ac>)
 80020e8:	fb02 f303 	mul.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80020f2:	69b9      	ldr	r1, [r7, #24]
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 f9ba 	bl	800246e <RTC_WriteTimeCounter>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e041      	b.n	8002188 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800210a:	d00c      	beq.n	8002126 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800210c:	69fa      	ldr	r2, [r7, #28]
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	4413      	add	r3, r2
 8002112:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002114:	69f9      	ldr	r1, [r7, #28]
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 f9e9 	bl	80024ee <RTC_WriteAlarmCounter>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e030      	b.n	8002188 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002126:	69f9      	ldr	r1, [r7, #28]
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f000 f9e0 	bl	80024ee <RTC_WriteAlarmCounter>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e027      	b.n	8002188 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002138:	6979      	ldr	r1, [r7, #20]
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	f000 fa88 	bl	8002650 <RTC_DateUpdate>
 8002140:	e003      	b.n	800214a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d01a      	beq.n	8002186 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f000 fa41 	bl	80025dc <RTC_ByteToBcd2>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	785b      	ldrb	r3, [r3, #1]
 8002166:	4618      	mov	r0, r3
 8002168:	f000 fa38 	bl	80025dc <RTC_ByteToBcd2>
 800216c:	4603      	mov	r3, r0
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	789b      	ldrb	r3, [r3, #2]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fa2f 	bl	80025dc <RTC_ByteToBcd2>
 800217e:	4603      	mov	r3, r0
 8002180:	461a      	mov	r2, r3
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3720      	adds	r7, #32
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	91a2b3c5 	.word	0x91a2b3c5
 8002194:	88888889 	.word	0x88888889
 8002198:	aaaaaaab 	.word	0xaaaaaaab
 800219c:	00015180 	.word	0x00015180

080021a0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_RTC_SetDate+0x24>
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e097      	b.n	80022f8 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	7c1b      	ldrb	r3, [r3, #16]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_RTC_SetDate+0x34>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e091      	b.n	80022f8 <HAL_RTC_SetDate+0x158>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2201      	movs	r2, #1
 80021d8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2202      	movs	r2, #2
 80021de:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10c      	bne.n	8002200 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	78da      	ldrb	r2, [r3, #3]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	785a      	ldrb	r2, [r3, #1]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	789a      	ldrb	r2, [r3, #2]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	739a      	strb	r2, [r3, #14]
 80021fe:	e01a      	b.n	8002236 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	78db      	ldrb	r3, [r3, #3]
 8002204:	4618      	mov	r0, r3
 8002206:	f000 fa06 	bl	8002616 <RTC_Bcd2ToByte>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	785b      	ldrb	r3, [r3, #1]
 8002216:	4618      	mov	r0, r3
 8002218:	f000 f9fd 	bl	8002616 <RTC_Bcd2ToByte>
 800221c:	4603      	mov	r3, r0
 800221e:	461a      	mov	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	789b      	ldrb	r3, [r3, #2]
 8002228:	4618      	mov	r0, r3
 800222a:	f000 f9f4 	bl	8002616 <RTC_Bcd2ToByte>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	7bdb      	ldrb	r3, [r3, #15]
 800223a:	4618      	mov	r0, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	7b59      	ldrb	r1, [r3, #13]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	7b9b      	ldrb	r3, [r3, #14]
 8002244:	461a      	mov	r2, r3
 8002246:	f000 fadf 	bl	8002808 <RTC_WeekDayNum>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	7b1a      	ldrb	r2, [r3, #12]
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f000 f8d7 	bl	800240e <RTC_ReadTimeCounter>
 8002260:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	4a26      	ldr	r2, [pc, #152]	; (8002300 <HAL_RTC_SetDate+0x160>)
 8002266:	fba2 2303 	umull	r2, r3, r2, r3
 800226a:	0adb      	lsrs	r3, r3, #11
 800226c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2b18      	cmp	r3, #24
 8002272:	d93a      	bls.n	80022ea <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	4a23      	ldr	r2, [pc, #140]	; (8002304 <HAL_RTC_SetDate+0x164>)
 8002278:	fba2 2303 	umull	r2, r3, r2, r3
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	4a22      	ldr	r2, [pc, #136]	; (8002308 <HAL_RTC_SetDate+0x168>)
 8002280:	fb02 f303 	mul.w	r3, r2, r3
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800228a:	69f9      	ldr	r1, [r7, #28]
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 f8ee 	bl	800246e <RTC_WriteTimeCounter>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d007      	beq.n	80022a8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2204      	movs	r2, #4
 800229c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e027      	b.n	80022f8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f000 f907 	bl	80024bc <RTC_ReadAlarmCounter>
 80022ae:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022b6:	d018      	beq.n	80022ea <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d214      	bcs.n	80022ea <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80022c6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80022ca:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80022cc:	69b9      	ldr	r1, [r7, #24]
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f000 f90d 	bl	80024ee <RTC_WriteAlarmCounter>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d007      	beq.n	80022ea <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2204      	movs	r2, #4
 80022de:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e006      	b.n	80022f8 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2201      	movs	r2, #1
 80022ee:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3720      	adds	r7, #32
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	91a2b3c5 	.word	0x91a2b3c5
 8002304:	aaaaaaab 	.word	0xaaaaaaab
 8002308:	00015180 	.word	0x00015180

0800230c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	2100      	movs	r1, #0
 800231e:	460a      	mov	r2, r1
 8002320:	801a      	strh	r2, [r3, #0]
 8002322:	460a      	mov	r2, r1
 8002324:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d002      	beq.n	8002332 <HAL_RTC_GetDate+0x26>
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e03a      	b.n	80023ac <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8002336:	f107 0314 	add.w	r3, r7, #20
 800233a:	2200      	movs	r2, #0
 800233c:	4619      	mov	r1, r3
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f7ff fe56 	bl	8001ff0 <HAL_RTC_GetTime>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e02e      	b.n	80023ac <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	7b1a      	ldrb	r2, [r3, #12]
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	7bda      	ldrb	r2, [r3, #15]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	7b5a      	ldrb	r2, [r3, #13]
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	7b9a      	ldrb	r2, [r3, #14]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d01a      	beq.n	80023aa <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	78db      	ldrb	r3, [r3, #3]
 8002378:	4618      	mov	r0, r3
 800237a:	f000 f92f 	bl	80025dc <RTC_ByteToBcd2>
 800237e:	4603      	mov	r3, r0
 8002380:	461a      	mov	r2, r3
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	785b      	ldrb	r3, [r3, #1]
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f926 	bl	80025dc <RTC_ByteToBcd2>
 8002390:	4603      	mov	r3, r0
 8002392:	461a      	mov	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	789b      	ldrb	r3, [r3, #2]
 800239c:	4618      	mov	r0, r3
 800239e:	f000 f91d 	bl	80025dc <RTC_ByteToBcd2>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e01d      	b.n	8002406 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0208 	bic.w	r2, r2, #8
 80023d8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80023da:	f7fe fbed 	bl	8000bb8 <HAL_GetTick>
 80023de:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80023e0:	e009      	b.n	80023f6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80023e2:	f7fe fbe9 	bl	8000bb8 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023f0:	d901      	bls.n	80023f6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e007      	b.n	8002406 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0308 	and.w	r3, r3, #8
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0ee      	beq.n	80023e2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800240e:	b480      	push	{r7}
 8002410:	b087      	sub	sp, #28
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002416:	2300      	movs	r3, #0
 8002418:	827b      	strh	r3, [r7, #18]
 800241a:	2300      	movs	r3, #0
 800241c:	823b      	strh	r3, [r7, #16]
 800241e:	2300      	movs	r3, #0
 8002420:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800243e:	8a7a      	ldrh	r2, [r7, #18]
 8002440:	8a3b      	ldrh	r3, [r7, #16]
 8002442:	429a      	cmp	r2, r3
 8002444:	d008      	beq.n	8002458 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002446:	8a3b      	ldrh	r3, [r7, #16]
 8002448:	041a      	lsls	r2, r3, #16
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	b29b      	uxth	r3, r3
 8002452:	4313      	orrs	r3, r2
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	e004      	b.n	8002462 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002458:	8a7b      	ldrh	r3, [r7, #18]
 800245a:	041a      	lsls	r2, r3, #16
 800245c:	89fb      	ldrh	r3, [r7, #14]
 800245e:	4313      	orrs	r3, r2
 8002460:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002462:	697b      	ldr	r3, [r7, #20]
}
 8002464:	4618      	mov	r0, r3
 8002466:	371c      	adds	r7, #28
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr

0800246e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 f85d 	bl	800253c <RTC_EnterInitMode>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e011      	b.n	80024b2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	0c12      	lsrs	r2, r2, #16
 8002496:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	b292      	uxth	r2, r2
 80024a0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f872 	bl	800258c <RTC_ExitInitMode>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	81fb      	strh	r3, [r7, #14]
 80024c8:	2300      	movs	r3, #0
 80024ca:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024da:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80024dc:	89fb      	ldrh	r3, [r7, #14]
 80024de:	041a      	lsls	r2, r3, #16
 80024e0:	89bb      	ldrh	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f81d 	bl	800253c <RTC_EnterInitMode>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	73fb      	strb	r3, [r7, #15]
 800250c:	e011      	b.n	8002532 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	0c12      	lsrs	r2, r2, #16
 8002516:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	b292      	uxth	r2, r2
 8002520:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f832 	bl	800258c <RTC_ExitInitMode>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002532:	7bfb      	ldrb	r3, [r7, #15]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002548:	f7fe fb36 	bl	8000bb8 <HAL_GetTick>
 800254c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800254e:	e009      	b.n	8002564 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002550:	f7fe fb32 	bl	8000bb8 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800255e:	d901      	bls.n	8002564 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e00f      	b.n	8002584 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0ee      	beq.n	8002550 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0210 	orr.w	r2, r2, #16
 8002580:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0210 	bic.w	r2, r2, #16
 80025a6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80025a8:	f7fe fb06 	bl	8000bb8 <HAL_GetTick>
 80025ac:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80025ae:	e009      	b.n	80025c4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80025b0:	f7fe fb02 	bl	8000bb8 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025be:	d901      	bls.n	80025c4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e007      	b.n	80025d4 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0320 	and.w	r3, r3, #32
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0ee      	beq.n	80025b0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80025ea:	e005      	b.n	80025f8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	3301      	adds	r3, #1
 80025f0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	3b0a      	subs	r3, #10
 80025f6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	2b09      	cmp	r3, #9
 80025fc:	d8f6      	bhi.n	80025ec <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	b2da      	uxtb	r2, r3
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4313      	orrs	r3, r2
 800260a:	b2db      	uxtb	r3, r3
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002616:	b480      	push	{r7}
 8002618:	b085      	sub	sp, #20
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	b2db      	uxtb	r3, r3
 800262a:	461a      	mov	r2, r3
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	b2da      	uxtb	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	b2db      	uxtb	r3, r3
 8002642:	4413      	add	r3, r2
 8002644:	b2db      	uxtb	r3, r3
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7bdb      	ldrb	r3, [r3, #15]
 800266e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7b5b      	ldrb	r3, [r3, #13]
 8002674:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7b9b      	ldrb	r3, [r3, #14]
 800267a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	e06f      	b.n	8002762 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d011      	beq.n	80026ac <RTC_DateUpdate+0x5c>
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d00e      	beq.n	80026ac <RTC_DateUpdate+0x5c>
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	2b05      	cmp	r3, #5
 8002692:	d00b      	beq.n	80026ac <RTC_DateUpdate+0x5c>
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	2b07      	cmp	r3, #7
 8002698:	d008      	beq.n	80026ac <RTC_DateUpdate+0x5c>
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	2b08      	cmp	r3, #8
 800269e:	d005      	beq.n	80026ac <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	2b0a      	cmp	r3, #10
 80026a4:	d002      	beq.n	80026ac <RTC_DateUpdate+0x5c>
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	2b0c      	cmp	r3, #12
 80026aa:	d117      	bne.n	80026dc <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b1e      	cmp	r3, #30
 80026b0:	d803      	bhi.n	80026ba <RTC_DateUpdate+0x6a>
      {
        day++;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	3301      	adds	r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80026b8:	e050      	b.n	800275c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	2b0c      	cmp	r3, #12
 80026be:	d005      	beq.n	80026cc <RTC_DateUpdate+0x7c>
        {
          month++;
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	3301      	adds	r3, #1
 80026c4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80026c6:	2301      	movs	r3, #1
 80026c8:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80026ca:	e047      	b.n	800275c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80026cc:	2301      	movs	r3, #1
 80026ce:	613b      	str	r3, [r7, #16]
          day = 1U;
 80026d0:	2301      	movs	r3, #1
 80026d2:	60fb      	str	r3, [r7, #12]
          year++;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	3301      	adds	r3, #1
 80026d8:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80026da:	e03f      	b.n	800275c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d008      	beq.n	80026f4 <RTC_DateUpdate+0xa4>
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	2b06      	cmp	r3, #6
 80026e6:	d005      	beq.n	80026f4 <RTC_DateUpdate+0xa4>
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	2b09      	cmp	r3, #9
 80026ec:	d002      	beq.n	80026f4 <RTC_DateUpdate+0xa4>
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	2b0b      	cmp	r3, #11
 80026f2:	d10c      	bne.n	800270e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2b1d      	cmp	r3, #29
 80026f8:	d803      	bhi.n	8002702 <RTC_DateUpdate+0xb2>
      {
        day++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	3301      	adds	r3, #1
 80026fe:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002700:	e02c      	b.n	800275c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	3301      	adds	r3, #1
 8002706:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002708:	2301      	movs	r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800270c:	e026      	b.n	800275c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d123      	bne.n	800275c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b1b      	cmp	r3, #27
 8002718:	d803      	bhi.n	8002722 <RTC_DateUpdate+0xd2>
      {
        day++;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3301      	adds	r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	e01c      	b.n	800275c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b1c      	cmp	r3, #28
 8002726:	d111      	bne.n	800274c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	b29b      	uxth	r3, r3
 800272c:	4618      	mov	r0, r3
 800272e:	f000 f839 	bl	80027a4 <RTC_IsLeapYear>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3301      	adds	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	e00d      	b.n	800275c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	3301      	adds	r3, #1
 8002744:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002746:	2301      	movs	r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	e007      	b.n	800275c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2b1d      	cmp	r3, #29
 8002750:	d104      	bne.n	800275c <RTC_DateUpdate+0x10c>
      {
        month++;
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	3301      	adds	r3, #1
 8002756:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002758:	2301      	movs	r3, #1
 800275a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	3301      	adds	r3, #1
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d38b      	bcc.n	8002682 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	b2da      	uxtb	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	b2da      	uxtb	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	4619      	mov	r1, r3
 800278c:	6978      	ldr	r0, [r7, #20]
 800278e:	f000 f83b 	bl	8002808 <RTC_WeekDayNum>
 8002792:	4603      	mov	r3, r0
 8002794:	461a      	mov	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	731a      	strb	r2, [r3, #12]
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e01d      	b.n	80027fa <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80027be:	88fb      	ldrh	r3, [r7, #6]
 80027c0:	4a10      	ldr	r2, [pc, #64]	; (8002804 <RTC_IsLeapYear+0x60>)
 80027c2:	fba2 1203 	umull	r1, r2, r2, r3
 80027c6:	0952      	lsrs	r2, r2, #5
 80027c8:	2164      	movs	r1, #100	; 0x64
 80027ca:	fb01 f202 	mul.w	r2, r1, r2
 80027ce:	1a9b      	subs	r3, r3, r2
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e00f      	b.n	80027fa <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80027da:	88fb      	ldrh	r3, [r7, #6]
 80027dc:	4a09      	ldr	r2, [pc, #36]	; (8002804 <RTC_IsLeapYear+0x60>)
 80027de:	fba2 1203 	umull	r1, r2, r2, r3
 80027e2:	09d2      	lsrs	r2, r2, #7
 80027e4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80027e8:	fb01 f202 	mul.w	r2, r1, r2
 80027ec:	1a9b      	subs	r3, r3, r2
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80027f8:	2300      	movs	r3, #0
  }
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	51eb851f 	.word	0x51eb851f

08002808 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	460b      	mov	r3, r1
 8002812:	70fb      	strb	r3, [r7, #3]
 8002814:	4613      	mov	r3, r2
 8002816:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002826:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d82d      	bhi.n	800288a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	4613      	mov	r3, r2
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4413      	add	r3, r2
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	1a9b      	subs	r3, r3, r2
 800283a:	4a2c      	ldr	r2, [pc, #176]	; (80028ec <RTC_WeekDayNum+0xe4>)
 800283c:	fba2 2303 	umull	r2, r3, r2, r3
 8002840:	085a      	lsrs	r2, r3, #1
 8002842:	78bb      	ldrb	r3, [r7, #2]
 8002844:	441a      	add	r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	441a      	add	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	3b01      	subs	r3, #1
 800284e:	089b      	lsrs	r3, r3, #2
 8002850:	441a      	add	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	3b01      	subs	r3, #1
 8002856:	4926      	ldr	r1, [pc, #152]	; (80028f0 <RTC_WeekDayNum+0xe8>)
 8002858:	fba1 1303 	umull	r1, r3, r1, r3
 800285c:	095b      	lsrs	r3, r3, #5
 800285e:	1ad2      	subs	r2, r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	3b01      	subs	r3, #1
 8002864:	4922      	ldr	r1, [pc, #136]	; (80028f0 <RTC_WeekDayNum+0xe8>)
 8002866:	fba1 1303 	umull	r1, r3, r1, r3
 800286a:	09db      	lsrs	r3, r3, #7
 800286c:	4413      	add	r3, r2
 800286e:	1d1a      	adds	r2, r3, #4
 8002870:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <RTC_WeekDayNum+0xec>)
 8002872:	fba3 1302 	umull	r1, r3, r3, r2
 8002876:	1ad1      	subs	r1, r2, r3
 8002878:	0849      	lsrs	r1, r1, #1
 800287a:	440b      	add	r3, r1
 800287c:	0899      	lsrs	r1, r3, #2
 800287e:	460b      	mov	r3, r1
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	1a5b      	subs	r3, r3, r1
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	e029      	b.n	80028de <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800288a:	78fa      	ldrb	r2, [r7, #3]
 800288c:	4613      	mov	r3, r2
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	4413      	add	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <RTC_WeekDayNum+0xe4>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	085a      	lsrs	r2, r3, #1
 800289e:	78bb      	ldrb	r3, [r7, #2]
 80028a0:	441a      	add	r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	441a      	add	r2, r3
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	089b      	lsrs	r3, r3, #2
 80028aa:	441a      	add	r2, r3
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	4910      	ldr	r1, [pc, #64]	; (80028f0 <RTC_WeekDayNum+0xe8>)
 80028b0:	fba1 1303 	umull	r1, r3, r1, r3
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	1ad2      	subs	r2, r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	490d      	ldr	r1, [pc, #52]	; (80028f0 <RTC_WeekDayNum+0xe8>)
 80028bc:	fba1 1303 	umull	r1, r3, r1, r3
 80028c0:	09db      	lsrs	r3, r3, #7
 80028c2:	4413      	add	r3, r2
 80028c4:	1c9a      	adds	r2, r3, #2
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <RTC_WeekDayNum+0xec>)
 80028c8:	fba3 1302 	umull	r1, r3, r3, r2
 80028cc:	1ad1      	subs	r1, r2, r3
 80028ce:	0849      	lsrs	r1, r1, #1
 80028d0:	440b      	add	r3, r1
 80028d2:	0899      	lsrs	r1, r3, #2
 80028d4:	460b      	mov	r3, r1
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	1a5b      	subs	r3, r3, r1
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	b2db      	uxtb	r3, r3
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	38e38e39 	.word	0x38e38e39
 80028f0:	51eb851f 	.word	0x51eb851f
 80028f4:	24924925 	.word	0x24924925

080028f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e041      	b.n	800298e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d106      	bne.n	8002924 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f839 	bl	8002996 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3304      	adds	r3, #4
 8002934:	4619      	mov	r1, r3
 8002936:	4610      	mov	r0, r2
 8002938:	f000 f9b4 	bl	8002ca4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d001      	beq.n	80029c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e03a      	b.n	8002a36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a18      	ldr	r2, [pc, #96]	; (8002a40 <HAL_TIM_Base_Start_IT+0x98>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00e      	beq.n	8002a00 <HAL_TIM_Base_Start_IT+0x58>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ea:	d009      	beq.n	8002a00 <HAL_TIM_Base_Start_IT+0x58>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a14      	ldr	r2, [pc, #80]	; (8002a44 <HAL_TIM_Base_Start_IT+0x9c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_TIM_Base_Start_IT+0x58>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a13      	ldr	r2, [pc, #76]	; (8002a48 <HAL_TIM_Base_Start_IT+0xa0>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d111      	bne.n	8002a24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b06      	cmp	r3, #6
 8002a10:	d010      	beq.n	8002a34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f042 0201 	orr.w	r2, r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a22:	e007      	b.n	8002a34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0201 	orr.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40000400 	.word	0x40000400
 8002a48:	40000800 	.word	0x40000800

08002a4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d122      	bne.n	8002aa8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d11b      	bne.n	8002aa8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f06f 0202 	mvn.w	r2, #2
 8002a78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f8ed 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 8002a94:	e005      	b.n	8002aa2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f8e0 	bl	8002c5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 f8ef 	bl	8002c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	f003 0304 	and.w	r3, r3, #4
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d122      	bne.n	8002afc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d11b      	bne.n	8002afc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0204 	mvn.w	r2, #4
 8002acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 f8c3 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 8002ae8:	e005      	b.n	8002af6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f8b6 	bl	8002c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f8c5 	bl	8002c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	d122      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d11b      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0208 	mvn.w	r2, #8
 8002b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2204      	movs	r2, #4
 8002b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f899 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 8002b3c:	e005      	b.n	8002b4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f88c 	bl	8002c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f89b 	bl	8002c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	f003 0310 	and.w	r3, r3, #16
 8002b5a:	2b10      	cmp	r3, #16
 8002b5c:	d122      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d11b      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0210 	mvn.w	r2, #16
 8002b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2208      	movs	r2, #8
 8002b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f86f 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 8002b90:	e005      	b.n	8002b9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f862 	bl	8002c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f871 	bl	8002c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d10e      	bne.n	8002bd0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d107      	bne.n	8002bd0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0201 	mvn.w	r2, #1
 8002bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7fd fd9c 	bl	8000708 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bda:	2b80      	cmp	r3, #128	; 0x80
 8002bdc:	d10e      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be8:	2b80      	cmp	r3, #128	; 0x80
 8002bea:	d107      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f8bf 	bl	8002d7a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c06:	2b40      	cmp	r3, #64	; 0x40
 8002c08:	d10e      	bne.n	8002c28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c14:	2b40      	cmp	r3, #64	; 0x40
 8002c16:	d107      	bne.n	8002c28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f835 	bl	8002c92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	f003 0320 	and.w	r3, r3, #32
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	d10e      	bne.n	8002c54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f003 0320 	and.w	r3, r3, #32
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d107      	bne.n	8002c54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f06f 0220 	mvn.w	r2, #32
 8002c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f88a 	bl	8002d68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr

08002c6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a29      	ldr	r2, [pc, #164]	; (8002d5c <TIM_Base_SetConfig+0xb8>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00b      	beq.n	8002cd4 <TIM_Base_SetConfig+0x30>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cc2:	d007      	beq.n	8002cd4 <TIM_Base_SetConfig+0x30>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a26      	ldr	r2, [pc, #152]	; (8002d60 <TIM_Base_SetConfig+0xbc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d003      	beq.n	8002cd4 <TIM_Base_SetConfig+0x30>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a25      	ldr	r2, [pc, #148]	; (8002d64 <TIM_Base_SetConfig+0xc0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d108      	bne.n	8002ce6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	; (8002d5c <TIM_Base_SetConfig+0xb8>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00b      	beq.n	8002d06 <TIM_Base_SetConfig+0x62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf4:	d007      	beq.n	8002d06 <TIM_Base_SetConfig+0x62>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	; (8002d60 <TIM_Base_SetConfig+0xbc>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d003      	beq.n	8002d06 <TIM_Base_SetConfig+0x62>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a18      	ldr	r2, [pc, #96]	; (8002d64 <TIM_Base_SetConfig+0xc0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d108      	bne.n	8002d18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a07      	ldr	r2, [pc, #28]	; (8002d5c <TIM_Base_SetConfig+0xb8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d103      	bne.n	8002d4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	615a      	str	r2, [r3, #20]
}
 8002d52:	bf00      	nop
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	40000400 	.word	0x40000400
 8002d64:	40000800 	.word	0x40000800

08002d68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e03f      	b.n	8002e1e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7fd fe5e 	bl	8000a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2224      	movs	r2, #36	; 0x24
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002dce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 fcb5 	bl	8003740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002de4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695a      	ldr	r2, [r3, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002df4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b08a      	sub	sp, #40	; 0x28
 8002e2a:	af02      	add	r7, sp, #8
 8002e2c:	60f8      	str	r0, [r7, #12]
 8002e2e:	60b9      	str	r1, [r7, #8]
 8002e30:	603b      	str	r3, [r7, #0]
 8002e32:	4613      	mov	r3, r2
 8002e34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d17c      	bne.n	8002f40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_UART_Transmit+0x2c>
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e075      	b.n	8002f42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_UART_Transmit+0x3e>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e06e      	b.n	8002f42 <HAL_UART_Transmit+0x11c>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2221      	movs	r2, #33	; 0x21
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e7a:	f7fd fe9d 	bl	8000bb8 <HAL_GetTick>
 8002e7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	88fa      	ldrh	r2, [r7, #6]
 8002e8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e94:	d108      	bne.n	8002ea8 <HAL_UART_Transmit+0x82>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d104      	bne.n	8002ea8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	61bb      	str	r3, [r7, #24]
 8002ea6:	e003      	b.n	8002eb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002eb8:	e02a      	b.n	8002f10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2180      	movs	r1, #128	; 0x80
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 faa1 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e036      	b.n	8002f42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10b      	bne.n	8002ef2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	3302      	adds	r3, #2
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	e007      	b.n	8002f02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	781a      	ldrb	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	3301      	adds	r3, #1
 8002f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1cf      	bne.n	8002eba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2200      	movs	r2, #0
 8002f22:	2140      	movs	r1, #64	; 0x40
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f000 fa71 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e006      	b.n	8002f42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e000      	b.n	8002f42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002f40:	2302      	movs	r3, #2
  }
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3720      	adds	r7, #32
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b08a      	sub	sp, #40	; 0x28
 8002f4e:	af02      	add	r7, sp, #8
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	603b      	str	r3, [r7, #0]
 8002f56:	4613      	mov	r3, r2
 8002f58:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	f040 808c 	bne.w	8003084 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d002      	beq.n	8002f78 <HAL_UART_Receive+0x2e>
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e084      	b.n	8003086 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <HAL_UART_Receive+0x40>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e07d      	b.n	8003086 <HAL_UART_Receive+0x13c>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2222      	movs	r2, #34	; 0x22
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa6:	f7fd fe07 	bl	8000bb8 <HAL_GetTick>
 8002faa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	88fa      	ldrh	r2, [r7, #6]
 8002fb0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	88fa      	ldrh	r2, [r7, #6]
 8002fb6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc0:	d108      	bne.n	8002fd4 <HAL_UART_Receive+0x8a>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d104      	bne.n	8002fd4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	e003      	b.n	8002fdc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002fe4:	e043      	b.n	800306e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	9300      	str	r3, [sp, #0]
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2200      	movs	r2, #0
 8002fee:	2120      	movs	r1, #32
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 fa0b 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e042      	b.n	8003086 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10c      	bne.n	8003020 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	b29b      	uxth	r3, r3
 800300e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003012:	b29a      	uxth	r2, r3
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	3302      	adds	r3, #2
 800301c:	61bb      	str	r3, [r7, #24]
 800301e:	e01f      	b.n	8003060 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003028:	d007      	beq.n	800303a <HAL_UART_Receive+0xf0>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10a      	bne.n	8003048 <HAL_UART_Receive+0xfe>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	b2da      	uxtb	r2, r3
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	701a      	strb	r2, [r3, #0]
 8003046:	e008      	b.n	800305a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	b2db      	uxtb	r3, r3
 8003050:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003054:	b2da      	uxtb	r2, r3
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3301      	adds	r3, #1
 800305e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003064:	b29b      	uxth	r3, r3
 8003066:	3b01      	subs	r3, #1
 8003068:	b29a      	uxth	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003072:	b29b      	uxth	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1b6      	bne.n	8002fe6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	e000      	b.n	8003086 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003084:	2302      	movs	r3, #2
  }
}
 8003086:	4618      	mov	r0, r3
 8003088:	3720      	adds	r7, #32
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	; 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10d      	bne.n	80030e2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	f003 0320 	and.w	r3, r3, #32
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_UART_IRQHandler+0x52>
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	f003 0320 	and.w	r3, r3, #32
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 fa87 	bl	80035ee <UART_Receive_IT>
      return;
 80030e0:	e17b      	b.n	80033da <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 80b1 	beq.w	800324c <HAL_UART_IRQHandler+0x1bc>
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <HAL_UART_IRQHandler+0x70>
 80030f4:	6a3b      	ldr	r3, [r7, #32]
 80030f6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 80a6 	beq.w	800324c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <HAL_UART_IRQHandler+0x90>
 800310a:	6a3b      	ldr	r3, [r7, #32]
 800310c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f043 0201 	orr.w	r2, r3, #1
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_UART_IRQHandler+0xb0>
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	f043 0202 	orr.w	r2, r3, #2
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <HAL_UART_IRQHandler+0xd0>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	f043 0204 	orr.w	r2, r3, #4
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00f      	beq.n	800318a <HAL_UART_IRQHandler+0xfa>
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f003 0320 	and.w	r3, r3, #32
 8003170:	2b00      	cmp	r3, #0
 8003172:	d104      	bne.n	800317e <HAL_UART_IRQHandler+0xee>
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	f043 0208 	orr.w	r2, r3, #8
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	2b00      	cmp	r3, #0
 8003190:	f000 811e 	beq.w	80033d0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	2b00      	cmp	r3, #0
 800319c:	d007      	beq.n	80031ae <HAL_UART_IRQHandler+0x11e>
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 fa20 	bl	80035ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf14      	ite	ne
 80031bc:	2301      	movne	r3, #1
 80031be:	2300      	moveq	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <HAL_UART_IRQHandler+0x146>
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d031      	beq.n	800323a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f962 	bl	80034a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d023      	beq.n	8003232 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d013      	beq.n	800322a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003206:	4a76      	ldr	r2, [pc, #472]	; (80033e0 <HAL_UART_IRQHandler+0x350>)
 8003208:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd fdf6 	bl	8000e00 <HAL_DMA_Abort_IT>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d016      	beq.n	8003248 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800321e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003224:	4610      	mov	r0, r2
 8003226:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003228:	e00e      	b.n	8003248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f8da 	bl	80033e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003230:	e00a      	b.n	8003248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f8d6 	bl	80033e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003238:	e006      	b.n	8003248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f8d2 	bl	80033e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003246:	e0c3      	b.n	80033d0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003248:	bf00      	nop
    return;
 800324a:	e0c1      	b.n	80033d0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003250:	2b01      	cmp	r3, #1
 8003252:	f040 80a1 	bne.w	8003398 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	f003 0310 	and.w	r3, r3, #16
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 809b 	beq.w	8003398 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	f003 0310 	and.w	r3, r3, #16
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8095 	beq.w	8003398 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800328e:	2b00      	cmp	r3, #0
 8003290:	d04e      	beq.n	8003330 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800329c:	8a3b      	ldrh	r3, [r7, #16]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 8098 	beq.w	80033d4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80032a8:	8a3a      	ldrh	r2, [r7, #16]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	f080 8092 	bcs.w	80033d4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	8a3a      	ldrh	r2, [r7, #16]
 80032b4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2b20      	cmp	r3, #32
 80032be:	d02b      	beq.n	8003318 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032ce:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0201 	bic.w	r2, r2, #1
 80032de:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032ee:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0210 	bic.w	r2, r2, #16
 800330c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003312:	4618      	mov	r0, r3
 8003314:	f7fd fd39 	bl	8000d8a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003320:	b29b      	uxth	r3, r3
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	b29b      	uxth	r3, r3
 8003326:	4619      	mov	r1, r3
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 f864 	bl	80033f6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800332e:	e051      	b.n	80033d4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003338:	b29b      	uxth	r3, r3
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d047      	beq.n	80033d8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003348:	8a7b      	ldrh	r3, [r7, #18]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d044      	beq.n	80033d8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800335c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695a      	ldr	r2, [r3, #20]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0201 	bic.w	r2, r2, #1
 800336c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2220      	movs	r2, #32
 8003372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68da      	ldr	r2, [r3, #12]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0210 	bic.w	r2, r2, #16
 800338a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800338c:	8a7b      	ldrh	r3, [r7, #18]
 800338e:	4619      	mov	r1, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f830 	bl	80033f6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003396:	e01f      	b.n	80033d8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d008      	beq.n	80033b4 <HAL_UART_IRQHandler+0x324>
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d003      	beq.n	80033b4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 f8b7 	bl	8003520 <UART_Transmit_IT>
    return;
 80033b2:	e012      	b.n	80033da <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00d      	beq.n	80033da <HAL_UART_IRQHandler+0x34a>
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f8f8 	bl	80035be <UART_EndTransmit_IT>
    return;
 80033ce:	e004      	b.n	80033da <HAL_UART_IRQHandler+0x34a>
    return;
 80033d0:	bf00      	nop
 80033d2:	e002      	b.n	80033da <HAL_UART_IRQHandler+0x34a>
      return;
 80033d4:	bf00      	nop
 80033d6:	e000      	b.n	80033da <HAL_UART_IRQHandler+0x34a>
      return;
 80033d8:	bf00      	nop
  }
}
 80033da:	3728      	adds	r7, #40	; 0x28
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	080034f9 	.word	0x080034f9

080033e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr

080033f6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
 80033fe:	460b      	mov	r3, r1
 8003400:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	4613      	mov	r3, r2
 800341a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800341c:	e02c      	b.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003424:	d028      	beq.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d007      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x30>
 800342c:	f7fd fbc4 	bl	8000bb8 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	429a      	cmp	r2, r3
 800343a:	d21d      	bcs.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800344a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e00f      	b.n	8003498 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	4013      	ands	r3, r2
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	429a      	cmp	r2, r3
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	461a      	mov	r2, r3
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	429a      	cmp	r2, r3
 8003494:	d0c3      	beq.n	800341e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80034b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	695a      	ldr	r2, [r3, #20]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d107      	bne.n	80034e0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0210 	bic.w	r2, r2, #16
 80034de:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f7ff ff66 	bl	80033e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b21      	cmp	r3, #33	; 0x21
 8003532:	d13e      	bne.n	80035b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800353c:	d114      	bne.n	8003568 <UART_Transmit_IT+0x48>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d110      	bne.n	8003568 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	461a      	mov	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800355a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	1c9a      	adds	r2, r3, #2
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	621a      	str	r2, [r3, #32]
 8003566:	e008      	b.n	800357a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	1c59      	adds	r1, r3, #1
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6211      	str	r1, [r2, #32]
 8003572:	781a      	ldrb	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800357e:	b29b      	uxth	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	b29b      	uxth	r3, r3
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	4619      	mov	r1, r3
 8003588:	84d1      	strh	r1, [r2, #38]	; 0x26
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10f      	bne.n	80035ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800359c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035b2:	2302      	movs	r3, #2
  }
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68da      	ldr	r2, [r3, #12]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fd f87e 	bl	80006e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b086      	sub	sp, #24
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b22      	cmp	r3, #34	; 0x22
 8003600:	f040 8099 	bne.w	8003736 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360c:	d117      	bne.n	800363e <UART_Receive_IT+0x50>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d113      	bne.n	800363e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	b29b      	uxth	r3, r3
 8003628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362c:	b29a      	uxth	r2, r3
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003636:	1c9a      	adds	r2, r3, #2
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	629a      	str	r2, [r3, #40]	; 0x28
 800363c:	e026      	b.n	800368c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003644:	2300      	movs	r3, #0
 8003646:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003650:	d007      	beq.n	8003662 <UART_Receive_IT+0x74>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <UART_Receive_IT+0x82>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	b2da      	uxtb	r2, r3
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e008      	b.n	8003682 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800367c:	b2da      	uxtb	r2, r3
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b01      	subs	r3, #1
 8003694:	b29b      	uxth	r3, r3
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	4619      	mov	r1, r3
 800369a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800369c:	2b00      	cmp	r3, #0
 800369e:	d148      	bne.n	8003732 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0220 	bic.w	r2, r2, #32
 80036ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695a      	ldr	r2, [r3, #20]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d123      	bne.n	8003728 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68da      	ldr	r2, [r3, #12]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0210 	bic.w	r2, r2, #16
 80036f4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0310 	and.w	r3, r3, #16
 8003700:	2b10      	cmp	r3, #16
 8003702:	d10a      	bne.n	800371a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003704:	2300      	movs	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800371e:	4619      	mov	r1, r3
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7ff fe68 	bl	80033f6 <HAL_UARTEx_RxEventCallback>
 8003726:	e002      	b.n	800372e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f7fc ffe3 	bl	80006f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	e002      	b.n	8003738 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e000      	b.n	8003738 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003736:	2302      	movs	r3, #2
  }
}
 8003738:	4618      	mov	r0, r3
 800373a:	3718      	adds	r7, #24
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	431a      	orrs	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	4313      	orrs	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800377a:	f023 030c 	bic.w	r3, r3, #12
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	68b9      	ldr	r1, [r7, #8]
 8003784:	430b      	orrs	r3, r1
 8003786:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	699a      	ldr	r2, [r3, #24]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a2c      	ldr	r2, [pc, #176]	; (8003854 <UART_SetConfig+0x114>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d103      	bne.n	80037b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80037a8:	f7fe f918 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 80037ac:	60f8      	str	r0, [r7, #12]
 80037ae:	e002      	b.n	80037b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037b0:	f7fe f900 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 80037b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	4613      	mov	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	009a      	lsls	r2, r3, #2
 80037c0:	441a      	add	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037cc:	4a22      	ldr	r2, [pc, #136]	; (8003858 <UART_SetConfig+0x118>)
 80037ce:	fba2 2303 	umull	r2, r3, r2, r3
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	0119      	lsls	r1, r3, #4
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	4613      	mov	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	009a      	lsls	r2, r3, #2
 80037e0:	441a      	add	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ec:	4b1a      	ldr	r3, [pc, #104]	; (8003858 <UART_SetConfig+0x118>)
 80037ee:	fba3 0302 	umull	r0, r3, r3, r2
 80037f2:	095b      	lsrs	r3, r3, #5
 80037f4:	2064      	movs	r0, #100	; 0x64
 80037f6:	fb00 f303 	mul.w	r3, r0, r3
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	3332      	adds	r3, #50	; 0x32
 8003800:	4a15      	ldr	r2, [pc, #84]	; (8003858 <UART_SetConfig+0x118>)
 8003802:	fba2 2303 	umull	r2, r3, r2, r3
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800380c:	4419      	add	r1, r3
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4613      	mov	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4413      	add	r3, r2
 8003816:	009a      	lsls	r2, r3, #2
 8003818:	441a      	add	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	fbb2 f2f3 	udiv	r2, r2, r3
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <UART_SetConfig+0x118>)
 8003826:	fba3 0302 	umull	r0, r3, r3, r2
 800382a:	095b      	lsrs	r3, r3, #5
 800382c:	2064      	movs	r0, #100	; 0x64
 800382e:	fb00 f303 	mul.w	r3, r0, r3
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	3332      	adds	r3, #50	; 0x32
 8003838:	4a07      	ldr	r2, [pc, #28]	; (8003858 <UART_SetConfig+0x118>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	f003 020f 	and.w	r2, r3, #15
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	440a      	add	r2, r1
 800384a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800384c:	bf00      	nop
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40013800 	.word	0x40013800
 8003858:	51eb851f 	.word	0x51eb851f

0800385c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f103 0208 	add.w	r2, r3, #8
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003874:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f103 0208 	add.w	r2, r3, #8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f103 0208 	add.w	r2, r3, #8
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	bc80      	pop	{r7}
 8003898:	4770      	bx	lr

0800389a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr

080038b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80038b2:	b480      	push	{r7}
 80038b4:	b085      	sub	sp, #20
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
 80038ba:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	601a      	str	r2, [r3, #0]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800390e:	d103      	bne.n	8003918 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	60fb      	str	r3, [r7, #12]
 8003916:	e00c      	b.n	8003932 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3308      	adds	r3, #8
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	e002      	b.n	8003926 <vListInsert+0x2e>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	429a      	cmp	r2, r3
 8003930:	d2f6      	bcs.n	8003920 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	601a      	str	r2, [r3, #0]
}
 800395e:	bf00      	nop
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	6892      	ldr	r2, [r2, #8]
 800397e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6852      	ldr	r2, [r2, #4]
 8003988:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	d103      	bne.n	800399c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	1e5a      	subs	r2, r3, #1
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80039c4:	2301      	movs	r3, #1
 80039c6:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10a      	bne.n	80039e8 <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80039d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d6:	f383 8811 	msr	BASEPRI, r3
 80039da:	f3bf 8f6f 	isb	sy
 80039de:	f3bf 8f4f 	dsb	sy
 80039e2:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80039e4:	bf00      	nop
 80039e6:	e7fe      	b.n	80039e6 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d052      	beq.n	8003a94 <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d04e      	beq.n	8003a94 <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fe:	2100      	movs	r1, #0
 8003a00:	fba3 2302 	umull	r2, r3, r3, r2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d000      	beq.n	8003a0a <xQueueGenericReset+0x50>
 8003a08:	2101      	movs	r1, #1
 8003a0a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d141      	bne.n	8003a94 <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 8003a10:	f001 fcee 	bl	80053f0 <vPortEnterCritical>

        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1c:	6939      	ldr	r1, [r7, #16]
 8003a1e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a20:	fb01 f303 	mul.w	r3, r1, r3
 8003a24:	441a      	add	r2, r3
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a40:	3b01      	subs	r3, #1
 8003a42:	6939      	ldr	r1, [r7, #16]
 8003a44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a46:	fb01 f303 	mul.w	r3, r1, r3
 8003a4a:	441a      	add	r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	22ff      	movs	r2, #255	; 0xff
 8003a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	22ff      	movs	r2, #255	; 0xff
 8003a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <xQueueGenericReset+0xc0>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00f      	beq.n	8003a8e <xQueueGenericReset+0xd4>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	3310      	adds	r3, #16
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 f89c 	bl	8004bb0 <xTaskRemoveFromEventList>
 8003a78:	e009      	b.n	8003a8e <xQueueGenericReset+0xd4>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	3310      	adds	r3, #16
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff feec 	bl	800385c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	3324      	adds	r3, #36	; 0x24
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff fee7 	bl	800385c <vListInitialise>
        }
        taskEXIT_CRITICAL();
 8003a8e:	f001 fcdf 	bl	8005450 <vPortExitCritical>
 8003a92:	e001      	b.n	8003a98 <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10a      	bne.n	8003ab4 <xQueueGenericReset+0xfa>
        __asm volatile
 8003a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa2:	f383 8811 	msr	BASEPRI, r3
 8003aa6:	f3bf 8f6f 	isb	sy
 8003aaa:	f3bf 8f4f 	dsb	sy
 8003aae:	60bb      	str	r3, [r7, #8]
    }
 8003ab0:	bf00      	nop
 8003ab2:	e7fe      	b.n	8003ab2 <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8003ab4:	697b      	ldr	r3, [r7, #20]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b08a      	sub	sp, #40	; 0x28
 8003ac2:	af02      	add	r7, sp, #8
 8003ac4:	60f8      	str	r0, [r7, #12]
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003acc:	2300      	movs	r3, #0
 8003ace:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d02e      	beq.n	8003b34 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	fba3 2302 	umull	r2, r3, r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d000      	beq.n	8003ae6 <xQueueGenericCreate+0x28>
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d123      	bne.n	8003b34 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003af4:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8003af8:	d81c      	bhi.n	8003b34 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	fb02 f303 	mul.w	r3, r2, r3
 8003b02:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	3350      	adds	r3, #80	; 0x50
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f001 fd31 	bl	8005570 <pvPortMalloc>
 8003b0e:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01c      	beq.n	8003b50 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	3350      	adds	r3, #80	; 0x50
 8003b1e:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b20:	79fa      	ldrb	r2, [r7, #7]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	4613      	mov	r3, r2
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	68b9      	ldr	r1, [r7, #8]
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 f814 	bl	8003b5a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003b32:	e00d      	b.n	8003b50 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10a      	bne.n	8003b50 <xQueueGenericCreate+0x92>
        __asm volatile
 8003b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b3e:	f383 8811 	msr	BASEPRI, r3
 8003b42:	f3bf 8f6f 	isb	sy
 8003b46:	f3bf 8f4f 	dsb	sy
 8003b4a:	613b      	str	r3, [r7, #16]
    }
 8003b4c:	bf00      	nop
 8003b4e:	e7fe      	b.n	8003b4e <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003b50:	69fb      	ldr	r3, [r7, #28]
    }
 8003b52:	4618      	mov	r0, r3
 8003b54:	3720      	adds	r7, #32
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b084      	sub	sp, #16
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
 8003b66:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d103      	bne.n	8003b76 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	e002      	b.n	8003b7c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003b88:	2101      	movs	r1, #1
 8003b8a:	69b8      	ldr	r0, [r7, #24]
 8003b8c:	f7ff ff15 	bl	80039ba <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	78fa      	ldrb	r2, [r7, #3]
 8003b94:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003b98:	bf00      	nop
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08c      	sub	sp, #48	; 0x30
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8003bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10a      	bne.n	8003bd2 <xQueueGenericSend+0x32>
        __asm volatile
 8003bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc0:	f383 8811 	msr	BASEPRI, r3
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	f3bf 8f4f 	dsb	sy
 8003bcc:	623b      	str	r3, [r7, #32]
    }
 8003bce:	bf00      	nop
 8003bd0:	e7fe      	b.n	8003bd0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d103      	bne.n	8003be0 <xQueueGenericSend+0x40>
 8003bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <xQueueGenericSend+0x44>
 8003be0:	2301      	movs	r3, #1
 8003be2:	e000      	b.n	8003be6 <xQueueGenericSend+0x46>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10a      	bne.n	8003c00 <xQueueGenericSend+0x60>
        __asm volatile
 8003bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bee:	f383 8811 	msr	BASEPRI, r3
 8003bf2:	f3bf 8f6f 	isb	sy
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	61fb      	str	r3, [r7, #28]
    }
 8003bfc:	bf00      	nop
 8003bfe:	e7fe      	b.n	8003bfe <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d103      	bne.n	8003c0e <xQueueGenericSend+0x6e>
 8003c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <xQueueGenericSend+0x72>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <xQueueGenericSend+0x74>
 8003c12:	2300      	movs	r3, #0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10a      	bne.n	8003c2e <xQueueGenericSend+0x8e>
        __asm volatile
 8003c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	61bb      	str	r3, [r7, #24]
    }
 8003c2a:	bf00      	nop
 8003c2c:	e7fe      	b.n	8003c2c <xQueueGenericSend+0x8c>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003c2e:	f001 fbdf 	bl	80053f0 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d302      	bcc.n	8003c44 <xQueueGenericSend+0xa4>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d112      	bne.n	8003c6a <xQueueGenericSend+0xca>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	68b9      	ldr	r1, [r7, #8]
 8003c48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c4a:	f000 f933 	bl	8003eb4 <prvCopyDataToQueue>
 8003c4e:	6278      	str	r0, [r7, #36]	; 0x24

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <xQueueGenericSend+0xc2>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5a:	3324      	adds	r3, #36	; 0x24
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 ffa7 	bl	8004bb0 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003c62:	f001 fbf5 	bl	8005450 <vPortExitCritical>
                return pdPASS;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e062      	b.n	8003d30 <xQueueGenericSend+0x190>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d103      	bne.n	8003c78 <xQueueGenericSend+0xd8>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003c70:	f001 fbee 	bl	8005450 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003c74:	2300      	movs	r3, #0
 8003c76:	e05b      	b.n	8003d30 <xQueueGenericSend+0x190>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <xQueueGenericSend+0xec>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003c7e:	f107 0310 	add.w	r3, r7, #16
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 f86a 	bl	8004d5c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003c8c:	f001 fbe0 	bl	8005450 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003c90:	f000 fd20 	bl	80046d4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003c94:	f001 fbac 	bl	80053f0 <vPortEnterCritical>
 8003c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c9e:	b25b      	sxtb	r3, r3
 8003ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ca4:	d103      	bne.n	8003cae <xQueueGenericSend+0x10e>
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003cb4:	b25b      	sxtb	r3, r3
 8003cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cba:	d103      	bne.n	8003cc4 <xQueueGenericSend+0x124>
 8003cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cc4:	f001 fbc4 	bl	8005450 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cc8:	1d3a      	adds	r2, r7, #4
 8003cca:	f107 0310 	add.w	r3, r7, #16
 8003cce:	4611      	mov	r1, r2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f001 f859 	bl	8004d88 <xTaskCheckForTimeOut>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d123      	bne.n	8003d24 <xQueueGenericSend+0x184>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cde:	f000 f9e1 	bl	80040a4 <prvIsQueueFull>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d017      	beq.n	8003d18 <xQueueGenericSend+0x178>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cea:	3310      	adds	r3, #16
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	4611      	mov	r1, r2
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f000 ff39 	bl	8004b68 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003cf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cf8:	f000 f96c 	bl	8003fd4 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003cfc:	f000 fcf8 	bl	80046f0 <xTaskResumeAll>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d193      	bne.n	8003c2e <xQueueGenericSend+0x8e>
                {
                    portYIELD_WITHIN_API();
 8003d06:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <xQueueGenericSend+0x198>)
 8003d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	f3bf 8f6f 	isb	sy
 8003d16:	e78a      	b.n	8003c2e <xQueueGenericSend+0x8e>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003d18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d1a:	f000 f95b 	bl	8003fd4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d1e:	f000 fce7 	bl	80046f0 <xTaskResumeAll>
 8003d22:	e784      	b.n	8003c2e <xQueueGenericSend+0x8e>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d26:	f000 f955 	bl	8003fd4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d2a:	f000 fce1 	bl	80046f0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003d2e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3730      	adds	r7, #48	; 0x30
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	e000ed04 	.word	0xe000ed04

08003d3c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08c      	sub	sp, #48	; 0x30
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10a      	bne.n	8003d6c <xQueueReceive+0x30>
        __asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	623b      	str	r3, [r7, #32]
    }
 8003d68:	bf00      	nop
 8003d6a:	e7fe      	b.n	8003d6a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <xQueueReceive+0x3e>
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <xQueueReceive+0x42>
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e000      	b.n	8003d80 <xQueueReceive+0x44>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10a      	bne.n	8003d9a <xQueueReceive+0x5e>
        __asm volatile
 8003d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d88:	f383 8811 	msr	BASEPRI, r3
 8003d8c:	f3bf 8f6f 	isb	sy
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	61fb      	str	r3, [r7, #28]
    }
 8003d96:	bf00      	nop
 8003d98:	e7fe      	b.n	8003d98 <xQueueReceive+0x5c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003d9a:	f001 fb29 	bl	80053f0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d014      	beq.n	8003dd4 <xQueueReceive+0x98>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003daa:	68b9      	ldr	r1, [r7, #8]
 8003dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dae:	f000 f8eb 	bl	8003f88 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	1e5a      	subs	r2, r3, #1
 8003db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d004      	beq.n	8003dcc <xQueueReceive+0x90>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc4:	3310      	adds	r3, #16
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fef2 	bl	8004bb0 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003dcc:	f001 fb40 	bl	8005450 <vPortExitCritical>
                return pdPASS;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e069      	b.n	8003ea8 <xQueueReceive+0x16c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d103      	bne.n	8003de2 <xQueueReceive+0xa6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003dda:	f001 fb39 	bl	8005450 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e062      	b.n	8003ea8 <xQueueReceive+0x16c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d106      	bne.n	8003df6 <xQueueReceive+0xba>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003de8:	f107 0314 	add.w	r3, r7, #20
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 ffb5 	bl	8004d5c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003df2:	2301      	movs	r3, #1
 8003df4:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003df6:	f001 fb2b 	bl	8005450 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003dfa:	f000 fc6b 	bl	80046d4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003dfe:	f001 faf7 	bl	80053f0 <vPortEnterCritical>
 8003e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e08:	b25b      	sxtb	r3, r3
 8003e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e0e:	d103      	bne.n	8003e18 <xQueueReceive+0xdc>
 8003e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e1e:	b25b      	sxtb	r3, r3
 8003e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e24:	d103      	bne.n	8003e2e <xQueueReceive+0xf2>
 8003e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e2e:	f001 fb0f 	bl	8005450 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e32:	1d3a      	adds	r2, r7, #4
 8003e34:	f107 0314 	add.w	r3, r7, #20
 8003e38:	4611      	mov	r1, r2
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 ffa4 	bl	8004d88 <xTaskCheckForTimeOut>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d123      	bne.n	8003e8e <xQueueReceive+0x152>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e48:	f000 f916 	bl	8004078 <prvIsQueueEmpty>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d017      	beq.n	8003e82 <xQueueReceive+0x146>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e54:	3324      	adds	r3, #36	; 0x24
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fe84 	bl	8004b68 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e62:	f000 f8b7 	bl	8003fd4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003e66:	f000 fc43 	bl	80046f0 <xTaskResumeAll>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d194      	bne.n	8003d9a <xQueueReceive+0x5e>
                {
                    portYIELD_WITHIN_API();
 8003e70:	4b0f      	ldr	r3, [pc, #60]	; (8003eb0 <xQueueReceive+0x174>)
 8003e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	f3bf 8f4f 	dsb	sy
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	e78b      	b.n	8003d9a <xQueueReceive+0x5e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003e82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e84:	f000 f8a6 	bl	8003fd4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e88:	f000 fc32 	bl	80046f0 <xTaskResumeAll>
 8003e8c:	e785      	b.n	8003d9a <xQueueReceive+0x5e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003e8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e90:	f000 f8a0 	bl	8003fd4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e94:	f000 fc2c 	bl	80046f0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e9a:	f000 f8ed 	bl	8004078 <prvIsQueueEmpty>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f43f af7a 	beq.w	8003d9a <xQueueReceive+0x5e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003ea6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3730      	adds	r7, #48	; 0x30
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	e000ed04 	.word	0xe000ed04

08003eb4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10d      	bne.n	8003eee <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d14d      	bne.n	8003f76 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f001 f86e 	bl	8004fc0 <xTaskPriorityDisinherit>
 8003ee4:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	609a      	str	r2, [r3, #8]
 8003eec:	e043      	b.n	8003f76 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d119      	bne.n	8003f28 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6858      	ldr	r0, [r3, #4]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efc:	461a      	mov	r2, r3
 8003efe:	68b9      	ldr	r1, [r7, #8]
 8003f00:	f001 fd56 	bl	80059b0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	441a      	add	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d32b      	bcc.n	8003f76 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	e026      	b.n	8003f76 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	68d8      	ldr	r0, [r3, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	461a      	mov	r2, r3
 8003f32:	68b9      	ldr	r1, [r7, #8]
 8003f34:	f001 fd3c 	bl	80059b0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68da      	ldr	r2, [r3, #12]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	425b      	negs	r3, r3
 8003f42:	441a      	add	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d207      	bcs.n	8003f64 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5c:	425b      	negs	r3, r3
 8003f5e:	441a      	add	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d105      	bne.n	8003f76 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d002      	beq.n	8003f76 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003f7e:	697b      	ldr	r3, [r7, #20]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d018      	beq.n	8003fcc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	441a      	add	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d303      	bcc.n	8003fbc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68d9      	ldr	r1, [r3, #12]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	6838      	ldr	r0, [r7, #0]
 8003fc8:	f001 fcf2 	bl	80059b0 <memcpy>
    }
}
 8003fcc:	bf00      	nop
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003fdc:	f001 fa08 	bl	80053f0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fe6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fe8:	e011      	b.n	800400e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d012      	beq.n	8004018 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3324      	adds	r3, #36	; 0x24
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fdda 	bl	8004bb0 <xTaskRemoveFromEventList>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004002:	f000 ff27 	bl	8004e54 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	3b01      	subs	r3, #1
 800400a:	b2db      	uxtb	r3, r3
 800400c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800400e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004012:	2b00      	cmp	r3, #0
 8004014:	dce9      	bgt.n	8003fea <prvUnlockQueue+0x16>
 8004016:	e000      	b.n	800401a <prvUnlockQueue+0x46>
                        break;
 8004018:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	22ff      	movs	r2, #255	; 0xff
 800401e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004022:	f001 fa15 	bl	8005450 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004026:	f001 f9e3 	bl	80053f0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004030:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004032:	e011      	b.n	8004058 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d012      	beq.n	8004062 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3310      	adds	r3, #16
 8004040:	4618      	mov	r0, r3
 8004042:	f000 fdb5 	bl	8004bb0 <xTaskRemoveFromEventList>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800404c:	f000 ff02 	bl	8004e54 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004050:	7bbb      	ldrb	r3, [r7, #14]
 8004052:	3b01      	subs	r3, #1
 8004054:	b2db      	uxtb	r3, r3
 8004056:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004058:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800405c:	2b00      	cmp	r3, #0
 800405e:	dce9      	bgt.n	8004034 <prvUnlockQueue+0x60>
 8004060:	e000      	b.n	8004064 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004062:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	22ff      	movs	r2, #255	; 0xff
 8004068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800406c:	f001 f9f0 	bl	8005450 <vPortExitCritical>
}
 8004070:	bf00      	nop
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004080:	f001 f9b6 	bl	80053f0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004088:	2b00      	cmp	r3, #0
 800408a:	d102      	bne.n	8004092 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800408c:	2301      	movs	r3, #1
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	e001      	b.n	8004096 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004096:	f001 f9db 	bl	8005450 <vPortExitCritical>

    return xReturn;
 800409a:	68fb      	ldr	r3, [r7, #12]
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80040ac:	f001 f9a0 	bl	80053f0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d102      	bne.n	80040c2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80040bc:	2301      	movs	r3, #1
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	e001      	b.n	80040c6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80040c2:	2300      	movs	r3, #0
 80040c4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040c6:	f001 f9c3 	bl	8005450 <vPortExitCritical>

    return xReturn;
 80040ca:	68fb      	ldr	r3, [r7, #12]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08c      	sub	sp, #48	; 0x30
 80040d8:	af04      	add	r7, sp, #16
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	603b      	str	r3, [r7, #0]
 80040e0:	4613      	mov	r3, r2
 80040e2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80040e4:	88fb      	ldrh	r3, [r7, #6]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f001 fa41 	bl	8005570 <pvPortMalloc>
 80040ee:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00e      	beq.n	8004114 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80040f6:	2058      	movs	r0, #88	; 0x58
 80040f8:	f001 fa3a 	bl	8005570 <pvPortMalloc>
 80040fc:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	631a      	str	r2, [r3, #48]	; 0x30
 800410a:	e005      	b.n	8004118 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 800410c:	6978      	ldr	r0, [r7, #20]
 800410e:	f001 fb0f 	bl	8005730 <vPortFree>
 8004112:	e001      	b.n	8004118 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004114:	2300      	movs	r3, #0
 8004116:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d013      	beq.n	8004146 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	2300      	movs	r3, #0
 8004122:	9303      	str	r3, [sp, #12]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	9302      	str	r3, [sp, #8]
 8004128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800412a:	9301      	str	r3, [sp, #4]
 800412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	68b9      	ldr	r1, [r7, #8]
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 f80e 	bl	8004156 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800413a:	69f8      	ldr	r0, [r7, #28]
 800413c:	f000 f8b0 	bl	80042a0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004140:	2301      	movs	r3, #1
 8004142:	61bb      	str	r3, [r7, #24]
 8004144:	e002      	b.n	800414c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800414a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800414c:	69bb      	ldr	r3, [r7, #24]
    }
 800414e:	4618      	mov	r0, r3
 8004150:	3720      	adds	r7, #32
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b088      	sub	sp, #32
 800415a:	af00      	add	r7, sp, #0
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	607a      	str	r2, [r7, #4]
 8004162:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004166:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	461a      	mov	r2, r3
 800416e:	21a5      	movs	r1, #165	; 0xa5
 8004170:	f001 fc2c 	bl	80059cc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800417e:	3b01      	subs	r3, #1
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	4413      	add	r3, r2
 8004184:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	f023 0307 	bic.w	r3, r3, #7
 800418c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00a      	beq.n	80041ae <prvInitialiseNewTask+0x58>
        __asm volatile
 8004198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419c:	f383 8811 	msr	BASEPRI, r3
 80041a0:	f3bf 8f6f 	isb	sy
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	617b      	str	r3, [r7, #20]
    }
 80041aa:	bf00      	nop
 80041ac:	e7fe      	b.n	80041ac <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01f      	beq.n	80041f4 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041b4:	2300      	movs	r3, #0
 80041b6:	61fb      	str	r3, [r7, #28]
 80041b8:	e012      	b.n	80041e0 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	4413      	add	r3, r2
 80041c0:	7819      	ldrb	r1, [r3, #0]
 80041c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	4413      	add	r3, r2
 80041c8:	3334      	adds	r3, #52	; 0x34
 80041ca:	460a      	mov	r2, r1
 80041cc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	4413      	add	r3, r2
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d006      	beq.n	80041e8 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	3301      	adds	r3, #1
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	2b09      	cmp	r3, #9
 80041e4:	d9e9      	bls.n	80041ba <prvInitialiseNewTask+0x64>
 80041e6:	e000      	b.n	80041ea <prvInitialiseNewTask+0x94>
            {
                break;
 80041e8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80041ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80041f2:	e003      	b.n	80041fc <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80041f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80041fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d90a      	bls.n	8004218 <prvInitialiseNewTask+0xc2>
        __asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	613b      	str	r3, [r7, #16]
    }
 8004214:	bf00      	nop
 8004216:	e7fe      	b.n	8004216 <prvInitialiseNewTask+0xc0>
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800421e:	2302      	movs	r3, #2
 8004220:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004224:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004226:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8004228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800422c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800422e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004230:	2200      	movs	r2, #0
 8004232:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004236:	3304      	adds	r3, #4
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff fb2e 	bl	800389a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800423e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004240:	3318      	adds	r3, #24
 8004242:	4618      	mov	r0, r3
 8004244:	f7ff fb29 	bl	800389a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800424c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800424e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004250:	f1c3 0203 	rsb	r2, r3, #3
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004256:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800425c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	3350      	adds	r3, #80	; 0x50
 8004262:	2204      	movs	r2, #4
 8004264:	2100      	movs	r1, #0
 8004266:	4618      	mov	r0, r3
 8004268:	f001 fbb0 	bl	80059cc <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800426c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426e:	3354      	adds	r3, #84	; 0x54
 8004270:	2201      	movs	r2, #1
 8004272:	2100      	movs	r1, #0
 8004274:	4618      	mov	r0, r3
 8004276:	f001 fba9 	bl	80059cc <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800427a:	683a      	ldr	r2, [r7, #0]
 800427c:	68f9      	ldr	r1, [r7, #12]
 800427e:	69b8      	ldr	r0, [r7, #24]
 8004280:	f000 ffc2 	bl	8005208 <pxPortInitialiseStack>
 8004284:	4602      	mov	r2, r0
 8004286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004288:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800428a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428c:	2b00      	cmp	r3, #0
 800428e:	d002      	beq.n	8004296 <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004292:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004294:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004296:	bf00      	nop
 8004298:	3720      	adds	r7, #32
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
	...

080042a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80042a8:	f001 f8a2 	bl	80053f0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80042ac:	4b3a      	ldr	r3, [pc, #232]	; (8004398 <prvAddNewTaskToReadyList+0xf8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3301      	adds	r3, #1
 80042b2:	4a39      	ldr	r2, [pc, #228]	; (8004398 <prvAddNewTaskToReadyList+0xf8>)
 80042b4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80042b6:	4b39      	ldr	r3, [pc, #228]	; (800439c <prvAddNewTaskToReadyList+0xfc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d109      	bne.n	80042d2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80042be:	4a37      	ldr	r2, [pc, #220]	; (800439c <prvAddNewTaskToReadyList+0xfc>)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80042c4:	4b34      	ldr	r3, [pc, #208]	; (8004398 <prvAddNewTaskToReadyList+0xf8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d110      	bne.n	80042ee <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80042cc:	f000 fde0 	bl	8004e90 <prvInitialiseTaskLists>
 80042d0:	e00d      	b.n	80042ee <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80042d2:	4b33      	ldr	r3, [pc, #204]	; (80043a0 <prvAddNewTaskToReadyList+0x100>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d109      	bne.n	80042ee <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80042da:	4b30      	ldr	r3, [pc, #192]	; (800439c <prvAddNewTaskToReadyList+0xfc>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d802      	bhi.n	80042ee <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80042e8:	4a2c      	ldr	r2, [pc, #176]	; (800439c <prvAddNewTaskToReadyList+0xfc>)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80042ee:	4b2d      	ldr	r3, [pc, #180]	; (80043a4 <prvAddNewTaskToReadyList+0x104>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3301      	adds	r3, #1
 80042f4:	4a2b      	ldr	r2, [pc, #172]	; (80043a4 <prvAddNewTaskToReadyList+0x104>)
 80042f6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80042f8:	4b2a      	ldr	r3, [pc, #168]	; (80043a4 <prvAddNewTaskToReadyList+0x104>)
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004304:	2201      	movs	r2, #1
 8004306:	409a      	lsls	r2, r3
 8004308:	4b27      	ldr	r3, [pc, #156]	; (80043a8 <prvAddNewTaskToReadyList+0x108>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4313      	orrs	r3, r2
 800430e:	4a26      	ldr	r2, [pc, #152]	; (80043a8 <prvAddNewTaskToReadyList+0x108>)
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004316:	4925      	ldr	r1, [pc, #148]	; (80043ac <prvAddNewTaskToReadyList+0x10c>)
 8004318:	4613      	mov	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	3304      	adds	r3, #4
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	609a      	str	r2, [r3, #8]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	689a      	ldr	r2, [r3, #8]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	60da      	str	r2, [r3, #12]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	3204      	adds	r2, #4
 800433e:	605a      	str	r2, [r3, #4]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	1d1a      	adds	r2, r3, #4
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4a15      	ldr	r2, [pc, #84]	; (80043ac <prvAddNewTaskToReadyList+0x10c>)
 8004356:	441a      	add	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	615a      	str	r2, [r3, #20]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004360:	4912      	ldr	r1, [pc, #72]	; (80043ac <prvAddNewTaskToReadyList+0x10c>)
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	1c59      	adds	r1, r3, #1
 8004370:	480e      	ldr	r0, [pc, #56]	; (80043ac <prvAddNewTaskToReadyList+0x10c>)
 8004372:	4613      	mov	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	4403      	add	r3, r0
 800437c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800437e:	f001 f867 	bl	8005450 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004382:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <prvAddNewTaskToReadyList+0x100>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800438a:	4b04      	ldr	r3, [pc, #16]	; (800439c <prvAddNewTaskToReadyList+0xfc>)
 800438c:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800438e:	bf00      	nop
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	20000180 	.word	0x20000180
 800439c:	200000d0 	.word	0x200000d0
 80043a0:	2000018c 	.word	0x2000018c
 80043a4:	2000019c 	.word	0x2000019c
 80043a8:	20000188 	.word	0x20000188
 80043ac:	200000d4 	.word	0x200000d4

080043b0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 80043b8:	f001 f81a 	bl	80053f0 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d102      	bne.n	80043c8 <vTaskSuspend+0x18>
 80043c2:	4b43      	ldr	r3, [pc, #268]	; (80044d0 <vTaskSuspend+0x120>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	e000      	b.n	80043ca <vTaskSuspend+0x1a>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	613b      	str	r3, [r7, #16]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fac9 	bl	8003968 <uxListRemove>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d115      	bne.n	8004408 <vTaskSuspend+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043e0:	493c      	ldr	r1, [pc, #240]	; (80044d4 <vTaskSuspend+0x124>)
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10a      	bne.n	8004408 <vTaskSuspend+0x58>
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f6:	2201      	movs	r2, #1
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	43da      	mvns	r2, r3
 80043fe:	4b36      	ldr	r3, [pc, #216]	; (80044d8 <vTaskSuspend+0x128>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4013      	ands	r3, r2
 8004404:	4a34      	ldr	r2, [pc, #208]	; (80044d8 <vTaskSuspend+0x128>)
 8004406:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d004      	beq.n	800441a <vTaskSuspend+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	3318      	adds	r3, #24
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff faa7 	bl	8003968 <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	3304      	adds	r3, #4
 800441e:	4619      	mov	r1, r3
 8004420:	482e      	ldr	r0, [pc, #184]	; (80044dc <vTaskSuspend+0x12c>)
 8004422:	f7ff fa46 	bl	80038b2 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
                {
                    BaseType_t x;

                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	e010      	b.n	800444e <vTaskSuspend+0x9e>
                    {
                        if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	4413      	add	r3, r2
 8004432:	3354      	adds	r3, #84	; 0x54
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	d105      	bne.n	8004448 <vTaskSuspend+0x98>
                        {
                            /* The task was blocked to wait for a notification, but is
                             * now suspended, so no notification was received. */
                            pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	4413      	add	r3, r2
 8004442:	3354      	adds	r3, #84	; 0x54
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	3301      	adds	r3, #1
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b00      	cmp	r3, #0
 8004452:	ddeb      	ble.n	800442c <vTaskSuspend+0x7c>
                        }
                    }
                }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 8004454:	f000 fffc 	bl	8005450 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004458:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <vTaskSuspend+0x130>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d005      	beq.n	800446c <vTaskSuspend+0xbc>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8004460:	f000 ffc6 	bl	80053f0 <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 8004464:	f000 fd92 	bl	8004f8c <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8004468:	f000 fff2 	bl	8005450 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 800446c:	4b18      	ldr	r3, [pc, #96]	; (80044d0 <vTaskSuspend+0x120>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	429a      	cmp	r2, r3
 8004474:	d127      	bne.n	80044c6 <vTaskSuspend+0x116>
        {
            if( xSchedulerRunning != pdFALSE )
 8004476:	4b1a      	ldr	r3, [pc, #104]	; (80044e0 <vTaskSuspend+0x130>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d017      	beq.n	80044ae <vTaskSuspend+0xfe>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
 800447e:	4b19      	ldr	r3, [pc, #100]	; (80044e4 <vTaskSuspend+0x134>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <vTaskSuspend+0xec>
        __asm volatile
 8004486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	60fb      	str	r3, [r7, #12]
    }
 8004498:	bf00      	nop
 800449a:	e7fe      	b.n	800449a <vTaskSuspend+0xea>
                portYIELD_WITHIN_API();
 800449c:	4b12      	ldr	r3, [pc, #72]	; (80044e8 <vTaskSuspend+0x138>)
 800449e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80044ac:	e00b      	b.n	80044c6 <vTaskSuspend+0x116>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80044ae:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <vTaskSuspend+0x12c>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	4b0e      	ldr	r3, [pc, #56]	; (80044ec <vTaskSuspend+0x13c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d103      	bne.n	80044c2 <vTaskSuspend+0x112>
                    pxCurrentTCB = NULL;
 80044ba:	4b05      	ldr	r3, [pc, #20]	; (80044d0 <vTaskSuspend+0x120>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
    }
 80044c0:	e001      	b.n	80044c6 <vTaskSuspend+0x116>
                    vTaskSwitchContext();
 80044c2:	f000 faf7 	bl	8004ab4 <vTaskSwitchContext>
    }
 80044c6:	bf00      	nop
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	200000d0 	.word	0x200000d0
 80044d4:	200000d4 	.word	0x200000d4
 80044d8:	20000188 	.word	0x20000188
 80044dc:	2000016c 	.word	0x2000016c
 80044e0:	2000018c 	.word	0x2000018c
 80044e4:	200001a8 	.word	0x200001a8
 80044e8:	e000ed04 	.word	0xe000ed04
 80044ec:	20000180 	.word	0x20000180

080044f0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	613b      	str	r3, [r7, #16]

        /* Accesses xPendingReadyList so must be called from a critical
         * section. */

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10a      	bne.n	800451c <prvTaskIsTaskSuspended+0x2c>
        __asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	60fb      	str	r3, [r7, #12]
    }
 8004518:	bf00      	nop
 800451a:	e7fe      	b.n	800451a <prvTaskIsTaskSuspended+0x2a>

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	4a09      	ldr	r2, [pc, #36]	; (8004548 <prvTaskIsTaskSuspended+0x58>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d10a      	bne.n	800453c <prvTaskIsTaskSuspended+0x4c>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452a:	4a08      	ldr	r2, [pc, #32]	; (800454c <prvTaskIsTaskSuspended+0x5c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d005      	beq.n	800453c <prvTaskIsTaskSuspended+0x4c>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <prvTaskIsTaskSuspended+0x4c>
                {
                    xReturn = pdTRUE;
 8004538:	2301      	movs	r3, #1
 800453a:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800453c:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800453e:	4618      	mov	r0, r3
 8004540:	371c      	adds	r7, #28
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	2000016c 	.word	0x2000016c
 800454c:	20000140 	.word	0x20000140

08004550 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	617b      	str	r3, [r7, #20]

        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10a      	bne.n	8004578 <vTaskResume+0x28>
        __asm volatile
 8004562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004566:	f383 8811 	msr	BASEPRI, r3
 800456a:	f3bf 8f6f 	isb	sy
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	60fb      	str	r3, [r7, #12]
    }
 8004574:	bf00      	nop
 8004576:	e7fe      	b.n	8004576 <vTaskResume+0x26>

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8004578:	4b2d      	ldr	r3, [pc, #180]	; (8004630 <vTaskResume+0xe0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	429a      	cmp	r2, r3
 8004580:	d052      	beq.n	8004628 <vTaskResume+0xd8>
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d04f      	beq.n	8004628 <vTaskResume+0xd8>
        {
            taskENTER_CRITICAL();
 8004588:	f000 ff32 	bl	80053f0 <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800458c:	6978      	ldr	r0, [r7, #20]
 800458e:	f7ff ffaf 	bl	80044f0 <prvTaskIsTaskSuspended>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d045      	beq.n	8004624 <vTaskResume+0xd4>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	3304      	adds	r3, #4
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff f9e3 	bl	8003968 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	2201      	movs	r2, #1
 80045a8:	409a      	lsls	r2, r3
 80045aa:	4b22      	ldr	r3, [pc, #136]	; (8004634 <vTaskResume+0xe4>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	4a20      	ldr	r2, [pc, #128]	; (8004634 <vTaskResume+0xe4>)
 80045b2:	6013      	str	r3, [r2, #0]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b8:	491f      	ldr	r1, [pc, #124]	; (8004638 <vTaskResume+0xe8>)
 80045ba:	4613      	mov	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	440b      	add	r3, r1
 80045c4:	3304      	adds	r3, #4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	609a      	str	r2, [r3, #8]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	60da      	str	r2, [r3, #12]
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	3204      	adds	r2, #4
 80045e0:	605a      	str	r2, [r3, #4]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	1d1a      	adds	r2, r3, #4
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ee:	4613      	mov	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4413      	add	r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4a10      	ldr	r2, [pc, #64]	; (8004638 <vTaskResume+0xe8>)
 80045f8:	441a      	add	r2, r3
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	615a      	str	r2, [r3, #20]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004602:	490d      	ldr	r1, [pc, #52]	; (8004638 <vTaskResume+0xe8>)
 8004604:	4613      	mov	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4413      	add	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	1c59      	adds	r1, r3, #1
 8004612:	4809      	ldr	r0, [pc, #36]	; (8004638 <vTaskResume+0xe8>)
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4403      	add	r3, r0
 800461e:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <vTaskResume+0xe0>)
 8004622:	681b      	ldr	r3, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8004624:	f000 ff14 	bl	8005450 <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004628:	bf00      	nop
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	200000d0 	.word	0x200000d0
 8004634:	20000188 	.word	0x20000188
 8004638:	200000d4 	.word	0x200000d4

0800463c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004642:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <vTaskStartScheduler+0x7c>)
 8004644:	9301      	str	r3, [sp, #4]
 8004646:	2300      	movs	r3, #0
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	2300      	movs	r3, #0
 800464c:	2282      	movs	r2, #130	; 0x82
 800464e:	491b      	ldr	r1, [pc, #108]	; (80046bc <vTaskStartScheduler+0x80>)
 8004650:	481b      	ldr	r0, [pc, #108]	; (80046c0 <vTaskStartScheduler+0x84>)
 8004652:	f7ff fd3f 	bl	80040d4 <xTaskCreate>
 8004656:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d116      	bne.n	800468c <vTaskStartScheduler+0x50>
        __asm volatile
 800465e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004662:	f383 8811 	msr	BASEPRI, r3
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	f3bf 8f4f 	dsb	sy
 800466e:	60bb      	str	r3, [r7, #8]
    }
 8004670:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004672:	4b14      	ldr	r3, [pc, #80]	; (80046c4 <vTaskStartScheduler+0x88>)
 8004674:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004678:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800467a:	4b13      	ldr	r3, [pc, #76]	; (80046c8 <vTaskStartScheduler+0x8c>)
 800467c:	2201      	movs	r2, #1
 800467e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004680:	4b12      	ldr	r3, [pc, #72]	; (80046cc <vTaskStartScheduler+0x90>)
 8004682:	2200      	movs	r2, #0
 8004684:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8004686:	f000 fe41 	bl	800530c <xPortStartScheduler>
 800468a:	e00e      	b.n	80046aa <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004692:	d10a      	bne.n	80046aa <vTaskStartScheduler+0x6e>
        __asm volatile
 8004694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	607b      	str	r3, [r7, #4]
    }
 80046a6:	bf00      	nop
 80046a8:	e7fe      	b.n	80046a8 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80046aa:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <vTaskStartScheduler+0x94>)
 80046ac:	681b      	ldr	r3, [r3, #0]
}
 80046ae:	bf00      	nop
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	200001a4 	.word	0x200001a4
 80046bc:	08006b8c 	.word	0x08006b8c
 80046c0:	08004e6d 	.word	0x08004e6d
 80046c4:	200001a0 	.word	0x200001a0
 80046c8:	2000018c 	.word	0x2000018c
 80046cc:	20000184 	.word	0x20000184
 80046d0:	20000030 	.word	0x20000030

080046d4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80046d8:	4b04      	ldr	r3, [pc, #16]	; (80046ec <vTaskSuspendAll+0x18>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3301      	adds	r3, #1
 80046de:	4a03      	ldr	r2, [pc, #12]	; (80046ec <vTaskSuspendAll+0x18>)
 80046e0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80046e2:	bf00      	nop
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	200001a8 	.word	0x200001a8

080046f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b088      	sub	sp, #32
 80046f4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80046f6:	2300      	movs	r3, #0
 80046f8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80046fa:	2300      	movs	r3, #0
 80046fc:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80046fe:	4b6b      	ldr	r3, [pc, #428]	; (80048ac <xTaskResumeAll+0x1bc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10a      	bne.n	800471c <xTaskResumeAll+0x2c>
        __asm volatile
 8004706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	607b      	str	r3, [r7, #4]
    }
 8004718:	bf00      	nop
 800471a:	e7fe      	b.n	800471a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800471c:	f000 fe68 	bl	80053f0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004720:	4b62      	ldr	r3, [pc, #392]	; (80048ac <xTaskResumeAll+0x1bc>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	3b01      	subs	r3, #1
 8004726:	4a61      	ldr	r2, [pc, #388]	; (80048ac <xTaskResumeAll+0x1bc>)
 8004728:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800472a:	4b60      	ldr	r3, [pc, #384]	; (80048ac <xTaskResumeAll+0x1bc>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	f040 80b4 	bne.w	800489c <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004734:	4b5e      	ldr	r3, [pc, #376]	; (80048b0 <xTaskResumeAll+0x1c0>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 80af 	beq.w	800489c <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800473e:	e08a      	b.n	8004856 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004740:	4b5c      	ldr	r3, [pc, #368]	; (80048b4 <xTaskResumeAll+0x1c4>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	613b      	str	r3, [r7, #16]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	69fa      	ldr	r2, [r7, #28]
 8004754:	6a12      	ldr	r2, [r2, #32]
 8004756:	609a      	str	r2, [r3, #8]
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	69fa      	ldr	r2, [r7, #28]
 800475e:	69d2      	ldr	r2, [r2, #28]
 8004760:	605a      	str	r2, [r3, #4]
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	3318      	adds	r3, #24
 800476a:	429a      	cmp	r2, r3
 800476c:	d103      	bne.n	8004776 <xTaskResumeAll+0x86>
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	6a1a      	ldr	r2, [r3, #32]
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	605a      	str	r2, [r3, #4]
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	2200      	movs	r2, #0
 800477a:	629a      	str	r2, [r3, #40]	; 0x28
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	1e5a      	subs	r2, r3, #1
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	69fa      	ldr	r2, [r7, #28]
 8004792:	68d2      	ldr	r2, [r2, #12]
 8004794:	609a      	str	r2, [r3, #8]
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	6892      	ldr	r2, [r2, #8]
 800479e:	605a      	str	r2, [r3, #4]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	3304      	adds	r3, #4
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d103      	bne.n	80047b4 <xTaskResumeAll+0xc4>
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	605a      	str	r2, [r3, #4]
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	2200      	movs	r2, #0
 80047b8:	615a      	str	r2, [r3, #20]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	1e5a      	subs	r2, r3, #1
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c8:	2201      	movs	r2, #1
 80047ca:	409a      	lsls	r2, r3
 80047cc:	4b3a      	ldr	r3, [pc, #232]	; (80048b8 <xTaskResumeAll+0x1c8>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	4a39      	ldr	r2, [pc, #228]	; (80048b8 <xTaskResumeAll+0x1c8>)
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047da:	4938      	ldr	r1, [pc, #224]	; (80048bc <xTaskResumeAll+0x1cc>)
 80047dc:	4613      	mov	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	3304      	adds	r3, #4
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60bb      	str	r3, [r7, #8]
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	609a      	str	r2, [r3, #8]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	69fa      	ldr	r2, [r7, #28]
 8004800:	3204      	adds	r2, #4
 8004802:	605a      	str	r2, [r3, #4]
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	1d1a      	adds	r2, r3, #4
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	609a      	str	r2, [r3, #8]
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004810:	4613      	mov	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4a28      	ldr	r2, [pc, #160]	; (80048bc <xTaskResumeAll+0x1cc>)
 800481a:	441a      	add	r2, r3
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	615a      	str	r2, [r3, #20]
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004824:	4925      	ldr	r1, [pc, #148]	; (80048bc <xTaskResumeAll+0x1cc>)
 8004826:	4613      	mov	r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	4413      	add	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	440b      	add	r3, r1
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	1c59      	adds	r1, r3, #1
 8004834:	4821      	ldr	r0, [pc, #132]	; (80048bc <xTaskResumeAll+0x1cc>)
 8004836:	4613      	mov	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	4413      	add	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	4403      	add	r3, r0
 8004840:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004846:	4b1e      	ldr	r3, [pc, #120]	; (80048c0 <xTaskResumeAll+0x1d0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	429a      	cmp	r2, r3
 800484e:	d302      	bcc.n	8004856 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8004850:	4b1c      	ldr	r3, [pc, #112]	; (80048c4 <xTaskResumeAll+0x1d4>)
 8004852:	2201      	movs	r2, #1
 8004854:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004856:	4b17      	ldr	r3, [pc, #92]	; (80048b4 <xTaskResumeAll+0x1c4>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	f47f af70 	bne.w	8004740 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004866:	f000 fb91 	bl	8004f8c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <xTaskResumeAll+0x1d8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004876:	f000 f829 	bl	80048cc <xTaskIncrementTick>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d002      	beq.n	8004886 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8004880:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <xTaskResumeAll+0x1d4>)
 8004882:	2201      	movs	r2, #1
 8004884:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	3b01      	subs	r3, #1
 800488a:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f1      	bne.n	8004876 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8004892:	4b0d      	ldr	r3, [pc, #52]	; (80048c8 <xTaskResumeAll+0x1d8>)
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004898:	4b0a      	ldr	r3, [pc, #40]	; (80048c4 <xTaskResumeAll+0x1d4>)
 800489a:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800489c:	f000 fdd8 	bl	8005450 <vPortExitCritical>

    return xAlreadyYielded;
 80048a0:	697b      	ldr	r3, [r7, #20]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3720      	adds	r7, #32
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	200001a8 	.word	0x200001a8
 80048b0:	20000180 	.word	0x20000180
 80048b4:	20000140 	.word	0x20000140
 80048b8:	20000188 	.word	0x20000188
 80048bc:	200000d4 	.word	0x200000d4
 80048c0:	200000d0 	.word	0x200000d0
 80048c4:	20000194 	.word	0x20000194
 80048c8:	20000190 	.word	0x20000190

080048cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	; 0x28
 80048d0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80048d2:	2300      	movs	r3, #0
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048d6:	4b6e      	ldr	r3, [pc, #440]	; (8004a90 <xTaskIncrementTick+0x1c4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f040 80cd 	bne.w	8004a7a <xTaskIncrementTick+0x1ae>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80048e0:	4b6c      	ldr	r3, [pc, #432]	; (8004a94 <xTaskIncrementTick+0x1c8>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	3301      	adds	r3, #1
 80048e6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80048e8:	4a6a      	ldr	r2, [pc, #424]	; (8004a94 <xTaskIncrementTick+0x1c8>)
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80048ee:	6a3b      	ldr	r3, [r7, #32]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d120      	bne.n	8004936 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80048f4:	4b68      	ldr	r3, [pc, #416]	; (8004a98 <xTaskIncrementTick+0x1cc>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00a      	beq.n	8004914 <xTaskIncrementTick+0x48>
        __asm volatile
 80048fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	607b      	str	r3, [r7, #4]
    }
 8004910:	bf00      	nop
 8004912:	e7fe      	b.n	8004912 <xTaskIncrementTick+0x46>
 8004914:	4b60      	ldr	r3, [pc, #384]	; (8004a98 <xTaskIncrementTick+0x1cc>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	61fb      	str	r3, [r7, #28]
 800491a:	4b60      	ldr	r3, [pc, #384]	; (8004a9c <xTaskIncrementTick+0x1d0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a5e      	ldr	r2, [pc, #376]	; (8004a98 <xTaskIncrementTick+0x1cc>)
 8004920:	6013      	str	r3, [r2, #0]
 8004922:	4a5e      	ldr	r2, [pc, #376]	; (8004a9c <xTaskIncrementTick+0x1d0>)
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	6013      	str	r3, [r2, #0]
 8004928:	4b5d      	ldr	r3, [pc, #372]	; (8004aa0 <xTaskIncrementTick+0x1d4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	3301      	adds	r3, #1
 800492e:	4a5c      	ldr	r2, [pc, #368]	; (8004aa0 <xTaskIncrementTick+0x1d4>)
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	f000 fb2b 	bl	8004f8c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004936:	4b5b      	ldr	r3, [pc, #364]	; (8004aa4 <xTaskIncrementTick+0x1d8>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6a3a      	ldr	r2, [r7, #32]
 800493c:	429a      	cmp	r2, r3
 800493e:	f0c0 80a1 	bcc.w	8004a84 <xTaskIncrementTick+0x1b8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004942:	4b55      	ldr	r3, [pc, #340]	; (8004a98 <xTaskIncrementTick+0x1cc>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d104      	bne.n	8004956 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800494c:	4b55      	ldr	r3, [pc, #340]	; (8004aa4 <xTaskIncrementTick+0x1d8>)
 800494e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004952:	601a      	str	r2, [r3, #0]
                    break;
 8004954:	e096      	b.n	8004a84 <xTaskIncrementTick+0x1b8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004956:	4b50      	ldr	r3, [pc, #320]	; (8004a98 <xTaskIncrementTick+0x1cc>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004966:	6a3a      	ldr	r2, [r7, #32]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	429a      	cmp	r2, r3
 800496c:	d203      	bcs.n	8004976 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800496e:	4a4d      	ldr	r2, [pc, #308]	; (8004aa4 <xTaskIncrementTick+0x1d8>)
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004974:	e086      	b.n	8004a84 <xTaskIncrementTick+0x1b8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	68d2      	ldr	r2, [r2, #12]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	6892      	ldr	r2, [r2, #8]
 800498e:	605a      	str	r2, [r3, #4]
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	3304      	adds	r3, #4
 8004998:	429a      	cmp	r2, r3
 800499a:	d103      	bne.n	80049a4 <xTaskIncrementTick+0xd8>
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	68da      	ldr	r2, [r3, #12]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	605a      	str	r2, [r3, #4]
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2200      	movs	r2, #0
 80049a8:	615a      	str	r2, [r3, #20]
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	1e5a      	subs	r2, r3, #1
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d01e      	beq.n	80049fa <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	6a12      	ldr	r2, [r2, #32]
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	69d2      	ldr	r2, [r2, #28]
 80049d4:	605a      	str	r2, [r3, #4]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	3318      	adds	r3, #24
 80049de:	429a      	cmp	r2, r3
 80049e0:	d103      	bne.n	80049ea <xTaskIncrementTick+0x11e>
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	6a1a      	ldr	r2, [r3, #32]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2200      	movs	r2, #0
 80049ee:	629a      	str	r2, [r3, #40]	; 0x28
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	1e5a      	subs	r2, r3, #1
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	2201      	movs	r2, #1
 8004a00:	409a      	lsls	r2, r3
 8004a02:	4b29      	ldr	r3, [pc, #164]	; (8004aa8 <xTaskIncrementTick+0x1dc>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	4a27      	ldr	r2, [pc, #156]	; (8004aa8 <xTaskIncrementTick+0x1dc>)
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a10:	4926      	ldr	r1, [pc, #152]	; (8004aac <xTaskIncrementTick+0x1e0>)
 8004a12:	4613      	mov	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60bb      	str	r3, [r7, #8]
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	609a      	str	r2, [r3, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	60da      	str	r2, [r3, #12]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	3204      	adds	r2, #4
 8004a38:	605a      	str	r2, [r3, #4]
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	1d1a      	adds	r2, r3, #4
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	609a      	str	r2, [r3, #8]
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4a17      	ldr	r2, [pc, #92]	; (8004aac <xTaskIncrementTick+0x1e0>)
 8004a50:	441a      	add	r2, r3
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	615a      	str	r2, [r3, #20]
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a5a:	4914      	ldr	r1, [pc, #80]	; (8004aac <xTaskIncrementTick+0x1e0>)
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	440b      	add	r3, r1
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1c59      	adds	r1, r3, #1
 8004a6a:	4810      	ldr	r0, [pc, #64]	; (8004aac <xTaskIncrementTick+0x1e0>)
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4403      	add	r3, r0
 8004a76:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a78:	e763      	b.n	8004942 <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	; (8004ab0 <xTaskIncrementTick+0x1e4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	4a0b      	ldr	r2, [pc, #44]	; (8004ab0 <xTaskIncrementTick+0x1e4>)
 8004a82:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3728      	adds	r7, #40	; 0x28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	200001a8 	.word	0x200001a8
 8004a94:	20000184 	.word	0x20000184
 8004a98:	20000138 	.word	0x20000138
 8004a9c:	2000013c 	.word	0x2000013c
 8004aa0:	20000198 	.word	0x20000198
 8004aa4:	200001a0 	.word	0x200001a0
 8004aa8:	20000188 	.word	0x20000188
 8004aac:	200000d4 	.word	0x200000d4
 8004ab0:	20000190 	.word	0x20000190

08004ab4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004aba:	4b26      	ldr	r3, [pc, #152]	; (8004b54 <vTaskSwitchContext+0xa0>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004ac2:	4b25      	ldr	r3, [pc, #148]	; (8004b58 <vTaskSwitchContext+0xa4>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004ac8:	e03f      	b.n	8004b4a <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8004aca:	4b23      	ldr	r3, [pc, #140]	; (8004b58 <vTaskSwitchContext+0xa4>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ad0:	4b22      	ldr	r3, [pc, #136]	; (8004b5c <vTaskSwitchContext+0xa8>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	fab3 f383 	clz	r3, r3
 8004adc:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004ade:	7afb      	ldrb	r3, [r7, #11]
 8004ae0:	f1c3 031f 	rsb	r3, r3, #31
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	491e      	ldr	r1, [pc, #120]	; (8004b60 <vTaskSwitchContext+0xac>)
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	4613      	mov	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	4413      	add	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	440b      	add	r3, r1
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10a      	bne.n	8004b10 <vTaskSwitchContext+0x5c>
        __asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	607b      	str	r3, [r7, #4]
    }
 8004b0c:	bf00      	nop
 8004b0e:	e7fe      	b.n	8004b0e <vTaskSwitchContext+0x5a>
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	4613      	mov	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4413      	add	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4a11      	ldr	r2, [pc, #68]	; (8004b60 <vTaskSwitchContext+0xac>)
 8004b1c:	4413      	add	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	605a      	str	r2, [r3, #4]
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	3308      	adds	r3, #8
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d104      	bne.n	8004b40 <vTaskSwitchContext+0x8c>
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	605a      	str	r2, [r3, #4]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	4a07      	ldr	r2, [pc, #28]	; (8004b64 <vTaskSwitchContext+0xb0>)
 8004b48:	6013      	str	r3, [r2, #0]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr
 8004b54:	200001a8 	.word	0x200001a8
 8004b58:	20000194 	.word	0x20000194
 8004b5c:	20000188 	.word	0x20000188
 8004b60:	200000d4 	.word	0x200000d4
 8004b64:	200000d0 	.word	0x200000d0

08004b68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10a      	bne.n	8004b8e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8004b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7c:	f383 8811 	msr	BASEPRI, r3
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	60fb      	str	r3, [r7, #12]
    }
 8004b8a:	bf00      	nop
 8004b8c:	e7fe      	b.n	8004b8c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004b8e:	4b07      	ldr	r3, [pc, #28]	; (8004bac <vTaskPlaceOnEventList+0x44>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3318      	adds	r3, #24
 8004b94:	4619      	mov	r1, r3
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fe feae 	bl	80038f8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004b9c:	2101      	movs	r1, #1
 8004b9e:	6838      	ldr	r0, [r7, #0]
 8004ba0:	f000 fab2 	bl	8005108 <prvAddCurrentTaskToDelayedList>
}
 8004ba4:	bf00      	nop
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	200000d0 	.word	0x200000d0

08004bb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b08b      	sub	sp, #44	; 0x2c
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bca:	f383 8811 	msr	BASEPRI, r3
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	60fb      	str	r3, [r7, #12]
    }
 8004bd8:	bf00      	nop
 8004bda:	e7fe      	b.n	8004bda <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be0:	61fb      	str	r3, [r7, #28]
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	6a3a      	ldr	r2, [r7, #32]
 8004be8:	6a12      	ldr	r2, [r2, #32]
 8004bea:	609a      	str	r2, [r3, #8]
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	6a3a      	ldr	r2, [r7, #32]
 8004bf2:	69d2      	ldr	r2, [r2, #28]
 8004bf4:	605a      	str	r2, [r3, #4]
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	3318      	adds	r3, #24
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d103      	bne.n	8004c0a <xTaskRemoveFromEventList+0x5a>
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	6a1a      	ldr	r2, [r3, #32]
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	605a      	str	r2, [r3, #4]
 8004c0a:	6a3b      	ldr	r3, [r7, #32]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	629a      	str	r2, [r3, #40]	; 0x28
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	1e5a      	subs	r2, r3, #1
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c1a:	4b4a      	ldr	r3, [pc, #296]	; (8004d44 <xTaskRemoveFromEventList+0x194>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d15e      	bne.n	8004ce0 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	6a3a      	ldr	r2, [r7, #32]
 8004c2e:	68d2      	ldr	r2, [r2, #12]
 8004c30:	609a      	str	r2, [r3, #8]
 8004c32:	6a3b      	ldr	r3, [r7, #32]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	6a3a      	ldr	r2, [r7, #32]
 8004c38:	6892      	ldr	r2, [r2, #8]
 8004c3a:	605a      	str	r2, [r3, #4]
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	6a3b      	ldr	r3, [r7, #32]
 8004c42:	3304      	adds	r3, #4
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d103      	bne.n	8004c50 <xTaskRemoveFromEventList+0xa0>
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	605a      	str	r2, [r3, #4]
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	2200      	movs	r2, #0
 8004c54:	615a      	str	r2, [r3, #20]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	1e5a      	subs	r2, r3, #1
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	2201      	movs	r2, #1
 8004c66:	409a      	lsls	r2, r3
 8004c68:	4b37      	ldr	r3, [pc, #220]	; (8004d48 <xTaskRemoveFromEventList+0x198>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	4a36      	ldr	r2, [pc, #216]	; (8004d48 <xTaskRemoveFromEventList+0x198>)
 8004c70:	6013      	str	r3, [r2, #0]
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c76:	4935      	ldr	r1, [pc, #212]	; (8004d4c <xTaskRemoveFromEventList+0x19c>)
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	440b      	add	r3, r1
 8004c82:	3304      	adds	r3, #4
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	613b      	str	r3, [r7, #16]
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	609a      	str	r2, [r3, #8]
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	6a3a      	ldr	r2, [r7, #32]
 8004c9c:	3204      	adds	r2, #4
 8004c9e:	605a      	str	r2, [r3, #4]
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	1d1a      	adds	r2, r3, #4
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	609a      	str	r2, [r3, #8]
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cac:	4613      	mov	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	4a25      	ldr	r2, [pc, #148]	; (8004d4c <xTaskRemoveFromEventList+0x19c>)
 8004cb6:	441a      	add	r2, r3
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
 8004cba:	615a      	str	r2, [r3, #20]
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cc0:	4922      	ldr	r1, [pc, #136]	; (8004d4c <xTaskRemoveFromEventList+0x19c>)
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	4413      	add	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	1c59      	adds	r1, r3, #1
 8004cd0:	481e      	ldr	r0, [pc, #120]	; (8004d4c <xTaskRemoveFromEventList+0x19c>)
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4403      	add	r3, r0
 8004cdc:	6019      	str	r1, [r3, #0]
 8004cde:	e01b      	b.n	8004d18 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ce0:	4b1b      	ldr	r3, [pc, #108]	; (8004d50 <xTaskRemoveFromEventList+0x1a0>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	61da      	str	r2, [r3, #28]
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	6a3b      	ldr	r3, [r7, #32]
 8004cf2:	621a      	str	r2, [r3, #32]
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	6a3a      	ldr	r2, [r7, #32]
 8004cfa:	3218      	adds	r2, #24
 8004cfc:	605a      	str	r2, [r3, #4]
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	f103 0218 	add.w	r2, r3, #24
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	609a      	str	r2, [r3, #8]
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	4a11      	ldr	r2, [pc, #68]	; (8004d50 <xTaskRemoveFromEventList+0x1a0>)
 8004d0c:	629a      	str	r2, [r3, #40]	; 0x28
 8004d0e:	4b10      	ldr	r3, [pc, #64]	; (8004d50 <xTaskRemoveFromEventList+0x1a0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3301      	adds	r3, #1
 8004d14:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <xTaskRemoveFromEventList+0x1a0>)
 8004d16:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d18:	6a3b      	ldr	r3, [r7, #32]
 8004d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d1c:	4b0d      	ldr	r3, [pc, #52]	; (8004d54 <xTaskRemoveFromEventList+0x1a4>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d905      	bls.n	8004d32 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004d26:	2301      	movs	r3, #1
 8004d28:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004d2a:	4b0b      	ldr	r3, [pc, #44]	; (8004d58 <xTaskRemoveFromEventList+0x1a8>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	e001      	b.n	8004d36 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8004d32:	2300      	movs	r3, #0
 8004d34:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8004d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	372c      	adds	r7, #44	; 0x2c
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	200001a8 	.word	0x200001a8
 8004d48:	20000188 	.word	0x20000188
 8004d4c:	200000d4 	.word	0x200000d4
 8004d50:	20000140 	.word	0x20000140
 8004d54:	200000d0 	.word	0x200000d0
 8004d58:	20000194 	.word	0x20000194

08004d5c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d64:	4b06      	ldr	r3, [pc, #24]	; (8004d80 <vTaskInternalSetTimeOutState+0x24>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004d6c:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <vTaskInternalSetTimeOutState+0x28>)
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	605a      	str	r2, [r3, #4]
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	20000198 	.word	0x20000198
 8004d84:	20000184 	.word	0x20000184

08004d88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b088      	sub	sp, #32
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10a      	bne.n	8004dae <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8004d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	613b      	str	r3, [r7, #16]
    }
 8004daa:	bf00      	nop
 8004dac:	e7fe      	b.n	8004dac <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10a      	bne.n	8004dca <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	60fb      	str	r3, [r7, #12]
    }
 8004dc6:	bf00      	nop
 8004dc8:	e7fe      	b.n	8004dc8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8004dca:	f000 fb11 	bl	80053f0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004dce:	4b1f      	ldr	r3, [pc, #124]	; (8004e4c <xTaskCheckForTimeOut+0xc4>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004de6:	d102      	bne.n	8004dee <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004de8:	2300      	movs	r3, #0
 8004dea:	61fb      	str	r3, [r7, #28]
 8004dec:	e026      	b.n	8004e3c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	4b17      	ldr	r3, [pc, #92]	; (8004e50 <xTaskCheckForTimeOut+0xc8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d00a      	beq.n	8004e10 <xTaskCheckForTimeOut+0x88>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d305      	bcc.n	8004e10 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004e04:	2301      	movs	r3, #1
 8004e06:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	e015      	b.n	8004e3c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d20b      	bcs.n	8004e32 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	1ad2      	subs	r2, r2, r3
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7ff ff98 	bl	8004d5c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	61fb      	str	r3, [r7, #28]
 8004e30:	e004      	b.n	8004e3c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004e3c:	f000 fb08 	bl	8005450 <vPortExitCritical>

    return xReturn;
 8004e40:	69fb      	ldr	r3, [r7, #28]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3720      	adds	r7, #32
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000184 	.word	0x20000184
 8004e50:	20000198 	.word	0x20000198

08004e54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004e58:	4b03      	ldr	r3, [pc, #12]	; (8004e68 <vTaskMissedYield+0x14>)
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
}
 8004e5e:	bf00      	nop
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	20000194 	.word	0x20000194

08004e6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004e74:	f000 f84c 	bl	8004f10 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8004e78:	4b04      	ldr	r3, [pc, #16]	; (8004e8c <prvIdleTask+0x20>)
 8004e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e7e:	601a      	str	r2, [r3, #0]
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004e88:	e7f4      	b.n	8004e74 <prvIdleTask+0x8>
 8004e8a:	bf00      	nop
 8004e8c:	e000ed04 	.word	0xe000ed04

08004e90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e96:	2300      	movs	r3, #0
 8004e98:	607b      	str	r3, [r7, #4]
 8004e9a:	e00c      	b.n	8004eb6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4a12      	ldr	r2, [pc, #72]	; (8004ef0 <prvInitialiseTaskLists+0x60>)
 8004ea8:	4413      	add	r3, r2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe fcd6 	bl	800385c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	607b      	str	r3, [r7, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d9ef      	bls.n	8004e9c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004ebc:	480d      	ldr	r0, [pc, #52]	; (8004ef4 <prvInitialiseTaskLists+0x64>)
 8004ebe:	f7fe fccd 	bl	800385c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004ec2:	480d      	ldr	r0, [pc, #52]	; (8004ef8 <prvInitialiseTaskLists+0x68>)
 8004ec4:	f7fe fcca 	bl	800385c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004ec8:	480c      	ldr	r0, [pc, #48]	; (8004efc <prvInitialiseTaskLists+0x6c>)
 8004eca:	f7fe fcc7 	bl	800385c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004ece:	480c      	ldr	r0, [pc, #48]	; (8004f00 <prvInitialiseTaskLists+0x70>)
 8004ed0:	f7fe fcc4 	bl	800385c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004ed4:	480b      	ldr	r0, [pc, #44]	; (8004f04 <prvInitialiseTaskLists+0x74>)
 8004ed6:	f7fe fcc1 	bl	800385c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004eda:	4b0b      	ldr	r3, [pc, #44]	; (8004f08 <prvInitialiseTaskLists+0x78>)
 8004edc:	4a05      	ldr	r2, [pc, #20]	; (8004ef4 <prvInitialiseTaskLists+0x64>)
 8004ede:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ee0:	4b0a      	ldr	r3, [pc, #40]	; (8004f0c <prvInitialiseTaskLists+0x7c>)
 8004ee2:	4a05      	ldr	r2, [pc, #20]	; (8004ef8 <prvInitialiseTaskLists+0x68>)
 8004ee4:	601a      	str	r2, [r3, #0]
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	200000d4 	.word	0x200000d4
 8004ef4:	20000110 	.word	0x20000110
 8004ef8:	20000124 	.word	0x20000124
 8004efc:	20000140 	.word	0x20000140
 8004f00:	20000154 	.word	0x20000154
 8004f04:	2000016c 	.word	0x2000016c
 8004f08:	20000138 	.word	0x20000138
 8004f0c:	2000013c 	.word	0x2000013c

08004f10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f16:	e019      	b.n	8004f4c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004f18:	f000 fa6a 	bl	80053f0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f1c:	4b10      	ldr	r3, [pc, #64]	; (8004f60 <prvCheckTasksWaitingTermination+0x50>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3304      	adds	r3, #4
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7fe fd1d 	bl	8003968 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	; (8004f64 <prvCheckTasksWaitingTermination+0x54>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <prvCheckTasksWaitingTermination+0x54>)
 8004f36:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004f38:	4b0b      	ldr	r3, [pc, #44]	; (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	4a0a      	ldr	r2, [pc, #40]	; (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f40:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8004f42:	f000 fa85 	bl	8005450 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f810 	bl	8004f6c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f4c:	4b06      	ldr	r3, [pc, #24]	; (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1e1      	bne.n	8004f18 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20000154 	.word	0x20000154
 8004f64:	20000180 	.word	0x20000180
 8004f68:	20000168 	.word	0x20000168

08004f6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 fbd9 	bl	8005730 <vPortFree>
                vPortFree( pxTCB );
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fbd6 	bl	8005730 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004f84:	bf00      	nop
 8004f86:	3708      	adds	r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f90:	4b09      	ldr	r3, [pc, #36]	; (8004fb8 <prvResetNextTaskUnblockTime+0x2c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d104      	bne.n	8004fa4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004f9a:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <prvResetNextTaskUnblockTime+0x30>)
 8004f9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fa0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004fa2:	e005      	b.n	8004fb0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004fa4:	4b04      	ldr	r3, [pc, #16]	; (8004fb8 <prvResetNextTaskUnblockTime+0x2c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a03      	ldr	r2, [pc, #12]	; (8004fbc <prvResetNextTaskUnblockTime+0x30>)
 8004fae:	6013      	str	r3, [r2, #0]
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	20000138 	.word	0x20000138
 8004fbc:	200001a0 	.word	0x200001a0

08004fc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b088      	sub	sp, #32
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 808c 	beq.w	80050f0 <xTaskPriorityDisinherit+0x130>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004fd8:	4b48      	ldr	r3, [pc, #288]	; (80050fc <xTaskPriorityDisinherit+0x13c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d00a      	beq.n	8004ff8 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8004fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe6:	f383 8811 	msr	BASEPRI, r3
 8004fea:	f3bf 8f6f 	isb	sy
 8004fee:	f3bf 8f4f 	dsb	sy
 8004ff2:	613b      	str	r3, [r7, #16]
    }
 8004ff4:	bf00      	nop
 8004ff6:	e7fe      	b.n	8004ff6 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d10a      	bne.n	8005016 <xTaskPriorityDisinherit+0x56>
        __asm volatile
 8005000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	60fb      	str	r3, [r7, #12]
    }
 8005012:	bf00      	nop
 8005014:	e7fe      	b.n	8005014 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800501a:	1e5a      	subs	r2, r3, #1
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005028:	429a      	cmp	r2, r3
 800502a:	d061      	beq.n	80050f0 <xTaskPriorityDisinherit+0x130>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005030:	2b00      	cmp	r3, #0
 8005032:	d15d      	bne.n	80050f0 <xTaskPriorityDisinherit+0x130>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	3304      	adds	r3, #4
 8005038:	4618      	mov	r0, r3
 800503a:	f7fe fc95 	bl	8003968 <uxListRemove>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005048:	2201      	movs	r2, #1
 800504a:	fa02 f303 	lsl.w	r3, r2, r3
 800504e:	43da      	mvns	r2, r3
 8005050:	4b2b      	ldr	r3, [pc, #172]	; (8005100 <xTaskPriorityDisinherit+0x140>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4013      	ands	r3, r2
 8005056:	4a2a      	ldr	r2, [pc, #168]	; (8005100 <xTaskPriorityDisinherit+0x140>)
 8005058:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005066:	f1c3 0203 	rsb	r2, r3, #3
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005072:	2201      	movs	r2, #1
 8005074:	409a      	lsls	r2, r3
 8005076:	4b22      	ldr	r3, [pc, #136]	; (8005100 <xTaskPriorityDisinherit+0x140>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4313      	orrs	r3, r2
 800507c:	4a20      	ldr	r2, [pc, #128]	; (8005100 <xTaskPriorityDisinherit+0x140>)
 800507e:	6013      	str	r3, [r2, #0]
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005084:	491f      	ldr	r1, [pc, #124]	; (8005104 <xTaskPriorityDisinherit+0x144>)
 8005086:	4613      	mov	r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	440b      	add	r3, r1
 8005090:	3304      	adds	r3, #4
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	617b      	str	r3, [r7, #20]
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	609a      	str	r2, [r3, #8]
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	60da      	str	r2, [r3, #12]
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	69ba      	ldr	r2, [r7, #24]
 80050aa:	3204      	adds	r2, #4
 80050ac:	605a      	str	r2, [r3, #4]
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	1d1a      	adds	r2, r3, #4
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	609a      	str	r2, [r3, #8]
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ba:	4613      	mov	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4a10      	ldr	r2, [pc, #64]	; (8005104 <xTaskPriorityDisinherit+0x144>)
 80050c4:	441a      	add	r2, r3
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	615a      	str	r2, [r3, #20]
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ce:	490d      	ldr	r1, [pc, #52]	; (8005104 <xTaskPriorityDisinherit+0x144>)
 80050d0:	4613      	mov	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	440b      	add	r3, r1
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	1c59      	adds	r1, r3, #1
 80050de:	4809      	ldr	r0, [pc, #36]	; (8005104 <xTaskPriorityDisinherit+0x144>)
 80050e0:	4613      	mov	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4403      	add	r3, r0
 80050ea:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80050ec:	2301      	movs	r3, #1
 80050ee:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80050f0:	69fb      	ldr	r3, [r7, #28]
    }
 80050f2:	4618      	mov	r0, r3
 80050f4:	3720      	adds	r7, #32
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	200000d0 	.word	0x200000d0
 8005100:	20000188 	.word	0x20000188
 8005104:	200000d4 	.word	0x200000d4

08005108 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005112:	4b36      	ldr	r3, [pc, #216]	; (80051ec <prvAddCurrentTaskToDelayedList+0xe4>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005118:	4b35      	ldr	r3, [pc, #212]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3304      	adds	r3, #4
 800511e:	4618      	mov	r0, r3
 8005120:	f7fe fc22 	bl	8003968 <uxListRemove>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10b      	bne.n	8005142 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800512a:	4b31      	ldr	r3, [pc, #196]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005130:	2201      	movs	r2, #1
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	43da      	mvns	r2, r3
 8005138:	4b2e      	ldr	r3, [pc, #184]	; (80051f4 <prvAddCurrentTaskToDelayedList+0xec>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4013      	ands	r3, r2
 800513e:	4a2d      	ldr	r2, [pc, #180]	; (80051f4 <prvAddCurrentTaskToDelayedList+0xec>)
 8005140:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005148:	d124      	bne.n	8005194 <prvAddCurrentTaskToDelayedList+0x8c>
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d021      	beq.n	8005194 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005150:	4b29      	ldr	r3, [pc, #164]	; (80051f8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	613b      	str	r3, [r7, #16]
 8005156:	4b26      	ldr	r3, [pc, #152]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	609a      	str	r2, [r3, #8]
 800515e:	4b24      	ldr	r3, [pc, #144]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	6892      	ldr	r2, [r2, #8]
 8005166:	60da      	str	r2, [r3, #12]
 8005168:	4b21      	ldr	r3, [pc, #132]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	3204      	adds	r2, #4
 8005172:	605a      	str	r2, [r3, #4]
 8005174:	4b1e      	ldr	r3, [pc, #120]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	1d1a      	adds	r2, r3, #4
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	609a      	str	r2, [r3, #8]
 800517e:	4b1c      	ldr	r3, [pc, #112]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a1d      	ldr	r2, [pc, #116]	; (80051f8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005184:	615a      	str	r2, [r3, #20]
 8005186:	4b1c      	ldr	r3, [pc, #112]	; (80051f8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3301      	adds	r3, #1
 800518c:	4a1a      	ldr	r2, [pc, #104]	; (80051f8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005192:	e026      	b.n	80051e2 <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4413      	add	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800519c:	4b14      	ldr	r3, [pc, #80]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d209      	bcs.n	80051c0 <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051ac:	4b13      	ldr	r3, [pc, #76]	; (80051fc <prvAddCurrentTaskToDelayedList+0xf4>)
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	4b0f      	ldr	r3, [pc, #60]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3304      	adds	r3, #4
 80051b6:	4619      	mov	r1, r3
 80051b8:	4610      	mov	r0, r2
 80051ba:	f7fe fb9d 	bl	80038f8 <vListInsert>
}
 80051be:	e010      	b.n	80051e2 <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051c0:	4b0f      	ldr	r3, [pc, #60]	; (8005200 <prvAddCurrentTaskToDelayedList+0xf8>)
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3304      	adds	r3, #4
 80051ca:	4619      	mov	r1, r3
 80051cc:	4610      	mov	r0, r2
 80051ce:	f7fe fb93 	bl	80038f8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80051d2:	4b0c      	ldr	r3, [pc, #48]	; (8005204 <prvAddCurrentTaskToDelayedList+0xfc>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d202      	bcs.n	80051e2 <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 80051dc:	4a09      	ldr	r2, [pc, #36]	; (8005204 <prvAddCurrentTaskToDelayedList+0xfc>)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6013      	str	r3, [r2, #0]
}
 80051e2:	bf00      	nop
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000184 	.word	0x20000184
 80051f0:	200000d0 	.word	0x200000d0
 80051f4:	20000188 	.word	0x20000188
 80051f8:	2000016c 	.word	0x2000016c
 80051fc:	2000013c 	.word	0x2000013c
 8005200:	20000138 	.word	0x20000138
 8005204:	200001a0 	.word	0x200001a0

08005208 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	3b04      	subs	r3, #4
 8005218:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005220:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3b04      	subs	r3, #4
 8005226:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f023 0201 	bic.w	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	3b04      	subs	r3, #4
 8005236:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005238:	4a08      	ldr	r2, [pc, #32]	; (800525c <pxPortInitialiseStack+0x54>)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3b14      	subs	r3, #20
 8005242:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	3b20      	subs	r3, #32
 800524e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005250:	68fb      	ldr	r3, [r7, #12]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	bc80      	pop	{r7}
 800525a:	4770      	bx	lr
 800525c:	08005261 	.word	0x08005261

08005260 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8005266:	2300      	movs	r3, #0
 8005268:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800526a:	4b12      	ldr	r3, [pc, #72]	; (80052b4 <prvTaskExitError+0x54>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005272:	d00a      	beq.n	800528a <prvTaskExitError+0x2a>
        __asm volatile
 8005274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005278:	f383 8811 	msr	BASEPRI, r3
 800527c:	f3bf 8f6f 	isb	sy
 8005280:	f3bf 8f4f 	dsb	sy
 8005284:	60fb      	str	r3, [r7, #12]
    }
 8005286:	bf00      	nop
 8005288:	e7fe      	b.n	8005288 <prvTaskExitError+0x28>
        __asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	60bb      	str	r3, [r7, #8]
    }
 800529c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800529e:	bf00      	nop
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0fc      	beq.n	80052a0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20000034 	.word	0x20000034
	...

080052c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80052c0:	4b07      	ldr	r3, [pc, #28]	; (80052e0 <pxCurrentTCBConst2>)
 80052c2:	6819      	ldr	r1, [r3, #0]
 80052c4:	6808      	ldr	r0, [r1, #0]
 80052c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80052ca:	f380 8809 	msr	PSP, r0
 80052ce:	f3bf 8f6f 	isb	sy
 80052d2:	f04f 0000 	mov.w	r0, #0
 80052d6:	f380 8811 	msr	BASEPRI, r0
 80052da:	f04e 0e0d 	orr.w	lr, lr, #13
 80052de:	4770      	bx	lr

080052e0 <pxCurrentTCBConst2>:
 80052e0:	200000d0 	.word	0x200000d0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop

080052e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80052e8:	4806      	ldr	r0, [pc, #24]	; (8005304 <prvPortStartFirstTask+0x1c>)
 80052ea:	6800      	ldr	r0, [r0, #0]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	f380 8808 	msr	MSP, r0
 80052f2:	b662      	cpsie	i
 80052f4:	b661      	cpsie	f
 80052f6:	f3bf 8f4f 	dsb	sy
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	df00      	svc	0
 8005300:	bf00      	nop
 8005302:	0000      	.short	0x0000
 8005304:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop

0800530c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005312:	4b32      	ldr	r3, [pc, #200]	; (80053dc <xPortStartScheduler+0xd0>)
 8005314:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	22ff      	movs	r2, #255	; 0xff
 8005322:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	b2db      	uxtb	r3, r3
 800532a:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800532c:	78fb      	ldrb	r3, [r7, #3]
 800532e:	b2db      	uxtb	r3, r3
 8005330:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005334:	b2da      	uxtb	r2, r3
 8005336:	4b2a      	ldr	r3, [pc, #168]	; (80053e0 <xPortStartScheduler+0xd4>)
 8005338:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800533a:	4b2a      	ldr	r3, [pc, #168]	; (80053e4 <xPortStartScheduler+0xd8>)
 800533c:	2207      	movs	r2, #7
 800533e:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005340:	e009      	b.n	8005356 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8005342:	4b28      	ldr	r3, [pc, #160]	; (80053e4 <xPortStartScheduler+0xd8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3b01      	subs	r3, #1
 8005348:	4a26      	ldr	r2, [pc, #152]	; (80053e4 <xPortStartScheduler+0xd8>)
 800534a:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	b2db      	uxtb	r3, r3
 8005354:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005356:	78fb      	ldrb	r3, [r7, #3]
 8005358:	b2db      	uxtb	r3, r3
 800535a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535e:	2b80      	cmp	r3, #128	; 0x80
 8005360:	d0ef      	beq.n	8005342 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005362:	4b20      	ldr	r3, [pc, #128]	; (80053e4 <xPortStartScheduler+0xd8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f1c3 0307 	rsb	r3, r3, #7
 800536a:	2b04      	cmp	r3, #4
 800536c:	d00a      	beq.n	8005384 <xPortStartScheduler+0x78>
        __asm volatile
 800536e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	60bb      	str	r3, [r7, #8]
    }
 8005380:	bf00      	nop
 8005382:	e7fe      	b.n	8005382 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005384:	4b17      	ldr	r3, [pc, #92]	; (80053e4 <xPortStartScheduler+0xd8>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	021b      	lsls	r3, r3, #8
 800538a:	4a16      	ldr	r2, [pc, #88]	; (80053e4 <xPortStartScheduler+0xd8>)
 800538c:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800538e:	4b15      	ldr	r3, [pc, #84]	; (80053e4 <xPortStartScheduler+0xd8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005396:	4a13      	ldr	r2, [pc, #76]	; (80053e4 <xPortStartScheduler+0xd8>)
 8005398:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	b2da      	uxtb	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80053a2:	4b11      	ldr	r3, [pc, #68]	; (80053e8 <xPortStartScheduler+0xdc>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a10      	ldr	r2, [pc, #64]	; (80053e8 <xPortStartScheduler+0xdc>)
 80053a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053ac:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80053ae:	4b0e      	ldr	r3, [pc, #56]	; (80053e8 <xPortStartScheduler+0xdc>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a0d      	ldr	r2, [pc, #52]	; (80053e8 <xPortStartScheduler+0xdc>)
 80053b4:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80053b8:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80053ba:	f000 f8b7 	bl	800552c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80053be:	4b0b      	ldr	r3, [pc, #44]	; (80053ec <xPortStartScheduler+0xe0>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80053c4:	f7ff ff90 	bl	80052e8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80053c8:	f7ff fb74 	bl	8004ab4 <vTaskSwitchContext>
    prvTaskExitError();
 80053cc:	f7ff ff48 	bl	8005260 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	e000e400 	.word	0xe000e400
 80053e0:	200001ac 	.word	0x200001ac
 80053e4:	200001b0 	.word	0x200001b0
 80053e8:	e000ed20 	.word	0xe000ed20
 80053ec:	20000034 	.word	0x20000034

080053f0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
        __asm volatile
 80053f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	607b      	str	r3, [r7, #4]
    }
 8005408:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800540a:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <vPortEnterCritical+0x58>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3301      	adds	r3, #1
 8005410:	4a0d      	ldr	r2, [pc, #52]	; (8005448 <vPortEnterCritical+0x58>)
 8005412:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005414:	4b0c      	ldr	r3, [pc, #48]	; (8005448 <vPortEnterCritical+0x58>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d10f      	bne.n	800543c <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800541c:	4b0b      	ldr	r3, [pc, #44]	; (800544c <vPortEnterCritical+0x5c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <vPortEnterCritical+0x4c>
        __asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	603b      	str	r3, [r7, #0]
    }
 8005438:	bf00      	nop
 800543a:	e7fe      	b.n	800543a <vPortEnterCritical+0x4a>
    }
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	bc80      	pop	{r7}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	20000034 	.word	0x20000034
 800544c:	e000ed04 	.word	0xe000ed04

08005450 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005456:	4b11      	ldr	r3, [pc, #68]	; (800549c <vPortExitCritical+0x4c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10a      	bne.n	8005474 <vPortExitCritical+0x24>
        __asm volatile
 800545e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005462:	f383 8811 	msr	BASEPRI, r3
 8005466:	f3bf 8f6f 	isb	sy
 800546a:	f3bf 8f4f 	dsb	sy
 800546e:	607b      	str	r3, [r7, #4]
    }
 8005470:	bf00      	nop
 8005472:	e7fe      	b.n	8005472 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005474:	4b09      	ldr	r3, [pc, #36]	; (800549c <vPortExitCritical+0x4c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3b01      	subs	r3, #1
 800547a:	4a08      	ldr	r2, [pc, #32]	; (800549c <vPortExitCritical+0x4c>)
 800547c:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800547e:	4b07      	ldr	r3, [pc, #28]	; (800549c <vPortExitCritical+0x4c>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d105      	bne.n	8005492 <vPortExitCritical+0x42>
 8005486:	2300      	movs	r3, #0
 8005488:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005490:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	bc80      	pop	{r7}
 800549a:	4770      	bx	lr
 800549c:	20000034 	.word	0x20000034

080054a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80054a0:	f3ef 8009 	mrs	r0, PSP
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	4b0d      	ldr	r3, [pc, #52]	; (80054e0 <pxCurrentTCBConst>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80054b0:	6010      	str	r0, [r2, #0]
 80054b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80054b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80054ba:	f380 8811 	msr	BASEPRI, r0
 80054be:	f7ff faf9 	bl	8004ab4 <vTaskSwitchContext>
 80054c2:	f04f 0000 	mov.w	r0, #0
 80054c6:	f380 8811 	msr	BASEPRI, r0
 80054ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80054ce:	6819      	ldr	r1, [r3, #0]
 80054d0:	6808      	ldr	r0, [r1, #0]
 80054d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80054d6:	f380 8809 	msr	PSP, r0
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	4770      	bx	lr

080054e0 <pxCurrentTCBConst>:
 80054e0:	200000d0 	.word	0x200000d0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop

080054e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
        __asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	607b      	str	r3, [r7, #4]
    }
 8005500:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005502:	f7ff f9e3 	bl	80048cc <xTaskIncrementTick>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800550c:	4b06      	ldr	r3, [pc, #24]	; (8005528 <SysTick_Handler+0x40>)
 800550e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	2300      	movs	r3, #0
 8005516:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	f383 8811 	msr	BASEPRI, r3
    }
 800551e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8005520:	bf00      	nop
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005530:	4b0a      	ldr	r3, [pc, #40]	; (800555c <vPortSetupTimerInterrupt+0x30>)
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005536:	4b0a      	ldr	r3, [pc, #40]	; (8005560 <vPortSetupTimerInterrupt+0x34>)
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800553c:	4b09      	ldr	r3, [pc, #36]	; (8005564 <vPortSetupTimerInterrupt+0x38>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a09      	ldr	r2, [pc, #36]	; (8005568 <vPortSetupTimerInterrupt+0x3c>)
 8005542:	fba2 2303 	umull	r2, r3, r2, r3
 8005546:	095b      	lsrs	r3, r3, #5
 8005548:	4a08      	ldr	r2, [pc, #32]	; (800556c <vPortSetupTimerInterrupt+0x40>)
 800554a:	3b01      	subs	r3, #1
 800554c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800554e:	4b03      	ldr	r3, [pc, #12]	; (800555c <vPortSetupTimerInterrupt+0x30>)
 8005550:	2207      	movs	r2, #7
 8005552:	601a      	str	r2, [r3, #0]
}
 8005554:	bf00      	nop
 8005556:	46bd      	mov	sp, r7
 8005558:	bc80      	pop	{r7}
 800555a:	4770      	bx	lr
 800555c:	e000e010 	.word	0xe000e010
 8005560:	e000e018 	.word	0xe000e018
 8005564:	20000024 	.word	0x20000024
 8005568:	10624dd3 	.word	0x10624dd3
 800556c:	e000e014 	.word	0xe000e014

08005570 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08a      	sub	sp, #40	; 0x28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8005578:	2300      	movs	r3, #0
 800557a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800557c:	f7ff f8aa 	bl	80046d4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005580:	4b65      	ldr	r3, [pc, #404]	; (8005718 <pvPortMalloc+0x1a8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005588:	f000 f934 	bl	80057f4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800558c:	4b63      	ldr	r3, [pc, #396]	; (800571c <pvPortMalloc+0x1ac>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4013      	ands	r3, r2
 8005594:	2b00      	cmp	r3, #0
 8005596:	f040 80a7 	bne.w	80056e8 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02d      	beq.n	80055fc <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80055a0:	2208      	movs	r2, #8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d227      	bcs.n	80055fc <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80055ac:	2208      	movs	r2, #8
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4413      	add	r3, r2
 80055b2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d021      	beq.n	8005602 <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f023 0307 	bic.w	r3, r3, #7
 80055c4:	3308      	adds	r3, #8
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d214      	bcs.n	80055f6 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f023 0307 	bic.w	r3, r3, #7
 80055d2:	3308      	adds	r3, #8
 80055d4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d010      	beq.n	8005602 <pvPortMalloc+0x92>
        __asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	617b      	str	r3, [r7, #20]
    }
 80055f2:	bf00      	nop
 80055f4:	e7fe      	b.n	80055f4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80055f6:	2300      	movs	r3, #0
 80055f8:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80055fa:	e002      	b.n	8005602 <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 80055fc:	2300      	movs	r3, #0
 80055fe:	607b      	str	r3, [r7, #4]
 8005600:	e000      	b.n	8005604 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005602:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d06e      	beq.n	80056e8 <pvPortMalloc+0x178>
 800560a:	4b45      	ldr	r3, [pc, #276]	; (8005720 <pvPortMalloc+0x1b0>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	429a      	cmp	r2, r3
 8005612:	d869      	bhi.n	80056e8 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005614:	4b43      	ldr	r3, [pc, #268]	; (8005724 <pvPortMalloc+0x1b4>)
 8005616:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8005618:	4b42      	ldr	r3, [pc, #264]	; (8005724 <pvPortMalloc+0x1b4>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800561e:	e004      	b.n	800562a <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800562a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	429a      	cmp	r2, r3
 8005632:	d903      	bls.n	800563c <pvPortMalloc+0xcc>
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1f1      	bne.n	8005620 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800563c:	4b36      	ldr	r3, [pc, #216]	; (8005718 <pvPortMalloc+0x1a8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005642:	429a      	cmp	r2, r3
 8005644:	d050      	beq.n	80056e8 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2208      	movs	r2, #8
 800564c:	4413      	add	r3, r2
 800564e:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	1ad2      	subs	r2, r2, r3
 8005660:	2308      	movs	r3, #8
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	429a      	cmp	r2, r3
 8005666:	d91f      	bls.n	80056a8 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4413      	add	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	f003 0307 	and.w	r3, r3, #7
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00a      	beq.n	8005690 <pvPortMalloc+0x120>
        __asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	613b      	str	r3, [r7, #16]
    }
 800568c:	bf00      	nop
 800568e:	e7fe      	b.n	800568e <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	1ad2      	subs	r2, r2, r3
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80056a2:	69b8      	ldr	r0, [r7, #24]
 80056a4:	f000 f908 	bl	80058b8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80056a8:	4b1d      	ldr	r3, [pc, #116]	; (8005720 <pvPortMalloc+0x1b0>)
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	4a1b      	ldr	r2, [pc, #108]	; (8005720 <pvPortMalloc+0x1b0>)
 80056b4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80056b6:	4b1a      	ldr	r3, [pc, #104]	; (8005720 <pvPortMalloc+0x1b0>)
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	4b1b      	ldr	r3, [pc, #108]	; (8005728 <pvPortMalloc+0x1b8>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d203      	bcs.n	80056ca <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80056c2:	4b17      	ldr	r3, [pc, #92]	; (8005720 <pvPortMalloc+0x1b0>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a18      	ldr	r2, [pc, #96]	; (8005728 <pvPortMalloc+0x1b8>)
 80056c8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	4b13      	ldr	r3, [pc, #76]	; (800571c <pvPortMalloc+0x1ac>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	431a      	orrs	r2, r3
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80056de:	4b13      	ldr	r3, [pc, #76]	; (800572c <pvPortMalloc+0x1bc>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	3301      	adds	r3, #1
 80056e4:	4a11      	ldr	r2, [pc, #68]	; (800572c <pvPortMalloc+0x1bc>)
 80056e6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80056e8:	f7ff f802 	bl	80046f0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <pvPortMalloc+0x19c>
        __asm volatile
 80056f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fa:	f383 8811 	msr	BASEPRI, r3
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	60fb      	str	r3, [r7, #12]
    }
 8005708:	bf00      	nop
 800570a:	e7fe      	b.n	800570a <pvPortMalloc+0x19a>
    return pvReturn;
 800570c:	69fb      	ldr	r3, [r7, #28]
}
 800570e:	4618      	mov	r0, r3
 8005710:	3728      	adds	r7, #40	; 0x28
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	200019bc 	.word	0x200019bc
 800571c:	200019d0 	.word	0x200019d0
 8005720:	200019c0 	.word	0x200019c0
 8005724:	200019b4 	.word	0x200019b4
 8005728:	200019c4 	.word	0x200019c4
 800572c:	200019c8 	.word	0x200019c8

08005730 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d04d      	beq.n	80057de <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005742:	2308      	movs	r3, #8
 8005744:	425b      	negs	r3, r3
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	4413      	add	r3, r2
 800574a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	4b24      	ldr	r3, [pc, #144]	; (80057e8 <vPortFree+0xb8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4013      	ands	r3, r2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10a      	bne.n	8005774 <vPortFree+0x44>
        __asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	60fb      	str	r3, [r7, #12]
    }
 8005770:	bf00      	nop
 8005772:	e7fe      	b.n	8005772 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00a      	beq.n	8005792 <vPortFree+0x62>
        __asm volatile
 800577c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005780:	f383 8811 	msr	BASEPRI, r3
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	60bb      	str	r3, [r7, #8]
    }
 800578e:	bf00      	nop
 8005790:	e7fe      	b.n	8005790 <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	4b14      	ldr	r3, [pc, #80]	; (80057e8 <vPortFree+0xb8>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4013      	ands	r3, r2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d01e      	beq.n	80057de <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d11a      	bne.n	80057de <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	4b0e      	ldr	r3, [pc, #56]	; (80057e8 <vPortFree+0xb8>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	43db      	mvns	r3, r3
 80057b2:	401a      	ands	r2, r3
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80057b8:	f7fe ff8c 	bl	80046d4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	4b0a      	ldr	r3, [pc, #40]	; (80057ec <vPortFree+0xbc>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4413      	add	r3, r2
 80057c6:	4a09      	ldr	r2, [pc, #36]	; (80057ec <vPortFree+0xbc>)
 80057c8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80057ca:	6938      	ldr	r0, [r7, #16]
 80057cc:	f000 f874 	bl	80058b8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80057d0:	4b07      	ldr	r3, [pc, #28]	; (80057f0 <vPortFree+0xc0>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3301      	adds	r3, #1
 80057d6:	4a06      	ldr	r2, [pc, #24]	; (80057f0 <vPortFree+0xc0>)
 80057d8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80057da:	f7fe ff89 	bl	80046f0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80057de:	bf00      	nop
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	200019d0 	.word	0x200019d0
 80057ec:	200019c0 	.word	0x200019c0
 80057f0:	200019cc 	.word	0x200019cc

080057f4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80057fa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80057fe:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8005800:	4b27      	ldr	r3, [pc, #156]	; (80058a0 <prvHeapInit+0xac>)
 8005802:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00c      	beq.n	8005828 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	3307      	adds	r3, #7
 8005812:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f023 0307 	bic.w	r3, r3, #7
 800581a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	4a1f      	ldr	r2, [pc, #124]	; (80058a0 <prvHeapInit+0xac>)
 8005824:	4413      	add	r3, r2
 8005826:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800582c:	4a1d      	ldr	r2, [pc, #116]	; (80058a4 <prvHeapInit+0xb0>)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005832:	4b1c      	ldr	r3, [pc, #112]	; (80058a4 <prvHeapInit+0xb0>)
 8005834:	2200      	movs	r2, #0
 8005836:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	4413      	add	r3, r2
 800583e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005840:	2208      	movs	r2, #8
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	1a9b      	subs	r3, r3, r2
 8005846:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0307 	bic.w	r3, r3, #7
 800584e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4a15      	ldr	r2, [pc, #84]	; (80058a8 <prvHeapInit+0xb4>)
 8005854:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005856:	4b14      	ldr	r3, [pc, #80]	; (80058a8 <prvHeapInit+0xb4>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2200      	movs	r2, #0
 800585c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800585e:	4b12      	ldr	r3, [pc, #72]	; (80058a8 <prvHeapInit+0xb4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2200      	movs	r2, #0
 8005864:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	1ad2      	subs	r2, r2, r3
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005874:	4b0c      	ldr	r3, [pc, #48]	; (80058a8 <prvHeapInit+0xb4>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	4a0a      	ldr	r2, [pc, #40]	; (80058ac <prvHeapInit+0xb8>)
 8005882:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	4a09      	ldr	r2, [pc, #36]	; (80058b0 <prvHeapInit+0xbc>)
 800588a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800588c:	4b09      	ldr	r3, [pc, #36]	; (80058b4 <prvHeapInit+0xc0>)
 800588e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005892:	601a      	str	r2, [r3, #0]
}
 8005894:	bf00      	nop
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	bc80      	pop	{r7}
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	200001b4 	.word	0x200001b4
 80058a4:	200019b4 	.word	0x200019b4
 80058a8:	200019bc 	.word	0x200019bc
 80058ac:	200019c4 	.word	0x200019c4
 80058b0:	200019c0 	.word	0x200019c0
 80058b4:	200019d0 	.word	0x200019d0

080058b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80058c0:	4b27      	ldr	r3, [pc, #156]	; (8005960 <prvInsertBlockIntoFreeList+0xa8>)
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e002      	b.n	80058cc <prvInsertBlockIntoFreeList+0x14>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d8f7      	bhi.n	80058c6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	4413      	add	r3, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d108      	bne.n	80058fa <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	441a      	add	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	441a      	add	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	429a      	cmp	r2, r3
 800590c:	d118      	bne.n	8005940 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	4b14      	ldr	r3, [pc, #80]	; (8005964 <prvInsertBlockIntoFreeList+0xac>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d00d      	beq.n	8005936 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	441a      	add	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	e008      	b.n	8005948 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005936:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <prvInsertBlockIntoFreeList+0xac>)
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	e003      	b.n	8005948 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	429a      	cmp	r2, r3
 800594e:	d002      	beq.n	8005956 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005956:	bf00      	nop
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	bc80      	pop	{r7}
 800595e:	4770      	bx	lr
 8005960:	200019b4 	.word	0x200019b4
 8005964:	200019bc 	.word	0x200019bc

08005968 <__libc_init_array>:
 8005968:	b570      	push	{r4, r5, r6, lr}
 800596a:	2600      	movs	r6, #0
 800596c:	4d0c      	ldr	r5, [pc, #48]	; (80059a0 <__libc_init_array+0x38>)
 800596e:	4c0d      	ldr	r4, [pc, #52]	; (80059a4 <__libc_init_array+0x3c>)
 8005970:	1b64      	subs	r4, r4, r5
 8005972:	10a4      	asrs	r4, r4, #2
 8005974:	42a6      	cmp	r6, r4
 8005976:	d109      	bne.n	800598c <__libc_init_array+0x24>
 8005978:	f001 f888 	bl	8006a8c <_init>
 800597c:	2600      	movs	r6, #0
 800597e:	4d0a      	ldr	r5, [pc, #40]	; (80059a8 <__libc_init_array+0x40>)
 8005980:	4c0a      	ldr	r4, [pc, #40]	; (80059ac <__libc_init_array+0x44>)
 8005982:	1b64      	subs	r4, r4, r5
 8005984:	10a4      	asrs	r4, r4, #2
 8005986:	42a6      	cmp	r6, r4
 8005988:	d105      	bne.n	8005996 <__libc_init_array+0x2e>
 800598a:	bd70      	pop	{r4, r5, r6, pc}
 800598c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005990:	4798      	blx	r3
 8005992:	3601      	adds	r6, #1
 8005994:	e7ee      	b.n	8005974 <__libc_init_array+0xc>
 8005996:	f855 3b04 	ldr.w	r3, [r5], #4
 800599a:	4798      	blx	r3
 800599c:	3601      	adds	r6, #1
 800599e:	e7f2      	b.n	8005986 <__libc_init_array+0x1e>
 80059a0:	08006c44 	.word	0x08006c44
 80059a4:	08006c44 	.word	0x08006c44
 80059a8:	08006c44 	.word	0x08006c44
 80059ac:	08006c48 	.word	0x08006c48

080059b0 <memcpy>:
 80059b0:	440a      	add	r2, r1
 80059b2:	4291      	cmp	r1, r2
 80059b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80059b8:	d100      	bne.n	80059bc <memcpy+0xc>
 80059ba:	4770      	bx	lr
 80059bc:	b510      	push	{r4, lr}
 80059be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059c2:	4291      	cmp	r1, r2
 80059c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059c8:	d1f9      	bne.n	80059be <memcpy+0xe>
 80059ca:	bd10      	pop	{r4, pc}

080059cc <memset>:
 80059cc:	4603      	mov	r3, r0
 80059ce:	4402      	add	r2, r0
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d100      	bne.n	80059d6 <memset+0xa>
 80059d4:	4770      	bx	lr
 80059d6:	f803 1b01 	strb.w	r1, [r3], #1
 80059da:	e7f9      	b.n	80059d0 <memset+0x4>

080059dc <_puts_r>:
 80059dc:	b570      	push	{r4, r5, r6, lr}
 80059de:	460e      	mov	r6, r1
 80059e0:	4605      	mov	r5, r0
 80059e2:	b118      	cbz	r0, 80059ec <_puts_r+0x10>
 80059e4:	6983      	ldr	r3, [r0, #24]
 80059e6:	b90b      	cbnz	r3, 80059ec <_puts_r+0x10>
 80059e8:	f000 fa88 	bl	8005efc <__sinit>
 80059ec:	69ab      	ldr	r3, [r5, #24]
 80059ee:	68ac      	ldr	r4, [r5, #8]
 80059f0:	b913      	cbnz	r3, 80059f8 <_puts_r+0x1c>
 80059f2:	4628      	mov	r0, r5
 80059f4:	f000 fa82 	bl	8005efc <__sinit>
 80059f8:	4b2c      	ldr	r3, [pc, #176]	; (8005aac <_puts_r+0xd0>)
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d120      	bne.n	8005a40 <_puts_r+0x64>
 80059fe:	686c      	ldr	r4, [r5, #4]
 8005a00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a02:	07db      	lsls	r3, r3, #31
 8005a04:	d405      	bmi.n	8005a12 <_puts_r+0x36>
 8005a06:	89a3      	ldrh	r3, [r4, #12]
 8005a08:	0598      	lsls	r0, r3, #22
 8005a0a:	d402      	bmi.n	8005a12 <_puts_r+0x36>
 8005a0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a0e:	f000 fb13 	bl	8006038 <__retarget_lock_acquire_recursive>
 8005a12:	89a3      	ldrh	r3, [r4, #12]
 8005a14:	0719      	lsls	r1, r3, #28
 8005a16:	d51d      	bpl.n	8005a54 <_puts_r+0x78>
 8005a18:	6923      	ldr	r3, [r4, #16]
 8005a1a:	b1db      	cbz	r3, 8005a54 <_puts_r+0x78>
 8005a1c:	3e01      	subs	r6, #1
 8005a1e:	68a3      	ldr	r3, [r4, #8]
 8005a20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a24:	3b01      	subs	r3, #1
 8005a26:	60a3      	str	r3, [r4, #8]
 8005a28:	bb39      	cbnz	r1, 8005a7a <_puts_r+0x9e>
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	da38      	bge.n	8005aa0 <_puts_r+0xc4>
 8005a2e:	4622      	mov	r2, r4
 8005a30:	210a      	movs	r1, #10
 8005a32:	4628      	mov	r0, r5
 8005a34:	f000 f888 	bl	8005b48 <__swbuf_r>
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d011      	beq.n	8005a60 <_puts_r+0x84>
 8005a3c:	250a      	movs	r5, #10
 8005a3e:	e011      	b.n	8005a64 <_puts_r+0x88>
 8005a40:	4b1b      	ldr	r3, [pc, #108]	; (8005ab0 <_puts_r+0xd4>)
 8005a42:	429c      	cmp	r4, r3
 8005a44:	d101      	bne.n	8005a4a <_puts_r+0x6e>
 8005a46:	68ac      	ldr	r4, [r5, #8]
 8005a48:	e7da      	b.n	8005a00 <_puts_r+0x24>
 8005a4a:	4b1a      	ldr	r3, [pc, #104]	; (8005ab4 <_puts_r+0xd8>)
 8005a4c:	429c      	cmp	r4, r3
 8005a4e:	bf08      	it	eq
 8005a50:	68ec      	ldreq	r4, [r5, #12]
 8005a52:	e7d5      	b.n	8005a00 <_puts_r+0x24>
 8005a54:	4621      	mov	r1, r4
 8005a56:	4628      	mov	r0, r5
 8005a58:	f000 f8c8 	bl	8005bec <__swsetup_r>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	d0dd      	beq.n	8005a1c <_puts_r+0x40>
 8005a60:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005a64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a66:	07da      	lsls	r2, r3, #31
 8005a68:	d405      	bmi.n	8005a76 <_puts_r+0x9a>
 8005a6a:	89a3      	ldrh	r3, [r4, #12]
 8005a6c:	059b      	lsls	r3, r3, #22
 8005a6e:	d402      	bmi.n	8005a76 <_puts_r+0x9a>
 8005a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a72:	f000 fae2 	bl	800603a <__retarget_lock_release_recursive>
 8005a76:	4628      	mov	r0, r5
 8005a78:	bd70      	pop	{r4, r5, r6, pc}
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	da04      	bge.n	8005a88 <_puts_r+0xac>
 8005a7e:	69a2      	ldr	r2, [r4, #24]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	dc06      	bgt.n	8005a92 <_puts_r+0xb6>
 8005a84:	290a      	cmp	r1, #10
 8005a86:	d004      	beq.n	8005a92 <_puts_r+0xb6>
 8005a88:	6823      	ldr	r3, [r4, #0]
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	6022      	str	r2, [r4, #0]
 8005a8e:	7019      	strb	r1, [r3, #0]
 8005a90:	e7c5      	b.n	8005a1e <_puts_r+0x42>
 8005a92:	4622      	mov	r2, r4
 8005a94:	4628      	mov	r0, r5
 8005a96:	f000 f857 	bl	8005b48 <__swbuf_r>
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d1bf      	bne.n	8005a1e <_puts_r+0x42>
 8005a9e:	e7df      	b.n	8005a60 <_puts_r+0x84>
 8005aa0:	250a      	movs	r5, #10
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	6022      	str	r2, [r4, #0]
 8005aa8:	701d      	strb	r5, [r3, #0]
 8005aaa:	e7db      	b.n	8005a64 <_puts_r+0x88>
 8005aac:	08006bd0 	.word	0x08006bd0
 8005ab0:	08006bf0 	.word	0x08006bf0
 8005ab4:	08006bb0 	.word	0x08006bb0

08005ab8 <puts>:
 8005ab8:	4b02      	ldr	r3, [pc, #8]	; (8005ac4 <puts+0xc>)
 8005aba:	4601      	mov	r1, r0
 8005abc:	6818      	ldr	r0, [r3, #0]
 8005abe:	f7ff bf8d 	b.w	80059dc <_puts_r>
 8005ac2:	bf00      	nop
 8005ac4:	20000038 	.word	0x20000038

08005ac8 <siprintf>:
 8005ac8:	b40e      	push	{r1, r2, r3}
 8005aca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ace:	b500      	push	{lr}
 8005ad0:	b09c      	sub	sp, #112	; 0x70
 8005ad2:	ab1d      	add	r3, sp, #116	; 0x74
 8005ad4:	9002      	str	r0, [sp, #8]
 8005ad6:	9006      	str	r0, [sp, #24]
 8005ad8:	9107      	str	r1, [sp, #28]
 8005ada:	9104      	str	r1, [sp, #16]
 8005adc:	4808      	ldr	r0, [pc, #32]	; (8005b00 <siprintf+0x38>)
 8005ade:	4909      	ldr	r1, [pc, #36]	; (8005b04 <siprintf+0x3c>)
 8005ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ae4:	9105      	str	r1, [sp, #20]
 8005ae6:	6800      	ldr	r0, [r0, #0]
 8005ae8:	a902      	add	r1, sp, #8
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	f000 fc0c 	bl	8006308 <_svfiprintf_r>
 8005af0:	2200      	movs	r2, #0
 8005af2:	9b02      	ldr	r3, [sp, #8]
 8005af4:	701a      	strb	r2, [r3, #0]
 8005af6:	b01c      	add	sp, #112	; 0x70
 8005af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005afc:	b003      	add	sp, #12
 8005afe:	4770      	bx	lr
 8005b00:	20000038 	.word	0x20000038
 8005b04:	ffff0208 	.word	0xffff0208

08005b08 <strcpy>:
 8005b08:	4603      	mov	r3, r0
 8005b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b0e:	f803 2b01 	strb.w	r2, [r3], #1
 8005b12:	2a00      	cmp	r2, #0
 8005b14:	d1f9      	bne.n	8005b0a <strcpy+0x2>
 8005b16:	4770      	bx	lr

08005b18 <strstr>:
 8005b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b1a:	780c      	ldrb	r4, [r1, #0]
 8005b1c:	b164      	cbz	r4, 8005b38 <strstr+0x20>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	781a      	ldrb	r2, [r3, #0]
 8005b22:	4618      	mov	r0, r3
 8005b24:	1c5e      	adds	r6, r3, #1
 8005b26:	b90a      	cbnz	r2, 8005b2c <strstr+0x14>
 8005b28:	4610      	mov	r0, r2
 8005b2a:	e005      	b.n	8005b38 <strstr+0x20>
 8005b2c:	4294      	cmp	r4, r2
 8005b2e:	d108      	bne.n	8005b42 <strstr+0x2a>
 8005b30:	460d      	mov	r5, r1
 8005b32:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8005b36:	b902      	cbnz	r2, 8005b3a <strstr+0x22>
 8005b38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b3a:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8005b3e:	4297      	cmp	r7, r2
 8005b40:	d0f7      	beq.n	8005b32 <strstr+0x1a>
 8005b42:	4633      	mov	r3, r6
 8005b44:	e7ec      	b.n	8005b20 <strstr+0x8>
	...

08005b48 <__swbuf_r>:
 8005b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4a:	460e      	mov	r6, r1
 8005b4c:	4614      	mov	r4, r2
 8005b4e:	4605      	mov	r5, r0
 8005b50:	b118      	cbz	r0, 8005b5a <__swbuf_r+0x12>
 8005b52:	6983      	ldr	r3, [r0, #24]
 8005b54:	b90b      	cbnz	r3, 8005b5a <__swbuf_r+0x12>
 8005b56:	f000 f9d1 	bl	8005efc <__sinit>
 8005b5a:	4b21      	ldr	r3, [pc, #132]	; (8005be0 <__swbuf_r+0x98>)
 8005b5c:	429c      	cmp	r4, r3
 8005b5e:	d12b      	bne.n	8005bb8 <__swbuf_r+0x70>
 8005b60:	686c      	ldr	r4, [r5, #4]
 8005b62:	69a3      	ldr	r3, [r4, #24]
 8005b64:	60a3      	str	r3, [r4, #8]
 8005b66:	89a3      	ldrh	r3, [r4, #12]
 8005b68:	071a      	lsls	r2, r3, #28
 8005b6a:	d52f      	bpl.n	8005bcc <__swbuf_r+0x84>
 8005b6c:	6923      	ldr	r3, [r4, #16]
 8005b6e:	b36b      	cbz	r3, 8005bcc <__swbuf_r+0x84>
 8005b70:	6923      	ldr	r3, [r4, #16]
 8005b72:	6820      	ldr	r0, [r4, #0]
 8005b74:	b2f6      	uxtb	r6, r6
 8005b76:	1ac0      	subs	r0, r0, r3
 8005b78:	6963      	ldr	r3, [r4, #20]
 8005b7a:	4637      	mov	r7, r6
 8005b7c:	4283      	cmp	r3, r0
 8005b7e:	dc04      	bgt.n	8005b8a <__swbuf_r+0x42>
 8005b80:	4621      	mov	r1, r4
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 f926 	bl	8005dd4 <_fflush_r>
 8005b88:	bb30      	cbnz	r0, 8005bd8 <__swbuf_r+0x90>
 8005b8a:	68a3      	ldr	r3, [r4, #8]
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	60a3      	str	r3, [r4, #8]
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	6022      	str	r2, [r4, #0]
 8005b98:	701e      	strb	r6, [r3, #0]
 8005b9a:	6963      	ldr	r3, [r4, #20]
 8005b9c:	4283      	cmp	r3, r0
 8005b9e:	d004      	beq.n	8005baa <__swbuf_r+0x62>
 8005ba0:	89a3      	ldrh	r3, [r4, #12]
 8005ba2:	07db      	lsls	r3, r3, #31
 8005ba4:	d506      	bpl.n	8005bb4 <__swbuf_r+0x6c>
 8005ba6:	2e0a      	cmp	r6, #10
 8005ba8:	d104      	bne.n	8005bb4 <__swbuf_r+0x6c>
 8005baa:	4621      	mov	r1, r4
 8005bac:	4628      	mov	r0, r5
 8005bae:	f000 f911 	bl	8005dd4 <_fflush_r>
 8005bb2:	b988      	cbnz	r0, 8005bd8 <__swbuf_r+0x90>
 8005bb4:	4638      	mov	r0, r7
 8005bb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bb8:	4b0a      	ldr	r3, [pc, #40]	; (8005be4 <__swbuf_r+0x9c>)
 8005bba:	429c      	cmp	r4, r3
 8005bbc:	d101      	bne.n	8005bc2 <__swbuf_r+0x7a>
 8005bbe:	68ac      	ldr	r4, [r5, #8]
 8005bc0:	e7cf      	b.n	8005b62 <__swbuf_r+0x1a>
 8005bc2:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <__swbuf_r+0xa0>)
 8005bc4:	429c      	cmp	r4, r3
 8005bc6:	bf08      	it	eq
 8005bc8:	68ec      	ldreq	r4, [r5, #12]
 8005bca:	e7ca      	b.n	8005b62 <__swbuf_r+0x1a>
 8005bcc:	4621      	mov	r1, r4
 8005bce:	4628      	mov	r0, r5
 8005bd0:	f000 f80c 	bl	8005bec <__swsetup_r>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d0cb      	beq.n	8005b70 <__swbuf_r+0x28>
 8005bd8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005bdc:	e7ea      	b.n	8005bb4 <__swbuf_r+0x6c>
 8005bde:	bf00      	nop
 8005be0:	08006bd0 	.word	0x08006bd0
 8005be4:	08006bf0 	.word	0x08006bf0
 8005be8:	08006bb0 	.word	0x08006bb0

08005bec <__swsetup_r>:
 8005bec:	4b32      	ldr	r3, [pc, #200]	; (8005cb8 <__swsetup_r+0xcc>)
 8005bee:	b570      	push	{r4, r5, r6, lr}
 8005bf0:	681d      	ldr	r5, [r3, #0]
 8005bf2:	4606      	mov	r6, r0
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	b125      	cbz	r5, 8005c02 <__swsetup_r+0x16>
 8005bf8:	69ab      	ldr	r3, [r5, #24]
 8005bfa:	b913      	cbnz	r3, 8005c02 <__swsetup_r+0x16>
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	f000 f97d 	bl	8005efc <__sinit>
 8005c02:	4b2e      	ldr	r3, [pc, #184]	; (8005cbc <__swsetup_r+0xd0>)
 8005c04:	429c      	cmp	r4, r3
 8005c06:	d10f      	bne.n	8005c28 <__swsetup_r+0x3c>
 8005c08:	686c      	ldr	r4, [r5, #4]
 8005c0a:	89a3      	ldrh	r3, [r4, #12]
 8005c0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c10:	0719      	lsls	r1, r3, #28
 8005c12:	d42c      	bmi.n	8005c6e <__swsetup_r+0x82>
 8005c14:	06dd      	lsls	r5, r3, #27
 8005c16:	d411      	bmi.n	8005c3c <__swsetup_r+0x50>
 8005c18:	2309      	movs	r3, #9
 8005c1a:	6033      	str	r3, [r6, #0]
 8005c1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c24:	81a3      	strh	r3, [r4, #12]
 8005c26:	e03e      	b.n	8005ca6 <__swsetup_r+0xba>
 8005c28:	4b25      	ldr	r3, [pc, #148]	; (8005cc0 <__swsetup_r+0xd4>)
 8005c2a:	429c      	cmp	r4, r3
 8005c2c:	d101      	bne.n	8005c32 <__swsetup_r+0x46>
 8005c2e:	68ac      	ldr	r4, [r5, #8]
 8005c30:	e7eb      	b.n	8005c0a <__swsetup_r+0x1e>
 8005c32:	4b24      	ldr	r3, [pc, #144]	; (8005cc4 <__swsetup_r+0xd8>)
 8005c34:	429c      	cmp	r4, r3
 8005c36:	bf08      	it	eq
 8005c38:	68ec      	ldreq	r4, [r5, #12]
 8005c3a:	e7e6      	b.n	8005c0a <__swsetup_r+0x1e>
 8005c3c:	0758      	lsls	r0, r3, #29
 8005c3e:	d512      	bpl.n	8005c66 <__swsetup_r+0x7a>
 8005c40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c42:	b141      	cbz	r1, 8005c56 <__swsetup_r+0x6a>
 8005c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c48:	4299      	cmp	r1, r3
 8005c4a:	d002      	beq.n	8005c52 <__swsetup_r+0x66>
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	f000 fa59 	bl	8006104 <_free_r>
 8005c52:	2300      	movs	r3, #0
 8005c54:	6363      	str	r3, [r4, #52]	; 0x34
 8005c56:	89a3      	ldrh	r3, [r4, #12]
 8005c58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c5c:	81a3      	strh	r3, [r4, #12]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	6063      	str	r3, [r4, #4]
 8005c62:	6923      	ldr	r3, [r4, #16]
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	f043 0308 	orr.w	r3, r3, #8
 8005c6c:	81a3      	strh	r3, [r4, #12]
 8005c6e:	6923      	ldr	r3, [r4, #16]
 8005c70:	b94b      	cbnz	r3, 8005c86 <__swsetup_r+0x9a>
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c7c:	d003      	beq.n	8005c86 <__swsetup_r+0x9a>
 8005c7e:	4621      	mov	r1, r4
 8005c80:	4630      	mov	r0, r6
 8005c82:	f000 f9ff 	bl	8006084 <__smakebuf_r>
 8005c86:	89a0      	ldrh	r0, [r4, #12]
 8005c88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c8c:	f010 0301 	ands.w	r3, r0, #1
 8005c90:	d00a      	beq.n	8005ca8 <__swsetup_r+0xbc>
 8005c92:	2300      	movs	r3, #0
 8005c94:	60a3      	str	r3, [r4, #8]
 8005c96:	6963      	ldr	r3, [r4, #20]
 8005c98:	425b      	negs	r3, r3
 8005c9a:	61a3      	str	r3, [r4, #24]
 8005c9c:	6923      	ldr	r3, [r4, #16]
 8005c9e:	b943      	cbnz	r3, 8005cb2 <__swsetup_r+0xc6>
 8005ca0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ca4:	d1ba      	bne.n	8005c1c <__swsetup_r+0x30>
 8005ca6:	bd70      	pop	{r4, r5, r6, pc}
 8005ca8:	0781      	lsls	r1, r0, #30
 8005caa:	bf58      	it	pl
 8005cac:	6963      	ldrpl	r3, [r4, #20]
 8005cae:	60a3      	str	r3, [r4, #8]
 8005cb0:	e7f4      	b.n	8005c9c <__swsetup_r+0xb0>
 8005cb2:	2000      	movs	r0, #0
 8005cb4:	e7f7      	b.n	8005ca6 <__swsetup_r+0xba>
 8005cb6:	bf00      	nop
 8005cb8:	20000038 	.word	0x20000038
 8005cbc:	08006bd0 	.word	0x08006bd0
 8005cc0:	08006bf0 	.word	0x08006bf0
 8005cc4:	08006bb0 	.word	0x08006bb0

08005cc8 <__sflush_r>:
 8005cc8:	898a      	ldrh	r2, [r1, #12]
 8005cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cce:	4605      	mov	r5, r0
 8005cd0:	0710      	lsls	r0, r2, #28
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	d458      	bmi.n	8005d88 <__sflush_r+0xc0>
 8005cd6:	684b      	ldr	r3, [r1, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	dc05      	bgt.n	8005ce8 <__sflush_r+0x20>
 8005cdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	dc02      	bgt.n	8005ce8 <__sflush_r+0x20>
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cea:	2e00      	cmp	r6, #0
 8005cec:	d0f9      	beq.n	8005ce2 <__sflush_r+0x1a>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cf4:	682f      	ldr	r7, [r5, #0]
 8005cf6:	602b      	str	r3, [r5, #0]
 8005cf8:	d032      	beq.n	8005d60 <__sflush_r+0x98>
 8005cfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	075a      	lsls	r2, r3, #29
 8005d00:	d505      	bpl.n	8005d0e <__sflush_r+0x46>
 8005d02:	6863      	ldr	r3, [r4, #4]
 8005d04:	1ac0      	subs	r0, r0, r3
 8005d06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d08:	b10b      	cbz	r3, 8005d0e <__sflush_r+0x46>
 8005d0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d0c:	1ac0      	subs	r0, r0, r3
 8005d0e:	2300      	movs	r3, #0
 8005d10:	4602      	mov	r2, r0
 8005d12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d14:	4628      	mov	r0, r5
 8005d16:	6a21      	ldr	r1, [r4, #32]
 8005d18:	47b0      	blx	r6
 8005d1a:	1c43      	adds	r3, r0, #1
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	d106      	bne.n	8005d2e <__sflush_r+0x66>
 8005d20:	6829      	ldr	r1, [r5, #0]
 8005d22:	291d      	cmp	r1, #29
 8005d24:	d82c      	bhi.n	8005d80 <__sflush_r+0xb8>
 8005d26:	4a2a      	ldr	r2, [pc, #168]	; (8005dd0 <__sflush_r+0x108>)
 8005d28:	40ca      	lsrs	r2, r1
 8005d2a:	07d6      	lsls	r6, r2, #31
 8005d2c:	d528      	bpl.n	8005d80 <__sflush_r+0xb8>
 8005d2e:	2200      	movs	r2, #0
 8005d30:	6062      	str	r2, [r4, #4]
 8005d32:	6922      	ldr	r2, [r4, #16]
 8005d34:	04d9      	lsls	r1, r3, #19
 8005d36:	6022      	str	r2, [r4, #0]
 8005d38:	d504      	bpl.n	8005d44 <__sflush_r+0x7c>
 8005d3a:	1c42      	adds	r2, r0, #1
 8005d3c:	d101      	bne.n	8005d42 <__sflush_r+0x7a>
 8005d3e:	682b      	ldr	r3, [r5, #0]
 8005d40:	b903      	cbnz	r3, 8005d44 <__sflush_r+0x7c>
 8005d42:	6560      	str	r0, [r4, #84]	; 0x54
 8005d44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d46:	602f      	str	r7, [r5, #0]
 8005d48:	2900      	cmp	r1, #0
 8005d4a:	d0ca      	beq.n	8005ce2 <__sflush_r+0x1a>
 8005d4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d50:	4299      	cmp	r1, r3
 8005d52:	d002      	beq.n	8005d5a <__sflush_r+0x92>
 8005d54:	4628      	mov	r0, r5
 8005d56:	f000 f9d5 	bl	8006104 <_free_r>
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	6360      	str	r0, [r4, #52]	; 0x34
 8005d5e:	e7c1      	b.n	8005ce4 <__sflush_r+0x1c>
 8005d60:	6a21      	ldr	r1, [r4, #32]
 8005d62:	2301      	movs	r3, #1
 8005d64:	4628      	mov	r0, r5
 8005d66:	47b0      	blx	r6
 8005d68:	1c41      	adds	r1, r0, #1
 8005d6a:	d1c7      	bne.n	8005cfc <__sflush_r+0x34>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0c4      	beq.n	8005cfc <__sflush_r+0x34>
 8005d72:	2b1d      	cmp	r3, #29
 8005d74:	d001      	beq.n	8005d7a <__sflush_r+0xb2>
 8005d76:	2b16      	cmp	r3, #22
 8005d78:	d101      	bne.n	8005d7e <__sflush_r+0xb6>
 8005d7a:	602f      	str	r7, [r5, #0]
 8005d7c:	e7b1      	b.n	8005ce2 <__sflush_r+0x1a>
 8005d7e:	89a3      	ldrh	r3, [r4, #12]
 8005d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d84:	81a3      	strh	r3, [r4, #12]
 8005d86:	e7ad      	b.n	8005ce4 <__sflush_r+0x1c>
 8005d88:	690f      	ldr	r7, [r1, #16]
 8005d8a:	2f00      	cmp	r7, #0
 8005d8c:	d0a9      	beq.n	8005ce2 <__sflush_r+0x1a>
 8005d8e:	0793      	lsls	r3, r2, #30
 8005d90:	bf18      	it	ne
 8005d92:	2300      	movne	r3, #0
 8005d94:	680e      	ldr	r6, [r1, #0]
 8005d96:	bf08      	it	eq
 8005d98:	694b      	ldreq	r3, [r1, #20]
 8005d9a:	eba6 0807 	sub.w	r8, r6, r7
 8005d9e:	600f      	str	r7, [r1, #0]
 8005da0:	608b      	str	r3, [r1, #8]
 8005da2:	f1b8 0f00 	cmp.w	r8, #0
 8005da6:	dd9c      	ble.n	8005ce2 <__sflush_r+0x1a>
 8005da8:	4643      	mov	r3, r8
 8005daa:	463a      	mov	r2, r7
 8005dac:	4628      	mov	r0, r5
 8005dae:	6a21      	ldr	r1, [r4, #32]
 8005db0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005db2:	47b0      	blx	r6
 8005db4:	2800      	cmp	r0, #0
 8005db6:	dc06      	bgt.n	8005dc6 <__sflush_r+0xfe>
 8005db8:	89a3      	ldrh	r3, [r4, #12]
 8005dba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dc2:	81a3      	strh	r3, [r4, #12]
 8005dc4:	e78e      	b.n	8005ce4 <__sflush_r+0x1c>
 8005dc6:	4407      	add	r7, r0
 8005dc8:	eba8 0800 	sub.w	r8, r8, r0
 8005dcc:	e7e9      	b.n	8005da2 <__sflush_r+0xda>
 8005dce:	bf00      	nop
 8005dd0:	20400001 	.word	0x20400001

08005dd4 <_fflush_r>:
 8005dd4:	b538      	push	{r3, r4, r5, lr}
 8005dd6:	690b      	ldr	r3, [r1, #16]
 8005dd8:	4605      	mov	r5, r0
 8005dda:	460c      	mov	r4, r1
 8005ddc:	b913      	cbnz	r3, 8005de4 <_fflush_r+0x10>
 8005dde:	2500      	movs	r5, #0
 8005de0:	4628      	mov	r0, r5
 8005de2:	bd38      	pop	{r3, r4, r5, pc}
 8005de4:	b118      	cbz	r0, 8005dee <_fflush_r+0x1a>
 8005de6:	6983      	ldr	r3, [r0, #24]
 8005de8:	b90b      	cbnz	r3, 8005dee <_fflush_r+0x1a>
 8005dea:	f000 f887 	bl	8005efc <__sinit>
 8005dee:	4b14      	ldr	r3, [pc, #80]	; (8005e40 <_fflush_r+0x6c>)
 8005df0:	429c      	cmp	r4, r3
 8005df2:	d11b      	bne.n	8005e2c <_fflush_r+0x58>
 8005df4:	686c      	ldr	r4, [r5, #4]
 8005df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d0ef      	beq.n	8005dde <_fflush_r+0xa>
 8005dfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e00:	07d0      	lsls	r0, r2, #31
 8005e02:	d404      	bmi.n	8005e0e <_fflush_r+0x3a>
 8005e04:	0599      	lsls	r1, r3, #22
 8005e06:	d402      	bmi.n	8005e0e <_fflush_r+0x3a>
 8005e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e0a:	f000 f915 	bl	8006038 <__retarget_lock_acquire_recursive>
 8005e0e:	4628      	mov	r0, r5
 8005e10:	4621      	mov	r1, r4
 8005e12:	f7ff ff59 	bl	8005cc8 <__sflush_r>
 8005e16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e18:	4605      	mov	r5, r0
 8005e1a:	07da      	lsls	r2, r3, #31
 8005e1c:	d4e0      	bmi.n	8005de0 <_fflush_r+0xc>
 8005e1e:	89a3      	ldrh	r3, [r4, #12]
 8005e20:	059b      	lsls	r3, r3, #22
 8005e22:	d4dd      	bmi.n	8005de0 <_fflush_r+0xc>
 8005e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e26:	f000 f908 	bl	800603a <__retarget_lock_release_recursive>
 8005e2a:	e7d9      	b.n	8005de0 <_fflush_r+0xc>
 8005e2c:	4b05      	ldr	r3, [pc, #20]	; (8005e44 <_fflush_r+0x70>)
 8005e2e:	429c      	cmp	r4, r3
 8005e30:	d101      	bne.n	8005e36 <_fflush_r+0x62>
 8005e32:	68ac      	ldr	r4, [r5, #8]
 8005e34:	e7df      	b.n	8005df6 <_fflush_r+0x22>
 8005e36:	4b04      	ldr	r3, [pc, #16]	; (8005e48 <_fflush_r+0x74>)
 8005e38:	429c      	cmp	r4, r3
 8005e3a:	bf08      	it	eq
 8005e3c:	68ec      	ldreq	r4, [r5, #12]
 8005e3e:	e7da      	b.n	8005df6 <_fflush_r+0x22>
 8005e40:	08006bd0 	.word	0x08006bd0
 8005e44:	08006bf0 	.word	0x08006bf0
 8005e48:	08006bb0 	.word	0x08006bb0

08005e4c <std>:
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	b510      	push	{r4, lr}
 8005e50:	4604      	mov	r4, r0
 8005e52:	e9c0 3300 	strd	r3, r3, [r0]
 8005e56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e5a:	6083      	str	r3, [r0, #8]
 8005e5c:	8181      	strh	r1, [r0, #12]
 8005e5e:	6643      	str	r3, [r0, #100]	; 0x64
 8005e60:	81c2      	strh	r2, [r0, #14]
 8005e62:	6183      	str	r3, [r0, #24]
 8005e64:	4619      	mov	r1, r3
 8005e66:	2208      	movs	r2, #8
 8005e68:	305c      	adds	r0, #92	; 0x5c
 8005e6a:	f7ff fdaf 	bl	80059cc <memset>
 8005e6e:	4b05      	ldr	r3, [pc, #20]	; (8005e84 <std+0x38>)
 8005e70:	6224      	str	r4, [r4, #32]
 8005e72:	6263      	str	r3, [r4, #36]	; 0x24
 8005e74:	4b04      	ldr	r3, [pc, #16]	; (8005e88 <std+0x3c>)
 8005e76:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e78:	4b04      	ldr	r3, [pc, #16]	; (8005e8c <std+0x40>)
 8005e7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e7c:	4b04      	ldr	r3, [pc, #16]	; (8005e90 <std+0x44>)
 8005e7e:	6323      	str	r3, [r4, #48]	; 0x30
 8005e80:	bd10      	pop	{r4, pc}
 8005e82:	bf00      	nop
 8005e84:	08006855 	.word	0x08006855
 8005e88:	08006877 	.word	0x08006877
 8005e8c:	080068af 	.word	0x080068af
 8005e90:	080068d3 	.word	0x080068d3

08005e94 <_cleanup_r>:
 8005e94:	4901      	ldr	r1, [pc, #4]	; (8005e9c <_cleanup_r+0x8>)
 8005e96:	f000 b8af 	b.w	8005ff8 <_fwalk_reent>
 8005e9a:	bf00      	nop
 8005e9c:	08005dd5 	.word	0x08005dd5

08005ea0 <__sfmoreglue>:
 8005ea0:	b570      	push	{r4, r5, r6, lr}
 8005ea2:	2568      	movs	r5, #104	; 0x68
 8005ea4:	1e4a      	subs	r2, r1, #1
 8005ea6:	4355      	muls	r5, r2
 8005ea8:	460e      	mov	r6, r1
 8005eaa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005eae:	f000 f975 	bl	800619c <_malloc_r>
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	b140      	cbz	r0, 8005ec8 <__sfmoreglue+0x28>
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	e9c0 1600 	strd	r1, r6, [r0]
 8005ebc:	300c      	adds	r0, #12
 8005ebe:	60a0      	str	r0, [r4, #8]
 8005ec0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ec4:	f7ff fd82 	bl	80059cc <memset>
 8005ec8:	4620      	mov	r0, r4
 8005eca:	bd70      	pop	{r4, r5, r6, pc}

08005ecc <__sfp_lock_acquire>:
 8005ecc:	4801      	ldr	r0, [pc, #4]	; (8005ed4 <__sfp_lock_acquire+0x8>)
 8005ece:	f000 b8b3 	b.w	8006038 <__retarget_lock_acquire_recursive>
 8005ed2:	bf00      	nop
 8005ed4:	20001a90 	.word	0x20001a90

08005ed8 <__sfp_lock_release>:
 8005ed8:	4801      	ldr	r0, [pc, #4]	; (8005ee0 <__sfp_lock_release+0x8>)
 8005eda:	f000 b8ae 	b.w	800603a <__retarget_lock_release_recursive>
 8005ede:	bf00      	nop
 8005ee0:	20001a90 	.word	0x20001a90

08005ee4 <__sinit_lock_acquire>:
 8005ee4:	4801      	ldr	r0, [pc, #4]	; (8005eec <__sinit_lock_acquire+0x8>)
 8005ee6:	f000 b8a7 	b.w	8006038 <__retarget_lock_acquire_recursive>
 8005eea:	bf00      	nop
 8005eec:	20001a8b 	.word	0x20001a8b

08005ef0 <__sinit_lock_release>:
 8005ef0:	4801      	ldr	r0, [pc, #4]	; (8005ef8 <__sinit_lock_release+0x8>)
 8005ef2:	f000 b8a2 	b.w	800603a <__retarget_lock_release_recursive>
 8005ef6:	bf00      	nop
 8005ef8:	20001a8b 	.word	0x20001a8b

08005efc <__sinit>:
 8005efc:	b510      	push	{r4, lr}
 8005efe:	4604      	mov	r4, r0
 8005f00:	f7ff fff0 	bl	8005ee4 <__sinit_lock_acquire>
 8005f04:	69a3      	ldr	r3, [r4, #24]
 8005f06:	b11b      	cbz	r3, 8005f10 <__sinit+0x14>
 8005f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f0c:	f7ff bff0 	b.w	8005ef0 <__sinit_lock_release>
 8005f10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005f14:	6523      	str	r3, [r4, #80]	; 0x50
 8005f16:	4b13      	ldr	r3, [pc, #76]	; (8005f64 <__sinit+0x68>)
 8005f18:	4a13      	ldr	r2, [pc, #76]	; (8005f68 <__sinit+0x6c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8005f1e:	42a3      	cmp	r3, r4
 8005f20:	bf08      	it	eq
 8005f22:	2301      	moveq	r3, #1
 8005f24:	4620      	mov	r0, r4
 8005f26:	bf08      	it	eq
 8005f28:	61a3      	streq	r3, [r4, #24]
 8005f2a:	f000 f81f 	bl	8005f6c <__sfp>
 8005f2e:	6060      	str	r0, [r4, #4]
 8005f30:	4620      	mov	r0, r4
 8005f32:	f000 f81b 	bl	8005f6c <__sfp>
 8005f36:	60a0      	str	r0, [r4, #8]
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f000 f817 	bl	8005f6c <__sfp>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2104      	movs	r1, #4
 8005f42:	60e0      	str	r0, [r4, #12]
 8005f44:	6860      	ldr	r0, [r4, #4]
 8005f46:	f7ff ff81 	bl	8005e4c <std>
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	2109      	movs	r1, #9
 8005f4e:	68a0      	ldr	r0, [r4, #8]
 8005f50:	f7ff ff7c 	bl	8005e4c <std>
 8005f54:	2202      	movs	r2, #2
 8005f56:	2112      	movs	r1, #18
 8005f58:	68e0      	ldr	r0, [r4, #12]
 8005f5a:	f7ff ff77 	bl	8005e4c <std>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	61a3      	str	r3, [r4, #24]
 8005f62:	e7d1      	b.n	8005f08 <__sinit+0xc>
 8005f64:	08006bac 	.word	0x08006bac
 8005f68:	08005e95 	.word	0x08005e95

08005f6c <__sfp>:
 8005f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6e:	4607      	mov	r7, r0
 8005f70:	f7ff ffac 	bl	8005ecc <__sfp_lock_acquire>
 8005f74:	4b1e      	ldr	r3, [pc, #120]	; (8005ff0 <__sfp+0x84>)
 8005f76:	681e      	ldr	r6, [r3, #0]
 8005f78:	69b3      	ldr	r3, [r6, #24]
 8005f7a:	b913      	cbnz	r3, 8005f82 <__sfp+0x16>
 8005f7c:	4630      	mov	r0, r6
 8005f7e:	f7ff ffbd 	bl	8005efc <__sinit>
 8005f82:	3648      	adds	r6, #72	; 0x48
 8005f84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	d503      	bpl.n	8005f94 <__sfp+0x28>
 8005f8c:	6833      	ldr	r3, [r6, #0]
 8005f8e:	b30b      	cbz	r3, 8005fd4 <__sfp+0x68>
 8005f90:	6836      	ldr	r6, [r6, #0]
 8005f92:	e7f7      	b.n	8005f84 <__sfp+0x18>
 8005f94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f98:	b9d5      	cbnz	r5, 8005fd0 <__sfp+0x64>
 8005f9a:	4b16      	ldr	r3, [pc, #88]	; (8005ff4 <__sfp+0x88>)
 8005f9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005fa0:	60e3      	str	r3, [r4, #12]
 8005fa2:	6665      	str	r5, [r4, #100]	; 0x64
 8005fa4:	f000 f847 	bl	8006036 <__retarget_lock_init_recursive>
 8005fa8:	f7ff ff96 	bl	8005ed8 <__sfp_lock_release>
 8005fac:	2208      	movs	r2, #8
 8005fae:	4629      	mov	r1, r5
 8005fb0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005fb4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005fb8:	6025      	str	r5, [r4, #0]
 8005fba:	61a5      	str	r5, [r4, #24]
 8005fbc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005fc0:	f7ff fd04 	bl	80059cc <memset>
 8005fc4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005fc8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005fcc:	4620      	mov	r0, r4
 8005fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd0:	3468      	adds	r4, #104	; 0x68
 8005fd2:	e7d9      	b.n	8005f88 <__sfp+0x1c>
 8005fd4:	2104      	movs	r1, #4
 8005fd6:	4638      	mov	r0, r7
 8005fd8:	f7ff ff62 	bl	8005ea0 <__sfmoreglue>
 8005fdc:	4604      	mov	r4, r0
 8005fde:	6030      	str	r0, [r6, #0]
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d1d5      	bne.n	8005f90 <__sfp+0x24>
 8005fe4:	f7ff ff78 	bl	8005ed8 <__sfp_lock_release>
 8005fe8:	230c      	movs	r3, #12
 8005fea:	603b      	str	r3, [r7, #0]
 8005fec:	e7ee      	b.n	8005fcc <__sfp+0x60>
 8005fee:	bf00      	nop
 8005ff0:	08006bac 	.word	0x08006bac
 8005ff4:	ffff0001 	.word	0xffff0001

08005ff8 <_fwalk_reent>:
 8005ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ffc:	4606      	mov	r6, r0
 8005ffe:	4688      	mov	r8, r1
 8006000:	2700      	movs	r7, #0
 8006002:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006006:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800600a:	f1b9 0901 	subs.w	r9, r9, #1
 800600e:	d505      	bpl.n	800601c <_fwalk_reent+0x24>
 8006010:	6824      	ldr	r4, [r4, #0]
 8006012:	2c00      	cmp	r4, #0
 8006014:	d1f7      	bne.n	8006006 <_fwalk_reent+0xe>
 8006016:	4638      	mov	r0, r7
 8006018:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800601c:	89ab      	ldrh	r3, [r5, #12]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d907      	bls.n	8006032 <_fwalk_reent+0x3a>
 8006022:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006026:	3301      	adds	r3, #1
 8006028:	d003      	beq.n	8006032 <_fwalk_reent+0x3a>
 800602a:	4629      	mov	r1, r5
 800602c:	4630      	mov	r0, r6
 800602e:	47c0      	blx	r8
 8006030:	4307      	orrs	r7, r0
 8006032:	3568      	adds	r5, #104	; 0x68
 8006034:	e7e9      	b.n	800600a <_fwalk_reent+0x12>

08006036 <__retarget_lock_init_recursive>:
 8006036:	4770      	bx	lr

08006038 <__retarget_lock_acquire_recursive>:
 8006038:	4770      	bx	lr

0800603a <__retarget_lock_release_recursive>:
 800603a:	4770      	bx	lr

0800603c <__swhatbuf_r>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	460e      	mov	r6, r1
 8006040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006044:	4614      	mov	r4, r2
 8006046:	2900      	cmp	r1, #0
 8006048:	461d      	mov	r5, r3
 800604a:	b096      	sub	sp, #88	; 0x58
 800604c:	da07      	bge.n	800605e <__swhatbuf_r+0x22>
 800604e:	2300      	movs	r3, #0
 8006050:	602b      	str	r3, [r5, #0]
 8006052:	89b3      	ldrh	r3, [r6, #12]
 8006054:	061a      	lsls	r2, r3, #24
 8006056:	d410      	bmi.n	800607a <__swhatbuf_r+0x3e>
 8006058:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800605c:	e00e      	b.n	800607c <__swhatbuf_r+0x40>
 800605e:	466a      	mov	r2, sp
 8006060:	f000 fc5e 	bl	8006920 <_fstat_r>
 8006064:	2800      	cmp	r0, #0
 8006066:	dbf2      	blt.n	800604e <__swhatbuf_r+0x12>
 8006068:	9a01      	ldr	r2, [sp, #4]
 800606a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800606e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006072:	425a      	negs	r2, r3
 8006074:	415a      	adcs	r2, r3
 8006076:	602a      	str	r2, [r5, #0]
 8006078:	e7ee      	b.n	8006058 <__swhatbuf_r+0x1c>
 800607a:	2340      	movs	r3, #64	; 0x40
 800607c:	2000      	movs	r0, #0
 800607e:	6023      	str	r3, [r4, #0]
 8006080:	b016      	add	sp, #88	; 0x58
 8006082:	bd70      	pop	{r4, r5, r6, pc}

08006084 <__smakebuf_r>:
 8006084:	898b      	ldrh	r3, [r1, #12]
 8006086:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006088:	079d      	lsls	r5, r3, #30
 800608a:	4606      	mov	r6, r0
 800608c:	460c      	mov	r4, r1
 800608e:	d507      	bpl.n	80060a0 <__smakebuf_r+0x1c>
 8006090:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	6123      	str	r3, [r4, #16]
 8006098:	2301      	movs	r3, #1
 800609a:	6163      	str	r3, [r4, #20]
 800609c:	b002      	add	sp, #8
 800609e:	bd70      	pop	{r4, r5, r6, pc}
 80060a0:	466a      	mov	r2, sp
 80060a2:	ab01      	add	r3, sp, #4
 80060a4:	f7ff ffca 	bl	800603c <__swhatbuf_r>
 80060a8:	9900      	ldr	r1, [sp, #0]
 80060aa:	4605      	mov	r5, r0
 80060ac:	4630      	mov	r0, r6
 80060ae:	f000 f875 	bl	800619c <_malloc_r>
 80060b2:	b948      	cbnz	r0, 80060c8 <__smakebuf_r+0x44>
 80060b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060b8:	059a      	lsls	r2, r3, #22
 80060ba:	d4ef      	bmi.n	800609c <__smakebuf_r+0x18>
 80060bc:	f023 0303 	bic.w	r3, r3, #3
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	81a3      	strh	r3, [r4, #12]
 80060c6:	e7e3      	b.n	8006090 <__smakebuf_r+0xc>
 80060c8:	4b0d      	ldr	r3, [pc, #52]	; (8006100 <__smakebuf_r+0x7c>)
 80060ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80060cc:	89a3      	ldrh	r3, [r4, #12]
 80060ce:	6020      	str	r0, [r4, #0]
 80060d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060d4:	81a3      	strh	r3, [r4, #12]
 80060d6:	9b00      	ldr	r3, [sp, #0]
 80060d8:	6120      	str	r0, [r4, #16]
 80060da:	6163      	str	r3, [r4, #20]
 80060dc:	9b01      	ldr	r3, [sp, #4]
 80060de:	b15b      	cbz	r3, 80060f8 <__smakebuf_r+0x74>
 80060e0:	4630      	mov	r0, r6
 80060e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060e6:	f000 fc2d 	bl	8006944 <_isatty_r>
 80060ea:	b128      	cbz	r0, 80060f8 <__smakebuf_r+0x74>
 80060ec:	89a3      	ldrh	r3, [r4, #12]
 80060ee:	f023 0303 	bic.w	r3, r3, #3
 80060f2:	f043 0301 	orr.w	r3, r3, #1
 80060f6:	81a3      	strh	r3, [r4, #12]
 80060f8:	89a0      	ldrh	r0, [r4, #12]
 80060fa:	4305      	orrs	r5, r0
 80060fc:	81a5      	strh	r5, [r4, #12]
 80060fe:	e7cd      	b.n	800609c <__smakebuf_r+0x18>
 8006100:	08005e95 	.word	0x08005e95

08006104 <_free_r>:
 8006104:	b538      	push	{r3, r4, r5, lr}
 8006106:	4605      	mov	r5, r0
 8006108:	2900      	cmp	r1, #0
 800610a:	d043      	beq.n	8006194 <_free_r+0x90>
 800610c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006110:	1f0c      	subs	r4, r1, #4
 8006112:	2b00      	cmp	r3, #0
 8006114:	bfb8      	it	lt
 8006116:	18e4      	addlt	r4, r4, r3
 8006118:	f000 fc5e 	bl	80069d8 <__malloc_lock>
 800611c:	4a1e      	ldr	r2, [pc, #120]	; (8006198 <_free_r+0x94>)
 800611e:	6813      	ldr	r3, [r2, #0]
 8006120:	4610      	mov	r0, r2
 8006122:	b933      	cbnz	r3, 8006132 <_free_r+0x2e>
 8006124:	6063      	str	r3, [r4, #4]
 8006126:	6014      	str	r4, [r2, #0]
 8006128:	4628      	mov	r0, r5
 800612a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800612e:	f000 bc59 	b.w	80069e4 <__malloc_unlock>
 8006132:	42a3      	cmp	r3, r4
 8006134:	d90a      	bls.n	800614c <_free_r+0x48>
 8006136:	6821      	ldr	r1, [r4, #0]
 8006138:	1862      	adds	r2, r4, r1
 800613a:	4293      	cmp	r3, r2
 800613c:	bf01      	itttt	eq
 800613e:	681a      	ldreq	r2, [r3, #0]
 8006140:	685b      	ldreq	r3, [r3, #4]
 8006142:	1852      	addeq	r2, r2, r1
 8006144:	6022      	streq	r2, [r4, #0]
 8006146:	6063      	str	r3, [r4, #4]
 8006148:	6004      	str	r4, [r0, #0]
 800614a:	e7ed      	b.n	8006128 <_free_r+0x24>
 800614c:	461a      	mov	r2, r3
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	b10b      	cbz	r3, 8006156 <_free_r+0x52>
 8006152:	42a3      	cmp	r3, r4
 8006154:	d9fa      	bls.n	800614c <_free_r+0x48>
 8006156:	6811      	ldr	r1, [r2, #0]
 8006158:	1850      	adds	r0, r2, r1
 800615a:	42a0      	cmp	r0, r4
 800615c:	d10b      	bne.n	8006176 <_free_r+0x72>
 800615e:	6820      	ldr	r0, [r4, #0]
 8006160:	4401      	add	r1, r0
 8006162:	1850      	adds	r0, r2, r1
 8006164:	4283      	cmp	r3, r0
 8006166:	6011      	str	r1, [r2, #0]
 8006168:	d1de      	bne.n	8006128 <_free_r+0x24>
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	4401      	add	r1, r0
 8006170:	6011      	str	r1, [r2, #0]
 8006172:	6053      	str	r3, [r2, #4]
 8006174:	e7d8      	b.n	8006128 <_free_r+0x24>
 8006176:	d902      	bls.n	800617e <_free_r+0x7a>
 8006178:	230c      	movs	r3, #12
 800617a:	602b      	str	r3, [r5, #0]
 800617c:	e7d4      	b.n	8006128 <_free_r+0x24>
 800617e:	6820      	ldr	r0, [r4, #0]
 8006180:	1821      	adds	r1, r4, r0
 8006182:	428b      	cmp	r3, r1
 8006184:	bf01      	itttt	eq
 8006186:	6819      	ldreq	r1, [r3, #0]
 8006188:	685b      	ldreq	r3, [r3, #4]
 800618a:	1809      	addeq	r1, r1, r0
 800618c:	6021      	streq	r1, [r4, #0]
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	6054      	str	r4, [r2, #4]
 8006192:	e7c9      	b.n	8006128 <_free_r+0x24>
 8006194:	bd38      	pop	{r3, r4, r5, pc}
 8006196:	bf00      	nop
 8006198:	200019d4 	.word	0x200019d4

0800619c <_malloc_r>:
 800619c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800619e:	1ccd      	adds	r5, r1, #3
 80061a0:	f025 0503 	bic.w	r5, r5, #3
 80061a4:	3508      	adds	r5, #8
 80061a6:	2d0c      	cmp	r5, #12
 80061a8:	bf38      	it	cc
 80061aa:	250c      	movcc	r5, #12
 80061ac:	2d00      	cmp	r5, #0
 80061ae:	4606      	mov	r6, r0
 80061b0:	db01      	blt.n	80061b6 <_malloc_r+0x1a>
 80061b2:	42a9      	cmp	r1, r5
 80061b4:	d903      	bls.n	80061be <_malloc_r+0x22>
 80061b6:	230c      	movs	r3, #12
 80061b8:	6033      	str	r3, [r6, #0]
 80061ba:	2000      	movs	r0, #0
 80061bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061be:	f000 fc0b 	bl	80069d8 <__malloc_lock>
 80061c2:	4921      	ldr	r1, [pc, #132]	; (8006248 <_malloc_r+0xac>)
 80061c4:	680a      	ldr	r2, [r1, #0]
 80061c6:	4614      	mov	r4, r2
 80061c8:	b99c      	cbnz	r4, 80061f2 <_malloc_r+0x56>
 80061ca:	4f20      	ldr	r7, [pc, #128]	; (800624c <_malloc_r+0xb0>)
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	b923      	cbnz	r3, 80061da <_malloc_r+0x3e>
 80061d0:	4621      	mov	r1, r4
 80061d2:	4630      	mov	r0, r6
 80061d4:	f000 fb2e 	bl	8006834 <_sbrk_r>
 80061d8:	6038      	str	r0, [r7, #0]
 80061da:	4629      	mov	r1, r5
 80061dc:	4630      	mov	r0, r6
 80061de:	f000 fb29 	bl	8006834 <_sbrk_r>
 80061e2:	1c43      	adds	r3, r0, #1
 80061e4:	d123      	bne.n	800622e <_malloc_r+0x92>
 80061e6:	230c      	movs	r3, #12
 80061e8:	4630      	mov	r0, r6
 80061ea:	6033      	str	r3, [r6, #0]
 80061ec:	f000 fbfa 	bl	80069e4 <__malloc_unlock>
 80061f0:	e7e3      	b.n	80061ba <_malloc_r+0x1e>
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	1b5b      	subs	r3, r3, r5
 80061f6:	d417      	bmi.n	8006228 <_malloc_r+0x8c>
 80061f8:	2b0b      	cmp	r3, #11
 80061fa:	d903      	bls.n	8006204 <_malloc_r+0x68>
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	441c      	add	r4, r3
 8006200:	6025      	str	r5, [r4, #0]
 8006202:	e004      	b.n	800620e <_malloc_r+0x72>
 8006204:	6863      	ldr	r3, [r4, #4]
 8006206:	42a2      	cmp	r2, r4
 8006208:	bf0c      	ite	eq
 800620a:	600b      	streq	r3, [r1, #0]
 800620c:	6053      	strne	r3, [r2, #4]
 800620e:	4630      	mov	r0, r6
 8006210:	f000 fbe8 	bl	80069e4 <__malloc_unlock>
 8006214:	f104 000b 	add.w	r0, r4, #11
 8006218:	1d23      	adds	r3, r4, #4
 800621a:	f020 0007 	bic.w	r0, r0, #7
 800621e:	1ac2      	subs	r2, r0, r3
 8006220:	d0cc      	beq.n	80061bc <_malloc_r+0x20>
 8006222:	1a1b      	subs	r3, r3, r0
 8006224:	50a3      	str	r3, [r4, r2]
 8006226:	e7c9      	b.n	80061bc <_malloc_r+0x20>
 8006228:	4622      	mov	r2, r4
 800622a:	6864      	ldr	r4, [r4, #4]
 800622c:	e7cc      	b.n	80061c8 <_malloc_r+0x2c>
 800622e:	1cc4      	adds	r4, r0, #3
 8006230:	f024 0403 	bic.w	r4, r4, #3
 8006234:	42a0      	cmp	r0, r4
 8006236:	d0e3      	beq.n	8006200 <_malloc_r+0x64>
 8006238:	1a21      	subs	r1, r4, r0
 800623a:	4630      	mov	r0, r6
 800623c:	f000 fafa 	bl	8006834 <_sbrk_r>
 8006240:	3001      	adds	r0, #1
 8006242:	d1dd      	bne.n	8006200 <_malloc_r+0x64>
 8006244:	e7cf      	b.n	80061e6 <_malloc_r+0x4a>
 8006246:	bf00      	nop
 8006248:	200019d4 	.word	0x200019d4
 800624c:	200019d8 	.word	0x200019d8

08006250 <__ssputs_r>:
 8006250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006254:	688e      	ldr	r6, [r1, #8]
 8006256:	4682      	mov	sl, r0
 8006258:	429e      	cmp	r6, r3
 800625a:	460c      	mov	r4, r1
 800625c:	4690      	mov	r8, r2
 800625e:	461f      	mov	r7, r3
 8006260:	d838      	bhi.n	80062d4 <__ssputs_r+0x84>
 8006262:	898a      	ldrh	r2, [r1, #12]
 8006264:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006268:	d032      	beq.n	80062d0 <__ssputs_r+0x80>
 800626a:	6825      	ldr	r5, [r4, #0]
 800626c:	6909      	ldr	r1, [r1, #16]
 800626e:	3301      	adds	r3, #1
 8006270:	eba5 0901 	sub.w	r9, r5, r1
 8006274:	6965      	ldr	r5, [r4, #20]
 8006276:	444b      	add	r3, r9
 8006278:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800627c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006280:	106d      	asrs	r5, r5, #1
 8006282:	429d      	cmp	r5, r3
 8006284:	bf38      	it	cc
 8006286:	461d      	movcc	r5, r3
 8006288:	0553      	lsls	r3, r2, #21
 800628a:	d531      	bpl.n	80062f0 <__ssputs_r+0xa0>
 800628c:	4629      	mov	r1, r5
 800628e:	f7ff ff85 	bl	800619c <_malloc_r>
 8006292:	4606      	mov	r6, r0
 8006294:	b950      	cbnz	r0, 80062ac <__ssputs_r+0x5c>
 8006296:	230c      	movs	r3, #12
 8006298:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800629c:	f8ca 3000 	str.w	r3, [sl]
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a6:	81a3      	strh	r3, [r4, #12]
 80062a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ac:	464a      	mov	r2, r9
 80062ae:	6921      	ldr	r1, [r4, #16]
 80062b0:	f7ff fb7e 	bl	80059b0 <memcpy>
 80062b4:	89a3      	ldrh	r3, [r4, #12]
 80062b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062be:	81a3      	strh	r3, [r4, #12]
 80062c0:	6126      	str	r6, [r4, #16]
 80062c2:	444e      	add	r6, r9
 80062c4:	6026      	str	r6, [r4, #0]
 80062c6:	463e      	mov	r6, r7
 80062c8:	6165      	str	r5, [r4, #20]
 80062ca:	eba5 0509 	sub.w	r5, r5, r9
 80062ce:	60a5      	str	r5, [r4, #8]
 80062d0:	42be      	cmp	r6, r7
 80062d2:	d900      	bls.n	80062d6 <__ssputs_r+0x86>
 80062d4:	463e      	mov	r6, r7
 80062d6:	4632      	mov	r2, r6
 80062d8:	4641      	mov	r1, r8
 80062da:	6820      	ldr	r0, [r4, #0]
 80062dc:	f000 fb62 	bl	80069a4 <memmove>
 80062e0:	68a3      	ldr	r3, [r4, #8]
 80062e2:	6822      	ldr	r2, [r4, #0]
 80062e4:	1b9b      	subs	r3, r3, r6
 80062e6:	4432      	add	r2, r6
 80062e8:	2000      	movs	r0, #0
 80062ea:	60a3      	str	r3, [r4, #8]
 80062ec:	6022      	str	r2, [r4, #0]
 80062ee:	e7db      	b.n	80062a8 <__ssputs_r+0x58>
 80062f0:	462a      	mov	r2, r5
 80062f2:	f000 fb7d 	bl	80069f0 <_realloc_r>
 80062f6:	4606      	mov	r6, r0
 80062f8:	2800      	cmp	r0, #0
 80062fa:	d1e1      	bne.n	80062c0 <__ssputs_r+0x70>
 80062fc:	4650      	mov	r0, sl
 80062fe:	6921      	ldr	r1, [r4, #16]
 8006300:	f7ff ff00 	bl	8006104 <_free_r>
 8006304:	e7c7      	b.n	8006296 <__ssputs_r+0x46>
	...

08006308 <_svfiprintf_r>:
 8006308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800630c:	4698      	mov	r8, r3
 800630e:	898b      	ldrh	r3, [r1, #12]
 8006310:	4607      	mov	r7, r0
 8006312:	061b      	lsls	r3, r3, #24
 8006314:	460d      	mov	r5, r1
 8006316:	4614      	mov	r4, r2
 8006318:	b09d      	sub	sp, #116	; 0x74
 800631a:	d50e      	bpl.n	800633a <_svfiprintf_r+0x32>
 800631c:	690b      	ldr	r3, [r1, #16]
 800631e:	b963      	cbnz	r3, 800633a <_svfiprintf_r+0x32>
 8006320:	2140      	movs	r1, #64	; 0x40
 8006322:	f7ff ff3b 	bl	800619c <_malloc_r>
 8006326:	6028      	str	r0, [r5, #0]
 8006328:	6128      	str	r0, [r5, #16]
 800632a:	b920      	cbnz	r0, 8006336 <_svfiprintf_r+0x2e>
 800632c:	230c      	movs	r3, #12
 800632e:	603b      	str	r3, [r7, #0]
 8006330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006334:	e0d1      	b.n	80064da <_svfiprintf_r+0x1d2>
 8006336:	2340      	movs	r3, #64	; 0x40
 8006338:	616b      	str	r3, [r5, #20]
 800633a:	2300      	movs	r3, #0
 800633c:	9309      	str	r3, [sp, #36]	; 0x24
 800633e:	2320      	movs	r3, #32
 8006340:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006344:	2330      	movs	r3, #48	; 0x30
 8006346:	f04f 0901 	mov.w	r9, #1
 800634a:	f8cd 800c 	str.w	r8, [sp, #12]
 800634e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80064f4 <_svfiprintf_r+0x1ec>
 8006352:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006356:	4623      	mov	r3, r4
 8006358:	469a      	mov	sl, r3
 800635a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800635e:	b10a      	cbz	r2, 8006364 <_svfiprintf_r+0x5c>
 8006360:	2a25      	cmp	r2, #37	; 0x25
 8006362:	d1f9      	bne.n	8006358 <_svfiprintf_r+0x50>
 8006364:	ebba 0b04 	subs.w	fp, sl, r4
 8006368:	d00b      	beq.n	8006382 <_svfiprintf_r+0x7a>
 800636a:	465b      	mov	r3, fp
 800636c:	4622      	mov	r2, r4
 800636e:	4629      	mov	r1, r5
 8006370:	4638      	mov	r0, r7
 8006372:	f7ff ff6d 	bl	8006250 <__ssputs_r>
 8006376:	3001      	adds	r0, #1
 8006378:	f000 80aa 	beq.w	80064d0 <_svfiprintf_r+0x1c8>
 800637c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800637e:	445a      	add	r2, fp
 8006380:	9209      	str	r2, [sp, #36]	; 0x24
 8006382:	f89a 3000 	ldrb.w	r3, [sl]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 80a2 	beq.w	80064d0 <_svfiprintf_r+0x1c8>
 800638c:	2300      	movs	r3, #0
 800638e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006392:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006396:	f10a 0a01 	add.w	sl, sl, #1
 800639a:	9304      	str	r3, [sp, #16]
 800639c:	9307      	str	r3, [sp, #28]
 800639e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063a2:	931a      	str	r3, [sp, #104]	; 0x68
 80063a4:	4654      	mov	r4, sl
 80063a6:	2205      	movs	r2, #5
 80063a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063ac:	4851      	ldr	r0, [pc, #324]	; (80064f4 <_svfiprintf_r+0x1ec>)
 80063ae:	f000 faeb 	bl	8006988 <memchr>
 80063b2:	9a04      	ldr	r2, [sp, #16]
 80063b4:	b9d8      	cbnz	r0, 80063ee <_svfiprintf_r+0xe6>
 80063b6:	06d0      	lsls	r0, r2, #27
 80063b8:	bf44      	itt	mi
 80063ba:	2320      	movmi	r3, #32
 80063bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063c0:	0711      	lsls	r1, r2, #28
 80063c2:	bf44      	itt	mi
 80063c4:	232b      	movmi	r3, #43	; 0x2b
 80063c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063ca:	f89a 3000 	ldrb.w	r3, [sl]
 80063ce:	2b2a      	cmp	r3, #42	; 0x2a
 80063d0:	d015      	beq.n	80063fe <_svfiprintf_r+0xf6>
 80063d2:	4654      	mov	r4, sl
 80063d4:	2000      	movs	r0, #0
 80063d6:	f04f 0c0a 	mov.w	ip, #10
 80063da:	9a07      	ldr	r2, [sp, #28]
 80063dc:	4621      	mov	r1, r4
 80063de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063e2:	3b30      	subs	r3, #48	; 0x30
 80063e4:	2b09      	cmp	r3, #9
 80063e6:	d94e      	bls.n	8006486 <_svfiprintf_r+0x17e>
 80063e8:	b1b0      	cbz	r0, 8006418 <_svfiprintf_r+0x110>
 80063ea:	9207      	str	r2, [sp, #28]
 80063ec:	e014      	b.n	8006418 <_svfiprintf_r+0x110>
 80063ee:	eba0 0308 	sub.w	r3, r0, r8
 80063f2:	fa09 f303 	lsl.w	r3, r9, r3
 80063f6:	4313      	orrs	r3, r2
 80063f8:	46a2      	mov	sl, r4
 80063fa:	9304      	str	r3, [sp, #16]
 80063fc:	e7d2      	b.n	80063a4 <_svfiprintf_r+0x9c>
 80063fe:	9b03      	ldr	r3, [sp, #12]
 8006400:	1d19      	adds	r1, r3, #4
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	9103      	str	r1, [sp, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	bfbb      	ittet	lt
 800640a:	425b      	neglt	r3, r3
 800640c:	f042 0202 	orrlt.w	r2, r2, #2
 8006410:	9307      	strge	r3, [sp, #28]
 8006412:	9307      	strlt	r3, [sp, #28]
 8006414:	bfb8      	it	lt
 8006416:	9204      	strlt	r2, [sp, #16]
 8006418:	7823      	ldrb	r3, [r4, #0]
 800641a:	2b2e      	cmp	r3, #46	; 0x2e
 800641c:	d10c      	bne.n	8006438 <_svfiprintf_r+0x130>
 800641e:	7863      	ldrb	r3, [r4, #1]
 8006420:	2b2a      	cmp	r3, #42	; 0x2a
 8006422:	d135      	bne.n	8006490 <_svfiprintf_r+0x188>
 8006424:	9b03      	ldr	r3, [sp, #12]
 8006426:	3402      	adds	r4, #2
 8006428:	1d1a      	adds	r2, r3, #4
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	9203      	str	r2, [sp, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	bfb8      	it	lt
 8006432:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006436:	9305      	str	r3, [sp, #20]
 8006438:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006504 <_svfiprintf_r+0x1fc>
 800643c:	2203      	movs	r2, #3
 800643e:	4650      	mov	r0, sl
 8006440:	7821      	ldrb	r1, [r4, #0]
 8006442:	f000 faa1 	bl	8006988 <memchr>
 8006446:	b140      	cbz	r0, 800645a <_svfiprintf_r+0x152>
 8006448:	2340      	movs	r3, #64	; 0x40
 800644a:	eba0 000a 	sub.w	r0, r0, sl
 800644e:	fa03 f000 	lsl.w	r0, r3, r0
 8006452:	9b04      	ldr	r3, [sp, #16]
 8006454:	3401      	adds	r4, #1
 8006456:	4303      	orrs	r3, r0
 8006458:	9304      	str	r3, [sp, #16]
 800645a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800645e:	2206      	movs	r2, #6
 8006460:	4825      	ldr	r0, [pc, #148]	; (80064f8 <_svfiprintf_r+0x1f0>)
 8006462:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006466:	f000 fa8f 	bl	8006988 <memchr>
 800646a:	2800      	cmp	r0, #0
 800646c:	d038      	beq.n	80064e0 <_svfiprintf_r+0x1d8>
 800646e:	4b23      	ldr	r3, [pc, #140]	; (80064fc <_svfiprintf_r+0x1f4>)
 8006470:	bb1b      	cbnz	r3, 80064ba <_svfiprintf_r+0x1b2>
 8006472:	9b03      	ldr	r3, [sp, #12]
 8006474:	3307      	adds	r3, #7
 8006476:	f023 0307 	bic.w	r3, r3, #7
 800647a:	3308      	adds	r3, #8
 800647c:	9303      	str	r3, [sp, #12]
 800647e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006480:	4433      	add	r3, r6
 8006482:	9309      	str	r3, [sp, #36]	; 0x24
 8006484:	e767      	b.n	8006356 <_svfiprintf_r+0x4e>
 8006486:	460c      	mov	r4, r1
 8006488:	2001      	movs	r0, #1
 800648a:	fb0c 3202 	mla	r2, ip, r2, r3
 800648e:	e7a5      	b.n	80063dc <_svfiprintf_r+0xd4>
 8006490:	2300      	movs	r3, #0
 8006492:	f04f 0c0a 	mov.w	ip, #10
 8006496:	4619      	mov	r1, r3
 8006498:	3401      	adds	r4, #1
 800649a:	9305      	str	r3, [sp, #20]
 800649c:	4620      	mov	r0, r4
 800649e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064a2:	3a30      	subs	r2, #48	; 0x30
 80064a4:	2a09      	cmp	r2, #9
 80064a6:	d903      	bls.n	80064b0 <_svfiprintf_r+0x1a8>
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0c5      	beq.n	8006438 <_svfiprintf_r+0x130>
 80064ac:	9105      	str	r1, [sp, #20]
 80064ae:	e7c3      	b.n	8006438 <_svfiprintf_r+0x130>
 80064b0:	4604      	mov	r4, r0
 80064b2:	2301      	movs	r3, #1
 80064b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80064b8:	e7f0      	b.n	800649c <_svfiprintf_r+0x194>
 80064ba:	ab03      	add	r3, sp, #12
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	462a      	mov	r2, r5
 80064c0:	4638      	mov	r0, r7
 80064c2:	4b0f      	ldr	r3, [pc, #60]	; (8006500 <_svfiprintf_r+0x1f8>)
 80064c4:	a904      	add	r1, sp, #16
 80064c6:	f3af 8000 	nop.w
 80064ca:	1c42      	adds	r2, r0, #1
 80064cc:	4606      	mov	r6, r0
 80064ce:	d1d6      	bne.n	800647e <_svfiprintf_r+0x176>
 80064d0:	89ab      	ldrh	r3, [r5, #12]
 80064d2:	065b      	lsls	r3, r3, #25
 80064d4:	f53f af2c 	bmi.w	8006330 <_svfiprintf_r+0x28>
 80064d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064da:	b01d      	add	sp, #116	; 0x74
 80064dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e0:	ab03      	add	r3, sp, #12
 80064e2:	9300      	str	r3, [sp, #0]
 80064e4:	462a      	mov	r2, r5
 80064e6:	4638      	mov	r0, r7
 80064e8:	4b05      	ldr	r3, [pc, #20]	; (8006500 <_svfiprintf_r+0x1f8>)
 80064ea:	a904      	add	r1, sp, #16
 80064ec:	f000 f87c 	bl	80065e8 <_printf_i>
 80064f0:	e7eb      	b.n	80064ca <_svfiprintf_r+0x1c2>
 80064f2:	bf00      	nop
 80064f4:	08006c10 	.word	0x08006c10
 80064f8:	08006c1a 	.word	0x08006c1a
 80064fc:	00000000 	.word	0x00000000
 8006500:	08006251 	.word	0x08006251
 8006504:	08006c16 	.word	0x08006c16

08006508 <_printf_common>:
 8006508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	4616      	mov	r6, r2
 800650e:	4699      	mov	r9, r3
 8006510:	688a      	ldr	r2, [r1, #8]
 8006512:	690b      	ldr	r3, [r1, #16]
 8006514:	4607      	mov	r7, r0
 8006516:	4293      	cmp	r3, r2
 8006518:	bfb8      	it	lt
 800651a:	4613      	movlt	r3, r2
 800651c:	6033      	str	r3, [r6, #0]
 800651e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006522:	460c      	mov	r4, r1
 8006524:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006528:	b10a      	cbz	r2, 800652e <_printf_common+0x26>
 800652a:	3301      	adds	r3, #1
 800652c:	6033      	str	r3, [r6, #0]
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	0699      	lsls	r1, r3, #26
 8006532:	bf42      	ittt	mi
 8006534:	6833      	ldrmi	r3, [r6, #0]
 8006536:	3302      	addmi	r3, #2
 8006538:	6033      	strmi	r3, [r6, #0]
 800653a:	6825      	ldr	r5, [r4, #0]
 800653c:	f015 0506 	ands.w	r5, r5, #6
 8006540:	d106      	bne.n	8006550 <_printf_common+0x48>
 8006542:	f104 0a19 	add.w	sl, r4, #25
 8006546:	68e3      	ldr	r3, [r4, #12]
 8006548:	6832      	ldr	r2, [r6, #0]
 800654a:	1a9b      	subs	r3, r3, r2
 800654c:	42ab      	cmp	r3, r5
 800654e:	dc28      	bgt.n	80065a2 <_printf_common+0x9a>
 8006550:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006554:	1e13      	subs	r3, r2, #0
 8006556:	6822      	ldr	r2, [r4, #0]
 8006558:	bf18      	it	ne
 800655a:	2301      	movne	r3, #1
 800655c:	0692      	lsls	r2, r2, #26
 800655e:	d42d      	bmi.n	80065bc <_printf_common+0xb4>
 8006560:	4649      	mov	r1, r9
 8006562:	4638      	mov	r0, r7
 8006564:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006568:	47c0      	blx	r8
 800656a:	3001      	adds	r0, #1
 800656c:	d020      	beq.n	80065b0 <_printf_common+0xa8>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	68e5      	ldr	r5, [r4, #12]
 8006572:	f003 0306 	and.w	r3, r3, #6
 8006576:	2b04      	cmp	r3, #4
 8006578:	bf18      	it	ne
 800657a:	2500      	movne	r5, #0
 800657c:	6832      	ldr	r2, [r6, #0]
 800657e:	f04f 0600 	mov.w	r6, #0
 8006582:	68a3      	ldr	r3, [r4, #8]
 8006584:	bf08      	it	eq
 8006586:	1aad      	subeq	r5, r5, r2
 8006588:	6922      	ldr	r2, [r4, #16]
 800658a:	bf08      	it	eq
 800658c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006590:	4293      	cmp	r3, r2
 8006592:	bfc4      	itt	gt
 8006594:	1a9b      	subgt	r3, r3, r2
 8006596:	18ed      	addgt	r5, r5, r3
 8006598:	341a      	adds	r4, #26
 800659a:	42b5      	cmp	r5, r6
 800659c:	d11a      	bne.n	80065d4 <_printf_common+0xcc>
 800659e:	2000      	movs	r0, #0
 80065a0:	e008      	b.n	80065b4 <_printf_common+0xac>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4652      	mov	r2, sl
 80065a6:	4649      	mov	r1, r9
 80065a8:	4638      	mov	r0, r7
 80065aa:	47c0      	blx	r8
 80065ac:	3001      	adds	r0, #1
 80065ae:	d103      	bne.n	80065b8 <_printf_common+0xb0>
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b8:	3501      	adds	r5, #1
 80065ba:	e7c4      	b.n	8006546 <_printf_common+0x3e>
 80065bc:	2030      	movs	r0, #48	; 0x30
 80065be:	18e1      	adds	r1, r4, r3
 80065c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065c4:	1c5a      	adds	r2, r3, #1
 80065c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065ca:	4422      	add	r2, r4
 80065cc:	3302      	adds	r3, #2
 80065ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065d2:	e7c5      	b.n	8006560 <_printf_common+0x58>
 80065d4:	2301      	movs	r3, #1
 80065d6:	4622      	mov	r2, r4
 80065d8:	4649      	mov	r1, r9
 80065da:	4638      	mov	r0, r7
 80065dc:	47c0      	blx	r8
 80065de:	3001      	adds	r0, #1
 80065e0:	d0e6      	beq.n	80065b0 <_printf_common+0xa8>
 80065e2:	3601      	adds	r6, #1
 80065e4:	e7d9      	b.n	800659a <_printf_common+0x92>
	...

080065e8 <_printf_i>:
 80065e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	460c      	mov	r4, r1
 80065ee:	7e27      	ldrb	r7, [r4, #24]
 80065f0:	4691      	mov	r9, r2
 80065f2:	2f78      	cmp	r7, #120	; 0x78
 80065f4:	4680      	mov	r8, r0
 80065f6:	469a      	mov	sl, r3
 80065f8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80065fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065fe:	d807      	bhi.n	8006610 <_printf_i+0x28>
 8006600:	2f62      	cmp	r7, #98	; 0x62
 8006602:	d80a      	bhi.n	800661a <_printf_i+0x32>
 8006604:	2f00      	cmp	r7, #0
 8006606:	f000 80d9 	beq.w	80067bc <_printf_i+0x1d4>
 800660a:	2f58      	cmp	r7, #88	; 0x58
 800660c:	f000 80a4 	beq.w	8006758 <_printf_i+0x170>
 8006610:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006614:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006618:	e03a      	b.n	8006690 <_printf_i+0xa8>
 800661a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800661e:	2b15      	cmp	r3, #21
 8006620:	d8f6      	bhi.n	8006610 <_printf_i+0x28>
 8006622:	a001      	add	r0, pc, #4	; (adr r0, 8006628 <_printf_i+0x40>)
 8006624:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006628:	08006681 	.word	0x08006681
 800662c:	08006695 	.word	0x08006695
 8006630:	08006611 	.word	0x08006611
 8006634:	08006611 	.word	0x08006611
 8006638:	08006611 	.word	0x08006611
 800663c:	08006611 	.word	0x08006611
 8006640:	08006695 	.word	0x08006695
 8006644:	08006611 	.word	0x08006611
 8006648:	08006611 	.word	0x08006611
 800664c:	08006611 	.word	0x08006611
 8006650:	08006611 	.word	0x08006611
 8006654:	080067a3 	.word	0x080067a3
 8006658:	080066c5 	.word	0x080066c5
 800665c:	08006785 	.word	0x08006785
 8006660:	08006611 	.word	0x08006611
 8006664:	08006611 	.word	0x08006611
 8006668:	080067c5 	.word	0x080067c5
 800666c:	08006611 	.word	0x08006611
 8006670:	080066c5 	.word	0x080066c5
 8006674:	08006611 	.word	0x08006611
 8006678:	08006611 	.word	0x08006611
 800667c:	0800678d 	.word	0x0800678d
 8006680:	680b      	ldr	r3, [r1, #0]
 8006682:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006686:	1d1a      	adds	r2, r3, #4
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	600a      	str	r2, [r1, #0]
 800668c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006690:	2301      	movs	r3, #1
 8006692:	e0a4      	b.n	80067de <_printf_i+0x1f6>
 8006694:	6825      	ldr	r5, [r4, #0]
 8006696:	6808      	ldr	r0, [r1, #0]
 8006698:	062e      	lsls	r6, r5, #24
 800669a:	f100 0304 	add.w	r3, r0, #4
 800669e:	d50a      	bpl.n	80066b6 <_printf_i+0xce>
 80066a0:	6805      	ldr	r5, [r0, #0]
 80066a2:	600b      	str	r3, [r1, #0]
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	da03      	bge.n	80066b0 <_printf_i+0xc8>
 80066a8:	232d      	movs	r3, #45	; 0x2d
 80066aa:	426d      	negs	r5, r5
 80066ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b0:	230a      	movs	r3, #10
 80066b2:	485e      	ldr	r0, [pc, #376]	; (800682c <_printf_i+0x244>)
 80066b4:	e019      	b.n	80066ea <_printf_i+0x102>
 80066b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80066ba:	6805      	ldr	r5, [r0, #0]
 80066bc:	600b      	str	r3, [r1, #0]
 80066be:	bf18      	it	ne
 80066c0:	b22d      	sxthne	r5, r5
 80066c2:	e7ef      	b.n	80066a4 <_printf_i+0xbc>
 80066c4:	680b      	ldr	r3, [r1, #0]
 80066c6:	6825      	ldr	r5, [r4, #0]
 80066c8:	1d18      	adds	r0, r3, #4
 80066ca:	6008      	str	r0, [r1, #0]
 80066cc:	0628      	lsls	r0, r5, #24
 80066ce:	d501      	bpl.n	80066d4 <_printf_i+0xec>
 80066d0:	681d      	ldr	r5, [r3, #0]
 80066d2:	e002      	b.n	80066da <_printf_i+0xf2>
 80066d4:	0669      	lsls	r1, r5, #25
 80066d6:	d5fb      	bpl.n	80066d0 <_printf_i+0xe8>
 80066d8:	881d      	ldrh	r5, [r3, #0]
 80066da:	2f6f      	cmp	r7, #111	; 0x6f
 80066dc:	bf0c      	ite	eq
 80066de:	2308      	moveq	r3, #8
 80066e0:	230a      	movne	r3, #10
 80066e2:	4852      	ldr	r0, [pc, #328]	; (800682c <_printf_i+0x244>)
 80066e4:	2100      	movs	r1, #0
 80066e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066ea:	6866      	ldr	r6, [r4, #4]
 80066ec:	2e00      	cmp	r6, #0
 80066ee:	bfa8      	it	ge
 80066f0:	6821      	ldrge	r1, [r4, #0]
 80066f2:	60a6      	str	r6, [r4, #8]
 80066f4:	bfa4      	itt	ge
 80066f6:	f021 0104 	bicge.w	r1, r1, #4
 80066fa:	6021      	strge	r1, [r4, #0]
 80066fc:	b90d      	cbnz	r5, 8006702 <_printf_i+0x11a>
 80066fe:	2e00      	cmp	r6, #0
 8006700:	d04d      	beq.n	800679e <_printf_i+0x1b6>
 8006702:	4616      	mov	r6, r2
 8006704:	fbb5 f1f3 	udiv	r1, r5, r3
 8006708:	fb03 5711 	mls	r7, r3, r1, r5
 800670c:	5dc7      	ldrb	r7, [r0, r7]
 800670e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006712:	462f      	mov	r7, r5
 8006714:	42bb      	cmp	r3, r7
 8006716:	460d      	mov	r5, r1
 8006718:	d9f4      	bls.n	8006704 <_printf_i+0x11c>
 800671a:	2b08      	cmp	r3, #8
 800671c:	d10b      	bne.n	8006736 <_printf_i+0x14e>
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	07df      	lsls	r7, r3, #31
 8006722:	d508      	bpl.n	8006736 <_printf_i+0x14e>
 8006724:	6923      	ldr	r3, [r4, #16]
 8006726:	6861      	ldr	r1, [r4, #4]
 8006728:	4299      	cmp	r1, r3
 800672a:	bfde      	ittt	le
 800672c:	2330      	movle	r3, #48	; 0x30
 800672e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006732:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006736:	1b92      	subs	r2, r2, r6
 8006738:	6122      	str	r2, [r4, #16]
 800673a:	464b      	mov	r3, r9
 800673c:	4621      	mov	r1, r4
 800673e:	4640      	mov	r0, r8
 8006740:	f8cd a000 	str.w	sl, [sp]
 8006744:	aa03      	add	r2, sp, #12
 8006746:	f7ff fedf 	bl	8006508 <_printf_common>
 800674a:	3001      	adds	r0, #1
 800674c:	d14c      	bne.n	80067e8 <_printf_i+0x200>
 800674e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006752:	b004      	add	sp, #16
 8006754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006758:	4834      	ldr	r0, [pc, #208]	; (800682c <_printf_i+0x244>)
 800675a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800675e:	680e      	ldr	r6, [r1, #0]
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	f856 5b04 	ldr.w	r5, [r6], #4
 8006766:	061f      	lsls	r7, r3, #24
 8006768:	600e      	str	r6, [r1, #0]
 800676a:	d514      	bpl.n	8006796 <_printf_i+0x1ae>
 800676c:	07d9      	lsls	r1, r3, #31
 800676e:	bf44      	itt	mi
 8006770:	f043 0320 	orrmi.w	r3, r3, #32
 8006774:	6023      	strmi	r3, [r4, #0]
 8006776:	b91d      	cbnz	r5, 8006780 <_printf_i+0x198>
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	f023 0320 	bic.w	r3, r3, #32
 800677e:	6023      	str	r3, [r4, #0]
 8006780:	2310      	movs	r3, #16
 8006782:	e7af      	b.n	80066e4 <_printf_i+0xfc>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	f043 0320 	orr.w	r3, r3, #32
 800678a:	6023      	str	r3, [r4, #0]
 800678c:	2378      	movs	r3, #120	; 0x78
 800678e:	4828      	ldr	r0, [pc, #160]	; (8006830 <_printf_i+0x248>)
 8006790:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006794:	e7e3      	b.n	800675e <_printf_i+0x176>
 8006796:	065e      	lsls	r6, r3, #25
 8006798:	bf48      	it	mi
 800679a:	b2ad      	uxthmi	r5, r5
 800679c:	e7e6      	b.n	800676c <_printf_i+0x184>
 800679e:	4616      	mov	r6, r2
 80067a0:	e7bb      	b.n	800671a <_printf_i+0x132>
 80067a2:	680b      	ldr	r3, [r1, #0]
 80067a4:	6826      	ldr	r6, [r4, #0]
 80067a6:	1d1d      	adds	r5, r3, #4
 80067a8:	6960      	ldr	r0, [r4, #20]
 80067aa:	600d      	str	r5, [r1, #0]
 80067ac:	0635      	lsls	r5, r6, #24
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	d501      	bpl.n	80067b6 <_printf_i+0x1ce>
 80067b2:	6018      	str	r0, [r3, #0]
 80067b4:	e002      	b.n	80067bc <_printf_i+0x1d4>
 80067b6:	0671      	lsls	r1, r6, #25
 80067b8:	d5fb      	bpl.n	80067b2 <_printf_i+0x1ca>
 80067ba:	8018      	strh	r0, [r3, #0]
 80067bc:	2300      	movs	r3, #0
 80067be:	4616      	mov	r6, r2
 80067c0:	6123      	str	r3, [r4, #16]
 80067c2:	e7ba      	b.n	800673a <_printf_i+0x152>
 80067c4:	680b      	ldr	r3, [r1, #0]
 80067c6:	1d1a      	adds	r2, r3, #4
 80067c8:	600a      	str	r2, [r1, #0]
 80067ca:	681e      	ldr	r6, [r3, #0]
 80067cc:	2100      	movs	r1, #0
 80067ce:	4630      	mov	r0, r6
 80067d0:	6862      	ldr	r2, [r4, #4]
 80067d2:	f000 f8d9 	bl	8006988 <memchr>
 80067d6:	b108      	cbz	r0, 80067dc <_printf_i+0x1f4>
 80067d8:	1b80      	subs	r0, r0, r6
 80067da:	6060      	str	r0, [r4, #4]
 80067dc:	6863      	ldr	r3, [r4, #4]
 80067de:	6123      	str	r3, [r4, #16]
 80067e0:	2300      	movs	r3, #0
 80067e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e6:	e7a8      	b.n	800673a <_printf_i+0x152>
 80067e8:	4632      	mov	r2, r6
 80067ea:	4649      	mov	r1, r9
 80067ec:	4640      	mov	r0, r8
 80067ee:	6923      	ldr	r3, [r4, #16]
 80067f0:	47d0      	blx	sl
 80067f2:	3001      	adds	r0, #1
 80067f4:	d0ab      	beq.n	800674e <_printf_i+0x166>
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	079b      	lsls	r3, r3, #30
 80067fa:	d413      	bmi.n	8006824 <_printf_i+0x23c>
 80067fc:	68e0      	ldr	r0, [r4, #12]
 80067fe:	9b03      	ldr	r3, [sp, #12]
 8006800:	4298      	cmp	r0, r3
 8006802:	bfb8      	it	lt
 8006804:	4618      	movlt	r0, r3
 8006806:	e7a4      	b.n	8006752 <_printf_i+0x16a>
 8006808:	2301      	movs	r3, #1
 800680a:	4632      	mov	r2, r6
 800680c:	4649      	mov	r1, r9
 800680e:	4640      	mov	r0, r8
 8006810:	47d0      	blx	sl
 8006812:	3001      	adds	r0, #1
 8006814:	d09b      	beq.n	800674e <_printf_i+0x166>
 8006816:	3501      	adds	r5, #1
 8006818:	68e3      	ldr	r3, [r4, #12]
 800681a:	9903      	ldr	r1, [sp, #12]
 800681c:	1a5b      	subs	r3, r3, r1
 800681e:	42ab      	cmp	r3, r5
 8006820:	dcf2      	bgt.n	8006808 <_printf_i+0x220>
 8006822:	e7eb      	b.n	80067fc <_printf_i+0x214>
 8006824:	2500      	movs	r5, #0
 8006826:	f104 0619 	add.w	r6, r4, #25
 800682a:	e7f5      	b.n	8006818 <_printf_i+0x230>
 800682c:	08006c21 	.word	0x08006c21
 8006830:	08006c32 	.word	0x08006c32

08006834 <_sbrk_r>:
 8006834:	b538      	push	{r3, r4, r5, lr}
 8006836:	2300      	movs	r3, #0
 8006838:	4d05      	ldr	r5, [pc, #20]	; (8006850 <_sbrk_r+0x1c>)
 800683a:	4604      	mov	r4, r0
 800683c:	4608      	mov	r0, r1
 800683e:	602b      	str	r3, [r5, #0]
 8006840:	f000 f916 	bl	8006a70 <_sbrk>
 8006844:	1c43      	adds	r3, r0, #1
 8006846:	d102      	bne.n	800684e <_sbrk_r+0x1a>
 8006848:	682b      	ldr	r3, [r5, #0]
 800684a:	b103      	cbz	r3, 800684e <_sbrk_r+0x1a>
 800684c:	6023      	str	r3, [r4, #0]
 800684e:	bd38      	pop	{r3, r4, r5, pc}
 8006850:	20001a94 	.word	0x20001a94

08006854 <__sread>:
 8006854:	b510      	push	{r4, lr}
 8006856:	460c      	mov	r4, r1
 8006858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685c:	f000 f8ee 	bl	8006a3c <_read_r>
 8006860:	2800      	cmp	r0, #0
 8006862:	bfab      	itete	ge
 8006864:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006866:	89a3      	ldrhlt	r3, [r4, #12]
 8006868:	181b      	addge	r3, r3, r0
 800686a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800686e:	bfac      	ite	ge
 8006870:	6563      	strge	r3, [r4, #84]	; 0x54
 8006872:	81a3      	strhlt	r3, [r4, #12]
 8006874:	bd10      	pop	{r4, pc}

08006876 <__swrite>:
 8006876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800687a:	461f      	mov	r7, r3
 800687c:	898b      	ldrh	r3, [r1, #12]
 800687e:	4605      	mov	r5, r0
 8006880:	05db      	lsls	r3, r3, #23
 8006882:	460c      	mov	r4, r1
 8006884:	4616      	mov	r6, r2
 8006886:	d505      	bpl.n	8006894 <__swrite+0x1e>
 8006888:	2302      	movs	r3, #2
 800688a:	2200      	movs	r2, #0
 800688c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006890:	f000 f868 	bl	8006964 <_lseek_r>
 8006894:	89a3      	ldrh	r3, [r4, #12]
 8006896:	4632      	mov	r2, r6
 8006898:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800689c:	81a3      	strh	r3, [r4, #12]
 800689e:	4628      	mov	r0, r5
 80068a0:	463b      	mov	r3, r7
 80068a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068aa:	f000 b817 	b.w	80068dc <_write_r>

080068ae <__sseek>:
 80068ae:	b510      	push	{r4, lr}
 80068b0:	460c      	mov	r4, r1
 80068b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b6:	f000 f855 	bl	8006964 <_lseek_r>
 80068ba:	1c43      	adds	r3, r0, #1
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	bf15      	itete	ne
 80068c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80068c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068ca:	81a3      	strheq	r3, [r4, #12]
 80068cc:	bf18      	it	ne
 80068ce:	81a3      	strhne	r3, [r4, #12]
 80068d0:	bd10      	pop	{r4, pc}

080068d2 <__sclose>:
 80068d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d6:	f000 b813 	b.w	8006900 <_close_r>
	...

080068dc <_write_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4604      	mov	r4, r0
 80068e0:	4608      	mov	r0, r1
 80068e2:	4611      	mov	r1, r2
 80068e4:	2200      	movs	r2, #0
 80068e6:	4d05      	ldr	r5, [pc, #20]	; (80068fc <_write_r+0x20>)
 80068e8:	602a      	str	r2, [r5, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f7f9 fedc 	bl	80006a8 <_write>
 80068f0:	1c43      	adds	r3, r0, #1
 80068f2:	d102      	bne.n	80068fa <_write_r+0x1e>
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	b103      	cbz	r3, 80068fa <_write_r+0x1e>
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	20001a94 	.word	0x20001a94

08006900 <_close_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	2300      	movs	r3, #0
 8006904:	4d05      	ldr	r5, [pc, #20]	; (800691c <_close_r+0x1c>)
 8006906:	4604      	mov	r4, r0
 8006908:	4608      	mov	r0, r1
 800690a:	602b      	str	r3, [r5, #0]
 800690c:	f7fa f851 	bl	80009b2 <_close>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d102      	bne.n	800691a <_close_r+0x1a>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	b103      	cbz	r3, 800691a <_close_r+0x1a>
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	20001a94 	.word	0x20001a94

08006920 <_fstat_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	2300      	movs	r3, #0
 8006924:	4d06      	ldr	r5, [pc, #24]	; (8006940 <_fstat_r+0x20>)
 8006926:	4604      	mov	r4, r0
 8006928:	4608      	mov	r0, r1
 800692a:	4611      	mov	r1, r2
 800692c:	602b      	str	r3, [r5, #0]
 800692e:	f7fa f84b 	bl	80009c8 <_fstat>
 8006932:	1c43      	adds	r3, r0, #1
 8006934:	d102      	bne.n	800693c <_fstat_r+0x1c>
 8006936:	682b      	ldr	r3, [r5, #0]
 8006938:	b103      	cbz	r3, 800693c <_fstat_r+0x1c>
 800693a:	6023      	str	r3, [r4, #0]
 800693c:	bd38      	pop	{r3, r4, r5, pc}
 800693e:	bf00      	nop
 8006940:	20001a94 	.word	0x20001a94

08006944 <_isatty_r>:
 8006944:	b538      	push	{r3, r4, r5, lr}
 8006946:	2300      	movs	r3, #0
 8006948:	4d05      	ldr	r5, [pc, #20]	; (8006960 <_isatty_r+0x1c>)
 800694a:	4604      	mov	r4, r0
 800694c:	4608      	mov	r0, r1
 800694e:	602b      	str	r3, [r5, #0]
 8006950:	f7fa f849 	bl	80009e6 <_isatty>
 8006954:	1c43      	adds	r3, r0, #1
 8006956:	d102      	bne.n	800695e <_isatty_r+0x1a>
 8006958:	682b      	ldr	r3, [r5, #0]
 800695a:	b103      	cbz	r3, 800695e <_isatty_r+0x1a>
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	bd38      	pop	{r3, r4, r5, pc}
 8006960:	20001a94 	.word	0x20001a94

08006964 <_lseek_r>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	4604      	mov	r4, r0
 8006968:	4608      	mov	r0, r1
 800696a:	4611      	mov	r1, r2
 800696c:	2200      	movs	r2, #0
 800696e:	4d05      	ldr	r5, [pc, #20]	; (8006984 <_lseek_r+0x20>)
 8006970:	602a      	str	r2, [r5, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	f7fa f841 	bl	80009fa <_lseek>
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d102      	bne.n	8006982 <_lseek_r+0x1e>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	b103      	cbz	r3, 8006982 <_lseek_r+0x1e>
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	20001a94 	.word	0x20001a94

08006988 <memchr>:
 8006988:	4603      	mov	r3, r0
 800698a:	b510      	push	{r4, lr}
 800698c:	b2c9      	uxtb	r1, r1
 800698e:	4402      	add	r2, r0
 8006990:	4293      	cmp	r3, r2
 8006992:	4618      	mov	r0, r3
 8006994:	d101      	bne.n	800699a <memchr+0x12>
 8006996:	2000      	movs	r0, #0
 8006998:	e003      	b.n	80069a2 <memchr+0x1a>
 800699a:	7804      	ldrb	r4, [r0, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	428c      	cmp	r4, r1
 80069a0:	d1f6      	bne.n	8006990 <memchr+0x8>
 80069a2:	bd10      	pop	{r4, pc}

080069a4 <memmove>:
 80069a4:	4288      	cmp	r0, r1
 80069a6:	b510      	push	{r4, lr}
 80069a8:	eb01 0402 	add.w	r4, r1, r2
 80069ac:	d902      	bls.n	80069b4 <memmove+0x10>
 80069ae:	4284      	cmp	r4, r0
 80069b0:	4623      	mov	r3, r4
 80069b2:	d807      	bhi.n	80069c4 <memmove+0x20>
 80069b4:	1e43      	subs	r3, r0, #1
 80069b6:	42a1      	cmp	r1, r4
 80069b8:	d008      	beq.n	80069cc <memmove+0x28>
 80069ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069c2:	e7f8      	b.n	80069b6 <memmove+0x12>
 80069c4:	4601      	mov	r1, r0
 80069c6:	4402      	add	r2, r0
 80069c8:	428a      	cmp	r2, r1
 80069ca:	d100      	bne.n	80069ce <memmove+0x2a>
 80069cc:	bd10      	pop	{r4, pc}
 80069ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069d6:	e7f7      	b.n	80069c8 <memmove+0x24>

080069d8 <__malloc_lock>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__malloc_lock+0x8>)
 80069da:	f7ff bb2d 	b.w	8006038 <__retarget_lock_acquire_recursive>
 80069de:	bf00      	nop
 80069e0:	20001a8c 	.word	0x20001a8c

080069e4 <__malloc_unlock>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__malloc_unlock+0x8>)
 80069e6:	f7ff bb28 	b.w	800603a <__retarget_lock_release_recursive>
 80069ea:	bf00      	nop
 80069ec:	20001a8c 	.word	0x20001a8c

080069f0 <_realloc_r>:
 80069f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f2:	4607      	mov	r7, r0
 80069f4:	4614      	mov	r4, r2
 80069f6:	460e      	mov	r6, r1
 80069f8:	b921      	cbnz	r1, 8006a04 <_realloc_r+0x14>
 80069fa:	4611      	mov	r1, r2
 80069fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a00:	f7ff bbcc 	b.w	800619c <_malloc_r>
 8006a04:	b922      	cbnz	r2, 8006a10 <_realloc_r+0x20>
 8006a06:	f7ff fb7d 	bl	8006104 <_free_r>
 8006a0a:	4625      	mov	r5, r4
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a10:	f000 f826 	bl	8006a60 <_malloc_usable_size_r>
 8006a14:	42a0      	cmp	r0, r4
 8006a16:	d20f      	bcs.n	8006a38 <_realloc_r+0x48>
 8006a18:	4621      	mov	r1, r4
 8006a1a:	4638      	mov	r0, r7
 8006a1c:	f7ff fbbe 	bl	800619c <_malloc_r>
 8006a20:	4605      	mov	r5, r0
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d0f2      	beq.n	8006a0c <_realloc_r+0x1c>
 8006a26:	4631      	mov	r1, r6
 8006a28:	4622      	mov	r2, r4
 8006a2a:	f7fe ffc1 	bl	80059b0 <memcpy>
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4638      	mov	r0, r7
 8006a32:	f7ff fb67 	bl	8006104 <_free_r>
 8006a36:	e7e9      	b.n	8006a0c <_realloc_r+0x1c>
 8006a38:	4635      	mov	r5, r6
 8006a3a:	e7e7      	b.n	8006a0c <_realloc_r+0x1c>

08006a3c <_read_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	2200      	movs	r2, #0
 8006a46:	4d05      	ldr	r5, [pc, #20]	; (8006a5c <_read_r+0x20>)
 8006a48:	602a      	str	r2, [r5, #0]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f7f9 ff94 	bl	8000978 <_read>
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d102      	bne.n	8006a5a <_read_r+0x1e>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	b103      	cbz	r3, 8006a5a <_read_r+0x1e>
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	20001a94 	.word	0x20001a94

08006a60 <_malloc_usable_size_r>:
 8006a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a64:	1f18      	subs	r0, r3, #4
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	bfbc      	itt	lt
 8006a6a:	580b      	ldrlt	r3, [r1, r0]
 8006a6c:	18c0      	addlt	r0, r0, r3
 8006a6e:	4770      	bx	lr

08006a70 <_sbrk>:
 8006a70:	4b04      	ldr	r3, [pc, #16]	; (8006a84 <_sbrk+0x14>)
 8006a72:	4602      	mov	r2, r0
 8006a74:	6819      	ldr	r1, [r3, #0]
 8006a76:	b909      	cbnz	r1, 8006a7c <_sbrk+0xc>
 8006a78:	4903      	ldr	r1, [pc, #12]	; (8006a88 <_sbrk+0x18>)
 8006a7a:	6019      	str	r1, [r3, #0]
 8006a7c:	6818      	ldr	r0, [r3, #0]
 8006a7e:	4402      	add	r2, r0
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	4770      	bx	lr
 8006a84:	200019dc 	.word	0x200019dc
 8006a88:	20001a98 	.word	0x20001a98

08006a8c <_init>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	bf00      	nop
 8006a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a92:	bc08      	pop	{r3}
 8006a94:	469e      	mov	lr, r3
 8006a96:	4770      	bx	lr

08006a98 <_fini>:
 8006a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9a:	bf00      	nop
 8006a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a9e:	bc08      	pop	{r3}
 8006aa0:	469e      	mov	lr, r3
 8006aa2:	4770      	bx	lr
