Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 14:36:40 2025
| Host         : DESKTOP-GO1M556 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 625
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining                                                  | 239        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 140        |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 73         |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 111        |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 37         |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 25         |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p input design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__0 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__1 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product__0 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product__0 output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product output design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__2 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__4 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__2 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__2 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product__0 multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg multiplier stage design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#65 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#66 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#67 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#68 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#69 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#70 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#71 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#72 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#73 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#74 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#75 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#76 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#77 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#78 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#79 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#80 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#81 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#82 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#83 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#84 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#85 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#86 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#87 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#88 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#89 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#90 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#91 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#92 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#93 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#94 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#95 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#96 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#97 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#98 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#99 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#100 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#101 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#102 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#103 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#104 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#105 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U80/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#106 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#107 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#108 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#109 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#110 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#111 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U164/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fmul_32ndEe_U165/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U15/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U16/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U17/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fmul_32ndEe_U18/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U112/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#19 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U113/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#20 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U114/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#21 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#22 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#23 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U117/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#24 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U118/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#25 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U119/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#26 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U120/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#27 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U121/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#28 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U122/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#29 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U123/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#30 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U124/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#31 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U125/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#32 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U126/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#33 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U127/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#34 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#35 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#36 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#37 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fmul_32ndEe_U83/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U162/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fadd_32ncud_U163/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#3 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U11/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#4 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U12/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#5 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U13/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#6 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/LSTM_Top_fadd_32ncud_U14/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#7 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U100/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#8 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U101/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#9 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U102/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#10 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U103/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#11 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U104/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#12 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U105/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#13 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U106/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#14 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U107/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#15 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U108/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#16 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U109/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#17 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U110/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#18 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U111/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#19 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U96/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#20 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U97/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#21 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U98/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#22 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fadd_32ncud_U99/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#23 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fadd_32ncud_U81/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#24 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#25 Advisory
DSP_Abus_sign_bit_alert  
design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


