<stg><name>fp2sqr503_mont.136.1_Pipeline_6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %memset.loop.i44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
memset.loop.i44:0 %p_load = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop.i44:1 %exitcond_i431 = icmp_eq  i5 %p_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond_i431"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop.i44:2 %empty_193 = add i5 %p_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i44:3 %br_ln0 = br i1 %exitcond_i431, void %memset.loop.i44.split, void %fpmul503_mont.exit46.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.i44.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i44.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="5">
<![CDATA[
memset.loop.i44.split:2 %empty_194 = trunc i5 %p_load

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="4">
<![CDATA[
memset.loop.i44.split:3 %p_cast1_cast = zext i4 %empty_194

]]></Node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.i44.split:4 %temp_addr = getelementptr i64 %temp, i32 0, i32 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
memset.loop.i44.split:5 %store_ln0 = store i64 0, i4 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.i44.split:6 %store_ln0 = store i5 %empty_193, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i44.split:7 %br_ln0 = br void %memset.loop.i44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
fpmul503_mont.exit46.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="empty" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="empty" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="empty" to="p_load" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="p_load" to="exitcond_i431" fromId="7" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="exitcond_i431" fromId="34" toId="8">
</dataflow>
<dataflow id="36" from="p_load" to="empty_193" fromId="7" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="empty_193" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="exitcond_i431" to="br_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="49" from="empty_44" to="specpipeline_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="53" from="StgValue_52" to="speclooptripcount_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_52" to="speclooptripcount_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_52" to="speclooptripcount_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="56" from="p_load" to="empty_194" fromId="7" toId="13">
</dataflow>
<dataflow id="57" from="empty_194" to="p_cast1_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="58" from="temp" to="temp_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="59" from="StgValue_44" to="temp_addr" fromId="44" toId="15">
</dataflow>
<dataflow id="60" from="p_cast1_cast" to="temp_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="temp_addr" to="store_ln0" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="empty_193" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="65" from="empty" to="store_ln0" fromId="4" toId="17">
</dataflow>
<dataflow id="66" from="exitcond_i431" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
