{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577972555145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577972555146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 15:42:34 2020 " "Processing started: Thu Jan 02 15:42:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577972555146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577972555146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floating -c floating " "Command: quartus_map --read_settings_files=on --write_settings_files=off floating -c floating" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577972555146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1577972555860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftmant.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftmant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftmant " "Found entity 1: shiftmant" {  } { { "shiftmant.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/shiftmant.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_circuit_8x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file pr_circuit_8x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_circuit_8x8 " "Found entity 1: pr_circuit_8x8" {  } { { "pr_circuit_8x8.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_8x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file normalize_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalize_sign " "Found entity 1: normalize_sign" {  } { { "normalize_sign.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/normalize_sign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "faddition.sv 1 1 " "Found 1 design units, including 1 entities, in source file faddition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 faddition " "Found entity 1: faddition" {  } { { "faddition.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file expcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expcomp " "Found entity 1: expcomp" {  } { { "expcomp.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/expcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addmant.sv 1 1 " "Found 1 design units, including 1 entities, in source file addmant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addmant " "Found entity 1: addmant" {  } { { "addmant.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_circuit_25x25.sv 1 1 " "Found 1 design units, including 1 entities, in source file pr_circuit_25x25.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_circuit_25x25 " "Found entity 1: pr_circuit_25x25" {  } { { "pr_circuit_25x25.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_25x5.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_25x5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_25x5 " "Found entity 1: encoder_25x5" {  } { { "encoder_25x5.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/encoder_25x5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ieee32float_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ieee32float_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IEEE32float_adder " "Found entity 1: IEEE32float_adder" {  } { { "IEEE32float_adder.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/IEEE32float_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577972556064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577972556064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IEEE32float_adder " "Elaborating entity \"IEEE32float_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1577972556168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "faddition faddition:faddition1 " "Elaborating entity \"faddition\" for hierarchy \"faddition:faddition1\"" {  } { { "IEEE32float_adder.sv" "faddition1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/IEEE32float_adder.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expcomp faddition:faddition1\|expcomp:expcomp1 " "Elaborating entity \"expcomp\" for hierarchy \"faddition:faddition1\|expcomp:expcomp1\"" {  } { { "faddition.sv" "expcomp1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftmant faddition:faddition1\|shiftmant:shiftmant1 " "Elaborating entity \"shiftmant\" for hierarchy \"faddition:faddition1\|shiftmant:shiftmant1\"" {  } { { "faddition.sv" "shiftmant1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalize_sign faddition:faddition1\|normalize_sign:normalize_sign1 " "Elaborating entity \"normalize_sign\" for hierarchy \"faddition:faddition1\|normalize_sign:normalize_sign1\"" {  } { { "faddition.sv" "normalize_sign1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 normalize_sign.sv(10) " "Verilog HDL assignment warning at normalize_sign.sv(10): truncated value with size 32 to match size of target (25)" {  } { { "normalize_sign.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/normalize_sign.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556216 "|faddition|normalize_sign:normalize_sign1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 normalize_sign.sv(11) " "Verilog HDL assignment warning at normalize_sign.sv(11): truncated value with size 32 to match size of target (25)" {  } { { "normalize_sign.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/normalize_sign.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556216 "|faddition|normalize_sign:normalize_sign1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 normalize_sign.sv(12) " "Verilog HDL assignment warning at normalize_sign.sv(12): truncated value with size 32 to match size of target (25)" {  } { { "normalize_sign.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/normalize_sign.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556216 "|faddition|normalize_sign:normalize_sign1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addmant faddition:faddition1\|addmant:addmant1 " "Elaborating entity \"addmant\" for hierarchy \"faddition:faddition1\|addmant:addmant1\"" {  } { { "faddition.sv" "addmant1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 addmant.sv(15) " "Verilog HDL assignment warning at addmant.sv(15): truncated value with size 32 to match size of target (25)" {  } { { "addmant.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556222 "|faddition|addmant:addmant1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addmant.sv(24) " "Verilog HDL assignment warning at addmant.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "addmant.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556222 "|faddition|addmant:addmant1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 addmant.sv(26) " "Verilog HDL assignment warning at addmant.sv(26): truncated value with size 32 to match size of target (9)" {  } { { "addmant.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556222 "|faddition|addmant:addmant1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_circuit_25x25 faddition:faddition1\|addmant:addmant1\|pr_circuit_25x25:prc " "Elaborating entity \"pr_circuit_25x25\" for hierarchy \"faddition:faddition1\|addmant:addmant1\|pr_circuit_25x25:prc\"" {  } { { "addmant.sv" "prc" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 pr_circuit_25x25.sv(11) " "Verilog HDL assignment warning at pr_circuit_25x25.sv(11): truncated value with size 9 to match size of target (8)" {  } { { "pr_circuit_25x25.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556226 "|pr_circuit_25x25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 pr_circuit_25x25.sv(12) " "Verilog HDL assignment warning at pr_circuit_25x25.sv(12): truncated value with size 9 to match size of target (8)" {  } { { "pr_circuit_25x25.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556226 "|pr_circuit_25x25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 pr_circuit_25x25.sv(13) " "Verilog HDL assignment warning at pr_circuit_25x25.sv(13): truncated value with size 9 to match size of target (8)" {  } { { "pr_circuit_25x25.sv" "" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1577972556226 "|pr_circuit_25x25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_circuit_8x8 faddition:faddition1\|addmant:addmant1\|pr_circuit_25x25:prc\|pr_circuit_8x8:_8x8pr1 " "Elaborating entity \"pr_circuit_8x8\" for hierarchy \"faddition:faddition1\|addmant:addmant1\|pr_circuit_25x25:prc\|pr_circuit_8x8:_8x8pr1\"" {  } { { "pr_circuit_25x25.sv" "_8x8pr1" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_25x5 faddition:faddition1\|addmant:addmant1\|encoder_25x5:enc " "Elaborating entity \"encoder_25x5\" for hierarchy \"faddition:faddition1\|addmant:addmant1\|encoder_25x5:enc\"" {  } { { "addmant.sv" "enc" { Text "D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577972556236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1577972560238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1577972562166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1577972564945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1577972564945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1577972565086 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1577972565086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "704 " "Implemented 704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1577972565086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1577972565086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577972565116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 15:42:45 2020 " "Processing ended: Thu Jan 02 15:42:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577972565116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577972565116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577972565116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577972565116 ""}
