---
permalink: "/expedu/"
layout: page
title: Education & Experience
sidebar_link: true
order: 2
---


<style>

table {
  margin-bottom: 1rem;
  width: 100%;
  font-size: 85%;
  border: 0px solid $border-color;
  border-collapse: collapse;
}

td,
th {
  padding:  1rem .25rem;
  border: 0px solid $border-color;
}

th {
  text-align: left;
}

tbody tr:nth-child(odd) td,
tbody tr:nth-child(odd) th {
  background-color: transparent;
}

paper {
 color: #; 
 font-weight:bold;
}


</style>
<section>
  <h2>Work Experience</h2>
  
  <div class="custom-cv-entry">
    <h3>Research Engineer 3 (Senior Research Engineer)</h3>
    <p><strong>Barcelona Supercomputing Center</strong> | Barcelona, Spain</p>
    <p><em>September 2023 - January 2024</em></p>
    <ul>
      <li>Worked on designing a software hardware (PS-PL) framework with Zynq ultra-scale MPSoC and accelerated algorithms for a microsatellite.</li>
      <li>Reviewed papers for the DATE conference 2024 on computer architecture and EDA tools. Gave appropriate feedback to improve on these papers.</li>
      <li>Worked on pipelining kernels of the algorithm with no data dependency with Dynamic function exchange and Partial dynamic reconfiguration features offered by the Zynq Ultrascale+.</li>
      <li>Resolved bugs on the kernel, rootfs, drivers, device tree, deployed and tested OpenMP, FPGA manager and utils on Petalinux builds.</li>
      <li>Setup the MPSoC available across VPN by setting it up on the existing networking infrastructure at BSC enabling remote deployment, orchestration, build over TFTP and debugging (over Ethernet and Serial connections).</li>
      <li>Xilinx UltraScale MPSoC, Vitis & Vivado Development, PetaLinux, SDSoC & SDAccel Xilinx development, device tree configuration, Arm Cortex A53, Arm Cortex R5, Kernel & rootfs build.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Technical Solution Engineer</h3>
    <p><strong>Arista Networks</strong> | Bangalore, India</p>
    <p><em>July 2017 - August 2020</em></p>
    <ul>
      <li>Expanding upon the basics of routing and switching, worked on advanced technologies such as EVPN, Vxlan, GRE, IPSEC, MPLS, ISIS, PTP, Docker Products, VMware Products, etc. as a Network Engineer.</li>
      <li>Provided solutions to multi-vendor problems for various customers ranging from cloud giants like Facebook and Microsoft; trading firms like Tower Research, NYSE, etc., to ISPs where Arista devices are in place from the APAC and EMEA regions.</li>
      <li>Adapted to an organization's knowledge-sharing culture, developing qualities such as teamwork, tactical communication, presenting, and addressing wider audiences.</li>
      <li>Gained insight into several merchant silicon chips manufactured by Intel, Broadcom, etc., and proprietary architecture design of the Arista switches.</li>
    </ul>
  </div>
</section>

<section>
  <h2>Internships</h2>
  
  <div class="custom-cv-entry">
    <h3>Master Thesis Intern</h3>
    <p><strong>Interuniversity Microelectronics Center</strong> | Eindhoven, Netherlands</p>
    <p><em>December 2021 – November 2022</em></p>
    <ul>
      <li>Worked on designing a tool for efficient mapping of spiking neural networks on a neuromorphic chip (SENeCA).</li>
      <li>Improved the time to solution for the tool from 30 days to 3 hours for large-scale SNNs being mapped onto a neuromorphic chip with architectural parameters of a flexible chip in the synthesis loop.</li>
      <li>Compared several meta-heuristic, optimization algorithms for single and multi-objective optimization on use case, time to solution, and convergence parameters.</li>
      <li>Fixed bugs and compared the existing simulator SENSIM (for SENeCA) with other software simulators and tools by academia and industry. Published papers accepted at the HiPEAC conference Europe (NeuroEdge) January 2024 and IJCNN (IEEE WCCI) Japan 2024.</li>
      <li>Gained knowledge and skills in hardware modeling, event-based simulator design, mapper design, spiking neural networks, quantization, neuromorphic hardware, asynchronous system design, benchmarking, software architecture design, single and multi-objective optimization, and algorithms.</li>
      <li>Collaborated with the neuromorphic team at IMEC (Eindhoven) for the European projects <a href="https://tempo-ecsel.eu/">TEMPO</a> and <a href="https://www.andante-ai.eu/">ANDANTE</a>.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Mentor</h3>
    <p><strong>Delft University of Technology</strong> | Delft, Netherlands</p>
    <p><em>August 2021 – January 2022</em></p>
    <ul>
      <li>Mentored the computer engineering and embedded systems batch 2021-2023 with the selection of courses in computer engineering, machine learning, systems and control, networking, and robotics.</li>
      <li>Hosted barbecues and beer parties to ensure all the 2021 batch would mingle with each other apart from courses.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Intern</h3>
    <p><strong>Philips</strong> | Eindhoven, BEST, Netherlands</p>
    <p><em>July 2021 – October 2021</em></p>
    <ul>
      <li>The internship covered the modeling of hardware from the X-RAY back-end systems using machine learning.</li>
      <li>The project/internship was supported by the <a href="https://www.vivaldy-penta.eu/">Vivaldy</a> EU project.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Technical Solutions Engineer Intern</h3>
    <p><strong>Arista Networks</strong> | Bangalore, India</p>
    <p><em>January 2017 – July 2017</em></p>
    <ul>
      <li>The internship covered the basics of the PHY layer, L2 protocols (STP, PVSTP, RSTP, LACP, LLDP), L3 protocols (BGP, OSPF), and other networking protocols and technologies (NAT, BFD, TAP-Agg, QoS).</li>
      <li>Covered aspects of basic network design and troubleshooting and completed a final industrial project on Dynamic Detection of DDoS in a distributed data center.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Research Intern</h3>
    <p><strong>LNMIIT Summer Research Internship</strong> | Jaipur, India</p>
    <p><em>May 2016 – July 2016</em></p>
    <ul>
      <li>Incorporated game theory along with various positioning strategies of wireless stations, followed by analyzing and evaluating the models in terms of signal-to-noise ratio using MATLAB with the aim of devising a novel optimal design.</li>
      <li>Analyzed various geometric models in depth and simulated them in MATLAB to obtain the best possible antenna placement model. Assumed parameters such as antenna patterns and 3-dimensional surfaces were constant.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Development Intern</h3>
    <p><strong>Phynart Technologies</strong> | Pune, India</p>
    <p><em>December 2015 – January 2016</em></p>
    <ul>
      <li>Developed a module to automate the process of connecting the UFO hub to the home network during initial setup, primarily dealing with USB-based Realtek and Mediatek wireless adapters and their drivers.</li>
      <li>Interfaced with BBB, RTC modules, code debugging, cross-compilation, etc.</li>
    </ul>
  </div>

  <div class="custom-cv-entry">
    <h3>Trainee</h3>
    <p><strong>Edubotix Innovation Lab</strong> | Ahmedabad, India</p>
    <p><em>June 2014 – July 2014</em></p>
    <ul>
      <li>Worked with ATMEL microcontroller and AVR-embedded C, followed by interface and calibration of various sensory modules such as IR, ultrasonic, GSM, GPS, RF, and Bluetooth.</li>
      <li>Contributed to ongoing industrial projects like programming a small biped robot and GPS module on multi-terrain robots.</li>
    </ul>
  </div>
</section>

