# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ../script/run_avalon_sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2020.1_1 Lib Mapping Utility 2020.03 Mar  4 2020
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:56 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src/baudrate_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity baudrate_generator
# -- Compiling architecture comport of baudrate_generator
# End time: 20:51:56 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:56 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src/serial_async_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_async_transmitter
# -- Compiling architecture comport of serial_async_transmitter
# End time: 20:51:57 on Jan 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:57 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src/counter_reaction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter_reaction
# -- Compiling architecture comport of counter_reaction
# End time: 20:51:57 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:57 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src/counter_cycle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_cycle
# -- Compiling architecture comport of counter_cycle
# End time: 20:51:57 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:57 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src/avl_user_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avl_user_interface
# -- Compiling architecture rtl of avl_user_interface
# -- Loading entity serial_async_transmitter
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity counter_reaction
# -- Loading entity counter_cycle
# ** Warning: ../src/avl_user_interface.vhd(412): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(413): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(414): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(415): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(416): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(417): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(421): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(422): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(423): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../src/avl_user_interface.vhd(424): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 20:51:57 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 20:51:57 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work ../src_tb/avalon_console_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity avalon_console_sim
# -- Compiling architecture Behavioral of avalon_console_sim
# -- Loading entity avl_user_interface
# End time: 20:51:57 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.avalon_console_sim 
# Start time: 20:51:57 on Jan 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.avalon_console_sim(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.avl_user_interface(rtl)#1
# Loading work.serial_async_transmitter(comport)#1
# Loading work.counter_reaction(comport)#1
# Loading work.counter_cycle(comport)#1
# ** Warning: (vsim-8683) Uninitialized out port /avalon_console_sim/DUT/avl_waitrequest_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /avalon_console_sim/DUT/led_o(9 downto 0) has no driver.
# This port will contribute value (XXXXXXXXXX) to the signal network.
# 0
# 1.0
# /opt/tools_reds
# linux
# FALSE
# 10
# 10
# 4
# 20
# 0
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Warning: (vsim-8683) Uninitialized out port /avalon_console_sim/DUT/avl_waitrequest_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /avalon_console_sim/DUT/led_o(9 downto 0) has no driver.
# This port will contribute value (XXXXXXXXXX) to the signal network.
# R
add wave -position insertpoint  \
sim:/avalon_console_sim/DUT/cv_max10_to_serial/clk
add wave -position insertpoint  \
sim:/avalon_console_sim/DUT/cv_max10_to_serial/tx_start
add wave -position insertpoint  \
sim:/avalon_console_sim/DUT/cv_max10_to_serial/tx
add wave -position insertpoint  \
sim:/avalon_console_sim/DUT/cv_max10_to_serial/tx_busy
