
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+139 (git sha1 4d581a97d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \wishbone_nn
Used module:     \fifo_buffer

2.2. Analyzing design hierarchy..
Top module:  \wishbone_nn
Used module:     \fifo_buffer
Removed 0 unused modules.
Module wishbone_nn directly or indirectly contains formal properties -> setting "keep" attribute.
Module fifo_buffer directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== wishbone_nn ===

   Number of wires:                 37
   Number of wire bits:            164
   Number of public wires:          16
   Number of public wire bits:     143
   Number of ports:                 10
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $assert                         3
     $assume                         1
     $eq                             2
     $ff                             5
     $logic_and                      6
     $logic_not                      4
     $logic_or                       3
     $mux                            4
     $not                            1
     fifo_buffer                     1

=== fifo_buffer ===

   Number of wires:                 62
   Number of wire bits:            511
   Number of public wires:          19
   Number of public wire bits:     186
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                            3
     $anyinit                        1
     $anyseq                         6
     $assert                         3
     $assume                         1
     $ff                             6
     $ge                             3
     $gt                             1
     $le                             3
     $logic_and                      5
     $logic_not                      1
     $mem_v2                         1
     $mux                           22
     $not                            1
     $sub                            1

=== design hierarchy ===

   wishbone_nn                       1
     fifo_buffer                     1

   Number of wires:                 99
   Number of wire bits:            675
   Number of public wires:          35
   Number of public wire bits:     329
   Number of ports:                 17
   Number of port bits:            175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            3
     $anyinit                        1
     $anyseq                         6
     $assert                         6
     $assume                         2
     $eq                             2
     $ff                            11
     $ge                             3
     $gt                             1
     $le                             3
     $logic_and                     11
     $logic_not                      5
     $logic_or                       3
     $mem_v2                         1
     $mux                           26
     $not                            2
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module fifo_buffer.
Creating SMT-LIBv2 representation of module wishbone_nn.

End of script. Logfile hash: dfc1643e9e, CPU: user 0.00s system 0.01s, MEM: 14.68 MB peak
Yosys 0.45+139 (git sha1 4d581a97d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 64% 2x write_smt2 (0 sec), 26% 2x read_ilang (0 sec), ...
