

================================================================
== Vitis HLS Report for 'proc_2_1_Pipeline_VITIS_LOOP_76_1'
================================================================
* Date:           Fri Oct 14 11:19:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  1.095 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  28.000 ns|  28.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |       12|       12|         4|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       66|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      141|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      141|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_92_p2                      |         +|   0|  0|  12|           4|           1|
    |tmp_5_fu_103_p2                   |         +|   0|  0|  39|          32|          32|
    |icmp_ln76_fu_86_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  66|          43|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    4|          8|
    |data_channel121_blk_n    |   9|          2|    1|          2|
    |data_channel12_blk_n     |   9|          2|    1|          2|
    |data_channel23_blk_n     |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_48                           |   4|   0|    4|          0|
    |icmp_ln76_reg_129                 |   1|   0|    1|          0|
    |icmp_ln76_reg_129_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_3_reg_133                     |  32|   0|   32|          0|
    |tmp_4_reg_138                     |  32|   0|   32|          0|
    |tmp_5_reg_143                     |  32|   0|   32|          0|
    |tmp_fu_44                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|   0|  141|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_76_1|  return value|
|data_channel12_dout             |   in|   32|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_num_data_valid   |   in|    7|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_fifo_cap         |   in|    7|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_empty_n          |   in|    1|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_read             |  out|    1|     ap_fifo|                     data_channel12|       pointer|
|data_channel23_dout             |   in|   32|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_num_data_valid   |   in|    7|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_fifo_cap         |   in|    7|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_empty_n          |   in|    1|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_read             |  out|    1|     ap_fifo|                     data_channel23|       pointer|
|data_channel121_din             |  out|   32|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_num_data_valid  |   in|    7|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_fifo_cap        |   in|    7|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_full_n          |   in|    1|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_write           |  out|    1|     ap_fifo|                    data_channel121|       pointer|
|add_phi_out                     |  out|   32|      ap_vld|                        add_phi_out|       pointer|
|add_phi_out_ap_vld              |  out|    1|      ap_vld|                        add_phi_out|       pointer|
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+

