# Sorting Algorithm - Vivado Project

This repository contains the complete **Vivado project** for a hardware implementation of a sorting algorithm.

## RTL Source Files

The RTL (Register Transfer Level) Verilog files are located at the following path within the repository:

ðŸ‘‰ [interview.srcs/sources_1/new](https://github.com/Muslim-314/Sort/tree/main/interview.srcs/sources_1/new)

---

## ðŸ§ª Simulation

### Starting Point:
![Start Point](Starting_point.png)

### Ending Point:
![Ending Point](EndingPoint.png)
### Memory Read:
following is the ouptut of the memory read from address 0 to 7.
![Memory Read](MemoryRead.png)

[Testbench](https://github.com/Muslim-314/Sort/tree/main/interview.srcs/sim_1/new)

---
