LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity KeyBoardReader is
	port(
		Kact: in std_logic;
		Q: out std_logic_vector(3 downto 0);
		Ln: in std_logic_vector(3 downto 0); -- line
		Cl: out std_logic_vector(2 downto 0); -- column
		rst: in std_logic;
		Kval: out std_logic;
		clk: in std_logic
	);
end KeyBoardReader;

architecture logic of KeyBoardReader is
	
	component KeyDecoder is
		port(
			Kact: in std_logic;
			clk: in std_logic;
			rst: in std_logic;
			Kval: out std_logic;
			K: out std_logic_vector(3 downto 0);
			Ln: in std_logic_vector(3 downto 0);
			Cl: out std_logic_vector(2 downto 0)
		);
	end component;
	
	component CLKDIV is
		generic(
			div: natural := 50000000
		);
		port (
			clk_in: in std_logic;
			clk_out: out std_logic
		);
	end component;
	
	signal sclk: std_logic;
	
	begin 
--		KeyScan
		UKeyDecoder: KeyDecoder
			port map(
				Kact => Kact,
				clk => sclk,
				rst => rst,
				Kval => kval,
				K => Q,
				Ln => Ln
				Cl => Cl
			);
--		Clock Div
		UCLKDIV: CLKDIV
			generic map(500000)
			port map(
				clk_in => clk,
				clk_out => sclk
			);
end architecture;
